

================================================================
== Vivado HLS Report for 'pyrconstuct_top_Loop_3_proc'
================================================================
* Date:           Mon Feb 08 23:46:31 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PyramidCon_x
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      6.80|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1527|  1527|  1527|  1527|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1525|  1525|         7|          1|          1|  1520|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|      10|      2|
|Multiplexer      |        -|      -|       -|     99|
|Register         |        -|      -|     180|     10|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      2|     190|    289|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------------+--------------------------------------+-----------+
    |                 Instance                |                Module                | Expression|
    +-----------------------------------------+--------------------------------------+-----------+
    |pyrconstuct_top_mul_mul_9ns_24s_32_3_U7  |pyrconstuct_top_mul_mul_9ns_24s_32_3  |  i0 * i1  |
    |pyrconstuct_top_mul_mul_9ns_24s_32_3_U8  |pyrconstuct_top_mul_mul_9ns_24s_32_3  |  i0 * i1  |
    +-----------------------------------------+--------------------------------------+-----------+

    * Memory: 
    +-----------------+-------------------------------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |                   Module                  | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------------------+---------+----+----+------+-----+------+-------------+
    |consFilters_V_U  |pyrconstuct_top_Loop_3_proc_consFilters_V  |        1|   0|   0|  1520|    9|     1|        13680|
    |limits_U         |pyrconstuct_top_Loop_3_proc_limits         |        0|  10|   2|    12|   10|     1|          120|
    +-----------------+-------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                                           |        1|  10|   2|  1532|   19|     2|        13800|
    +-----------------+-------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |coefIdx_fu_161_p2      |     +    |      0|  0|  11|          11|           1|
    |i_fu_203_p2            |     +    |      0|  0|  32|          32|           1|
    |l_fu_219_p2            |     +    |      0|  0|  11|          11|          11|
    |tmp_5_fu_191_p2        |     +    |      0|  0|  16|          32|          10|
    |idx_1_fu_197_p2        |     -    |      0|  0|  16|          32|          32|
    |i_1_fu_225_p3          |  Select  |      0|  0|  32|           1|           1|
    |idx_2_fu_242_p3        |  Select  |      0|  0|  32|           1|          32|
    |exitcond_i1_fu_155_p2  |   icmp   |      0|  0|   4|          11|          11|
    |tmp_1_fu_209_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_6_fu_236_p2        |   icmp   |      0|  0|  11|          32|          32|
    |ap_sig_bdd_163         |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_98          |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 178|         197|         165|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it6  |   1|          2|    1|          2|
    |coefIdx_0_i_reg_144    |  11|          2|   11|         22|
    |idx_phi_fu_136_p4      |  32|          2|   32|         64|
    |idx_reg_132            |  32|          2|   32|         64|
    |l_0_i_phi_fu_124_p4    |  11|          2|   11|         22|
    |l_0_i_reg_120          |  11|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  99|         16|   99|        200|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6       |   1|   0|    1|          0|
    |coefIdx_0_i_reg_144         |  11|   0|   11|          0|
    |consFilters_V_load_reg_328  |   9|   0|    9|          0|
    |exitcond_i1_reg_299         |   1|   0|    1|          0|
    |i_1_reg_338                 |  32|   0|   32|          0|
    |idx_1_reg_323               |  32|   0|   32|          0|
    |idx_2_reg_343               |  32|   0|   32|          0|
    |idx_reg_132                 |  32|   0|   32|          0|
    |l_0_i_reg_120               |  11|   0|   11|          0|
    |tmp_4_reg_318               |   9|   0|    9|          0|
    |consFilters_V_load_reg_328  |   0|   9|    9|          0|
    |exitcond_i1_reg_299         |   0|   1|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 180|  10|  190|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_3_proc | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_3_proc | return value |
|ap_start                             |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_3_proc | return value |
|ap_done                              | out |    1| ap_ctrl_hs | pyrconstuct_top_Loop_3_proc | return value |
|ap_continue                          |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_3_proc | return value |
|ap_idle                              | out |    1| ap_ctrl_hs | pyrconstuct_top_Loop_3_proc | return value |
|ap_ready                             | out |    1| ap_ctrl_hs | pyrconstuct_top_Loop_3_proc | return value |
|imgOutTmpBlockRam_M_real_V_address0  | out |    9|  ap_memory |  imgOutTmpBlockRam_M_real_V |     array    |
|imgOutTmpBlockRam_M_real_V_ce0       | out |    1|  ap_memory |  imgOutTmpBlockRam_M_real_V |     array    |
|imgOutTmpBlockRam_M_real_V_q0        |  in |   24|  ap_memory |  imgOutTmpBlockRam_M_real_V |     array    |
|imgOutTmpBlockRam_M_imag_V_address0  | out |    9|  ap_memory |  imgOutTmpBlockRam_M_imag_V |     array    |
|imgOutTmpBlockRam_M_imag_V_ce0       | out |    1|  ap_memory |  imgOutTmpBlockRam_M_imag_V |     array    |
|imgOutTmpBlockRam_M_imag_V_q0        |  in |   24|  ap_memory |  imgOutTmpBlockRam_M_imag_V |     array    |
|fftPyrOut_M_real_V_din               | out |   24|   ap_fifo  |      fftPyrOut_M_real_V     |    pointer   |
|fftPyrOut_M_real_V_full_n            |  in |    1|   ap_fifo  |      fftPyrOut_M_real_V     |    pointer   |
|fftPyrOut_M_real_V_write             | out |    1|   ap_fifo  |      fftPyrOut_M_real_V     |    pointer   |
|fftPyrOut_M_imag_V_din               | out |   24|   ap_fifo  |      fftPyrOut_M_imag_V     |    pointer   |
|fftPyrOut_M_imag_V_full_n            |  in |    1|   ap_fifo  |      fftPyrOut_M_imag_V     |    pointer   |
|fftPyrOut_M_imag_V_write             | out |    1|   ap_fifo  |      fftPyrOut_M_imag_V     |    pointer   |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond_i1)
	3  / (!exitcond_i1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_10 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i24* %fftPyrOut_M_imag_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i24* %fftPyrOut_M_real_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 1.57ns
newFuncRoot:2  br label %"dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit"


 <State 2>: 3.48ns
ST_2: l_0_i [1/1] 0.00ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:0  %l_0_i = phi i11 [ %l, %_ifconv ], [ 0, %newFuncRoot ]

ST_2: idx [1/1] 0.00ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:1  %idx = phi i32 [ %i_1, %_ifconv ], [ 0, %newFuncRoot ]

ST_2: coefIdx_0_i [1/1] 0.00ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:2  %coefIdx_0_i = phi i11 [ %coefIdx, %_ifconv ], [ 0, %newFuncRoot ]

ST_2: exitcond_i1 [1/1] 2.11ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:3  %exitcond_i1 = icmp eq i11 %coefIdx_0_i, -528

ST_2: coefIdx [1/1] 1.84ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:4  %coefIdx = add i11 %coefIdx_0_i, 1

ST_2: stg_18 [1/1] 0.00ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit:5  br i1 %exitcond_i1, label %"pyrbuild_top<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit.exitStub", label %_ifconv

ST_2: tmp_3 [1/1] 0.00ns
_ifconv:3  %tmp_3 = zext i11 %l_0_i to i64

ST_2: limits_addr [1/1] 0.00ns
_ifconv:4  %limits_addr = getelementptr [12 x i10]* @limits, i64 0, i64 %tmp_3

ST_2: nlimit [2/2] 2.39ns
_ifconv:5  %nlimit = load i10* %limits_addr, align 2

ST_2: tmp_8 [1/1] 0.00ns
_ifconv:20  %tmp_8 = zext i11 %coefIdx_0_i to i64

ST_2: consFilters_V_addr [1/1] 0.00ns
_ifconv:21  %consFilters_V_addr = getelementptr [1520 x i9]* @consFilters_V, i64 0, i64 %tmp_8

ST_2: consFilters_V_load [2/2] 2.39ns
_ifconv:22  %consFilters_V_load = load i9* %consFilters_V_addr, align 2


 <State 3>: 6.80ns
ST_3: nlimit [1/2] 2.39ns
_ifconv:5  %nlimit = load i10* %limits_addr, align 2

ST_3: nlimit_cast [1/1] 0.00ns
_ifconv:6  %nlimit_cast = zext i10 %nlimit to i32

ST_3: tmp_4 [1/1] 0.00ns
_ifconv:7  %tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %nlimit, i32 1, i32 9)

ST_3: tmp_5 [1/1] 1.97ns
_ifconv:10  %tmp_5 = add i32 %idx, 512

ST_3: idx_1 [1/1] 1.97ns
_ifconv:11  %idx_1 = sub i32 %tmp_5, %nlimit_cast

ST_3: consFilters_V_load [1/2] 2.39ns
_ifconv:22  %consFilters_V_load = load i9* %consFilters_V_addr, align 2

ST_3: i [1/1] 2.44ns
_ifconv:30  %i = add nsw i32 %idx, 1

ST_3: tmp_1 [1/1] 2.52ns
_ifconv:31  %tmp_1 = icmp eq i32 %nlimit_cast, %i

ST_3: tmp_18_cast [1/1] 0.00ns
_ifconv:32  %tmp_18_cast = zext i1 %tmp_1 to i11

ST_3: l [1/1] 1.84ns
_ifconv:33  %l = add i11 %l_0_i, %tmp_18_cast

ST_3: i_1 [1/1] 1.37ns
_ifconv:34  %i_1 = select i1 %tmp_1, i32 0, i32 %i


 <State 4>: 3.89ns
ST_4: half [1/1] 0.00ns
_ifconv:8  %half = zext i9 %tmp_4 to i32

ST_4: tmp_6 [1/1] 2.52ns
_ifconv:9  %tmp_6 = icmp slt i32 %idx, %half

ST_4: idx_2 [1/1] 1.37ns
_ifconv:12  %idx_2 = select i1 %tmp_6, i32 %idx, i32 %idx_1


 <State 5>: 2.71ns
ST_5: tmp_7 [1/1] 0.00ns
_ifconv:13  %tmp_7 = sext i32 %idx_2 to i64

ST_5: imgOutTmpBlockRam_M_real_V_ad [1/1] 0.00ns
_ifconv:14  %imgOutTmpBlockRam_M_real_V_ad = getelementptr [512 x i24]* %imgOutTmpBlockRam_M_real_V, i64 0, i64 %tmp_7

ST_5: imgOutTmpBlockRam_M_real_V_lo [2/2] 2.71ns
_ifconv:15  %imgOutTmpBlockRam_M_real_V_lo = load i24* %imgOutTmpBlockRam_M_real_V_ad, align 8

ST_5: imgOutTmpBlockRam_M_imag_V_ad [1/1] 0.00ns
_ifconv:17  %imgOutTmpBlockRam_M_imag_V_ad = getelementptr [512 x i24]* %imgOutTmpBlockRam_M_imag_V, i64 0, i64 %tmp_7

ST_5: imgOutTmpBlockRam_M_imag_V_lo [2/2] 2.71ns
_ifconv:18  %imgOutTmpBlockRam_M_imag_V_lo = load i24* %imgOutTmpBlockRam_M_imag_V_ad, align 4


 <State 6>: 3.76ns
ST_6: imgOutTmpBlockRam_M_real_V_lo [1/2] 2.71ns
_ifconv:15  %imgOutTmpBlockRam_M_real_V_lo = load i24* %imgOutTmpBlockRam_M_real_V_ad, align 8

ST_6: OP1_V_cast [1/1] 0.00ns
_ifconv:16  %OP1_V_cast = sext i24 %imgOutTmpBlockRam_M_real_V_lo to i32

ST_6: imgOutTmpBlockRam_M_imag_V_lo [1/2] 2.71ns
_ifconv:18  %imgOutTmpBlockRam_M_imag_V_lo = load i24* %imgOutTmpBlockRam_M_imag_V_ad, align 4

ST_6: OP1_V_1_cast [1/1] 0.00ns
_ifconv:19  %OP1_V_1_cast = sext i24 %imgOutTmpBlockRam_M_imag_V_lo to i32

ST_6: OP2_V_cast [1/1] 0.00ns
_ifconv:23  %OP2_V_cast = zext i9 %consFilters_V_load to i32

ST_6: p_Val2_1 [3/3] 1.05ns
_ifconv:24  %p_Val2_1 = mul i32 %OP2_V_cast, %OP1_V_1_cast

ST_6: p_Val2_s [3/3] 1.05ns
_ifconv:25  %p_Val2_s = mul i32 %OP2_V_cast, %OP1_V_cast


 <State 7>: 1.05ns
ST_7: p_Val2_1 [2/3] 1.05ns
_ifconv:24  %p_Val2_1 = mul i32 %OP2_V_cast, %OP1_V_1_cast

ST_7: p_Val2_s [2/3] 1.05ns
_ifconv:25  %p_Val2_s = mul i32 %OP2_V_cast, %OP1_V_cast


 <State 8>: 1.00ns
ST_8: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1520, i64 1520, i64 1520)

ST_8: tmp_2 [1/1] 0.00ns
_ifconv:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str311)

ST_8: stg_55 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str275) nounwind

ST_8: p_Val2_1 [1/3] 0.00ns
_ifconv:24  %p_Val2_1 = mul i32 %OP2_V_cast, %OP1_V_1_cast

ST_8: p_Val2_s [1/3] 0.00ns
_ifconv:25  %p_Val2_s = mul i32 %OP2_V_cast, %OP1_V_cast

ST_8: tmp_9 [1/1] 0.00ns
_ifconv:26  %tmp_9 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 31)

ST_8: tmp_s [1/1] 0.00ns
_ifconv:27  %tmp_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_1, i32 8, i32 31)

ST_8: stg_60 [1/1] 1.00ns
_ifconv:28  call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %fftPyrOut_M_real_V, i24 %tmp_9)

ST_8: stg_61 [1/1] 1.00ns
_ifconv:29  call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %fftPyrOut_M_imag_V, i24 %tmp_s)

ST_8: empty_77 [1/1] 0.00ns
_ifconv:35  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str311, i32 %tmp_2)

ST_8: stg_63 [1/1] 0.00ns
_ifconv:36  br label %"dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit"


 <State 9>: 0.00ns
ST_9: stg_64 [1/1] 0.00ns
pyrbuild_top<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgOutTmpBlockRam_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x3bee14bbd0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imgOutTmpBlockRam_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x3bee14b1b0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fftPyrOut_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3bee14cb00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftPyrOut_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3bee14b090; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ limits]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x3bee14c170; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ consFilters_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x3bee14b510; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10                        (specinterface    ) [ 0000000000]
stg_11                        (specinterface    ) [ 0000000000]
stg_12                        (br               ) [ 0111111110]
l_0_i                         (phi              ) [ 0011000000]
idx                           (phi              ) [ 0011100000]
coefIdx_0_i                   (phi              ) [ 0010000000]
exitcond_i1                   (icmp             ) [ 0011111110]
coefIdx                       (add              ) [ 0111111110]
stg_18                        (br               ) [ 0000000000]
tmp_3                         (zext             ) [ 0000000000]
limits_addr                   (getelementptr    ) [ 0011000000]
tmp_8                         (zext             ) [ 0000000000]
consFilters_V_addr            (getelementptr    ) [ 0011000000]
nlimit                        (load             ) [ 0000000000]
nlimit_cast                   (zext             ) [ 0000000000]
tmp_4                         (partselect       ) [ 0010100000]
tmp_5                         (add              ) [ 0000000000]
idx_1                         (sub              ) [ 0010100000]
consFilters_V_load            (load             ) [ 0010111000]
i                             (add              ) [ 0000000000]
tmp_1                         (icmp             ) [ 0000000000]
tmp_18_cast                   (zext             ) [ 0000000000]
l                             (add              ) [ 0110111110]
i_1                           (select           ) [ 0110111110]
half                          (zext             ) [ 0000000000]
tmp_6                         (icmp             ) [ 0000000000]
idx_2                         (select           ) [ 0010010000]
tmp_7                         (sext             ) [ 0000000000]
imgOutTmpBlockRam_M_real_V_ad (getelementptr    ) [ 0010001000]
imgOutTmpBlockRam_M_imag_V_ad (getelementptr    ) [ 0010001000]
imgOutTmpBlockRam_M_real_V_lo (load             ) [ 0000000000]
OP1_V_cast                    (sext             ) [ 0010000110]
imgOutTmpBlockRam_M_imag_V_lo (load             ) [ 0000000000]
OP1_V_1_cast                  (sext             ) [ 0010000110]
OP2_V_cast                    (zext             ) [ 0010000110]
empty                         (speclooptripcount) [ 0000000000]
tmp_2                         (specregionbegin  ) [ 0000000000]
stg_55                        (specpipeline     ) [ 0000000000]
p_Val2_1                      (mul              ) [ 0000000000]
p_Val2_s                      (mul              ) [ 0000000000]
tmp_9                         (partselect       ) [ 0000000000]
tmp_s                         (partselect       ) [ 0000000000]
stg_60                        (write            ) [ 0000000000]
stg_61                        (write            ) [ 0000000000]
empty_77                      (specregionend    ) [ 0000000000]
stg_63                        (br               ) [ 0111111110]
stg_64                        (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgOutTmpBlockRam_M_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutTmpBlockRam_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgOutTmpBlockRam_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutTmpBlockRam_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fftPyrOut_M_real_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftPyrOut_M_real_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fftPyrOut_M_imag_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftPyrOut_M_imag_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="limits">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="limits"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="consFilters_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="consFilters_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="stg_60_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="24" slack="0"/>
<pin id="61" dir="0" index="2" bw="24" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_60/8 "/>
</bind>
</comp>

<comp id="65" class="1004" name="stg_61_write_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="24" slack="0"/>
<pin id="68" dir="0" index="2" bw="24" slack="0"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_61/8 "/>
</bind>
</comp>

<comp id="72" class="1004" name="limits_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="limits_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nlimit/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="consFilters_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="11" slack="0"/>
<pin id="88" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="consFilters_V_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="consFilters_V_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="imgOutTmpBlockRam_M_real_V_ad_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgOutTmpBlockRam_M_real_V_ad/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="106" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgOutTmpBlockRam_M_real_V_lo/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="imgOutTmpBlockRam_M_imag_V_ad_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgOutTmpBlockRam_M_imag_V_ad/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="118" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgOutTmpBlockRam_M_imag_V_lo/5 "/>
</bind>
</comp>

<comp id="120" class="1005" name="l_0_i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="1"/>
<pin id="122" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="l_0_i (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="l_0_i_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0_i/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="idx_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="idx_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="coefIdx_0_i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="1"/>
<pin id="146" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="coefIdx_0_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="coefIdx_0_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="coefIdx_0_i/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="exitcond_i1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="11" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="coefIdx_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="coefIdx/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="nlimit_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nlimit_cast/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_4_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="0" index="3" bw="5" slack="0"/>
<pin id="186" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="11" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="idx_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_18_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="l_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="1"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="half_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="half/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="idx_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_2/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_7_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="OP1_V_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="OP1_V_1_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_cast/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="OP2_V_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="3"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_cast/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_9_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="24" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="24" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="285" class="1007" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="24" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="292" class="1007" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="0"/>
<pin id="294" dir="0" index="1" bw="24" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="exitcond_i1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="coefIdx_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="coefIdx "/>
</bind>
</comp>

<comp id="308" class="1005" name="limits_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="limits_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="consFilters_V_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="consFilters_V_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_4_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="323" class="1005" name="idx_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="consFilters_V_load_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="3"/>
<pin id="330" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="consFilters_V_load "/>
</bind>
</comp>

<comp id="333" class="1005" name="l_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="1"/>
<pin id="335" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="idx_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="imgOutTmpBlockRam_M_real_V_ad_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="1"/>
<pin id="350" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="imgOutTmpBlockRam_M_real_V_ad "/>
</bind>
</comp>

<comp id="353" class="1005" name="imgOutTmpBlockRam_M_imag_V_ad_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="1"/>
<pin id="355" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="imgOutTmpBlockRam_M_imag_V_ad "/>
</bind>
</comp>

<comp id="358" class="1005" name="OP1_V_cast_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="363" class="1005" name="OP1_V_1_cast_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_cast "/>
</bind>
</comp>

<comp id="368" class="1005" name="OP2_V_cast_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="54" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="54" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="148" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="124" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="175"><net_src comp="148" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="180"><net_src comp="79" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="79" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="195"><net_src comp="132" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="177" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="132" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="177" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="120" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="209" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="203" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="132" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="132" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="257"><net_src comp="103" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="115" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="274"><net_src comp="265" pin="4"/><net_sink comp="58" pin=2"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="284"><net_src comp="275" pin="4"/><net_sink comp="65" pin=2"/></net>

<net id="289"><net_src comp="262" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="258" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="296"><net_src comp="262" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="254" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="302"><net_src comp="155" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="161" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="311"><net_src comp="72" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="316"><net_src comp="84" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="321"><net_src comp="181" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="326"><net_src comp="197" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="331"><net_src comp="91" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="336"><net_src comp="219" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="341"><net_src comp="225" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="346"><net_src comp="242" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="351"><net_src comp="96" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="356"><net_src comp="108" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="361"><net_src comp="254" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="366"><net_src comp="258" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="371"><net_src comp="262" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="292" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftPyrOut_M_real_V | {8 }
	Port: fftPyrOut_M_imag_V | {8 }
	Port: limits | {}
	Port: consFilters_V | {}
  - Chain level:
	State 1
	State 2
		exitcond_i1 : 1
		coefIdx : 1
		stg_18 : 2
		tmp_3 : 1
		limits_addr : 2
		nlimit : 3
		tmp_8 : 1
		consFilters_V_addr : 2
		consFilters_V_load : 3
	State 3
		nlimit_cast : 1
		tmp_4 : 1
		idx_1 : 2
		tmp_1 : 2
		tmp_18_cast : 3
		l : 4
		i_1 : 3
	State 4
		tmp_6 : 1
		idx_2 : 2
	State 5
		imgOutTmpBlockRam_M_real_V_ad : 1
		imgOutTmpBlockRam_M_real_V_lo : 2
		imgOutTmpBlockRam_M_imag_V_ad : 1
		imgOutTmpBlockRam_M_imag_V_lo : 2
	State 6
		OP1_V_cast : 1
		OP1_V_1_cast : 1
		p_Val2_1 : 2
		p_Val2_s : 2
	State 7
	State 8
		tmp_9 : 1
		tmp_s : 1
		stg_60 : 2
		stg_61 : 2
		empty_77 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    coefIdx_fu_161   |    0    |    0    |    11   |
|    add   |     tmp_5_fu_191    |    0    |    0    |    16   |
|          |       i_fu_203      |    0    |    0    |    32   |
|          |       l_fu_219      |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|  select  |      i_1_fu_225     |    0    |    0    |    32   |
|          |     idx_2_fu_242    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |  exitcond_i1_fu_155 |    0    |    0    |    4    |
|   icmp   |     tmp_1_fu_209    |    0    |    0    |    11   |
|          |     tmp_6_fu_236    |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    sub   |     idx_1_fu_197    |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_285     |    1    |    0    |    0    |
|          |      grp_fu_292     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |  stg_60_write_fu_58 |    0    |    0    |    0    |
|          |  stg_61_write_fu_65 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_3_fu_167    |    0    |    0    |    0    |
|          |     tmp_8_fu_172    |    0    |    0    |    0    |
|   zext   |  nlimit_cast_fu_177 |    0    |    0    |    0    |
|          |  tmp_18_cast_fu_215 |    0    |    0    |    0    |
|          |     half_fu_233     |    0    |    0    |    0    |
|          |  OP2_V_cast_fu_262  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_4_fu_181    |    0    |    0    |    0    |
|partselect|     tmp_9_fu_265    |    0    |    0    |    0    |
|          |     tmp_s_fu_275    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_7_fu_249    |    0    |    0    |    0    |
|   sext   |  OP1_V_cast_fu_254  |    0    |    0    |    0    |
|          | OP1_V_1_cast_fu_258 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |    0    |   176   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         OP1_V_1_cast_reg_363        |   32   |
|          OP1_V_cast_reg_358         |   32   |
|          OP2_V_cast_reg_368         |   32   |
|         coefIdx_0_i_reg_144         |   11   |
|           coefIdx_reg_303           |   11   |
|      consFilters_V_addr_reg_313     |   11   |
|      consFilters_V_load_reg_328     |    9   |
|         exitcond_i1_reg_299         |    1   |
|             i_1_reg_338             |   32   |
|            idx_1_reg_323            |   32   |
|            idx_2_reg_343            |   32   |
|             idx_reg_132             |   32   |
|imgOutTmpBlockRam_M_imag_V_ad_reg_353|    9   |
|imgOutTmpBlockRam_M_real_V_ad_reg_348|    9   |
|            l_0_i_reg_120            |   11   |
|              l_reg_333              |   11   |
|         limits_addr_reg_308         |    4   |
|            tmp_4_reg_318            |    9   |
+-------------------------------------+--------+
|                Total                |   320  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   4  |    8   ||    4    |
|  grp_access_fu_91 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_103 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_115 |  p0  |   2  |   9  |   18   ||    9    |
|   l_0_i_reg_120   |  p0  |   2  |  11  |   22   ||    11   |
|    idx_reg_132    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_285    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_285    |  p1  |   2  |  24  |   48   ||    24   |
|     grp_fu_292    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_292    |  p1  |   2  |  24  |   48   ||    24   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   284  ||  15.71  ||   142   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   142  |
|  Register |    -   |    -   |   320  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   15   |   320  |   318  |
+-----------+--------+--------+--------+--------+
