# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0_pkg.sv" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/acf8/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/2ad9/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0.v" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/acf8/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/2ad9/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/6941/hdl"
sv xil_defaultlib  "../../../axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0_pkg.sv" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/acf8/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/2ad9/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0.v" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/acf8/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/2ad9/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/6941/hdl"
sv xil_defaultlib  "../../../axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0_pkg.sv" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/acf8/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/2ad9/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0.v" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/acf8/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/2ad9/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/hdl/ex_sim.v" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/acf8/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/2ad9/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/6941/hdl"
sv xil_defaultlib  "../../../imports/axi4stream_vip_0_chip.sv" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/acf8/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/2ad9/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/6941/hdl"
sv xil_defaultlib  "../../../imports/axi4stream_vip_0_exdes_tb.sv" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/acf8/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/2ad9/hdl" --include "../../../axi4stream_vip_0_ex.srcs/sources_1/bd/ex_sim/ipshared/6941/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
