// Seed: 1154643364
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4
);
  initial
    assume (id_1)
    else;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  always @(id_1) begin : LABEL_0
    id_0 <= -1;
  end
  wire id_7;
endmodule
