Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 31 10:31:56 2018
| Host         : zhengyuanbo-ThinkPad-T540p running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.174        0.000                      0                   24        0.091        0.000                      0                   24        9.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         17.174        0.000                      0                   24        0.091        0.000                      0                   24        9.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.174ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.920ns (79.961%)  route 0.481ns (20.039%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.045    cnt_reg[16]_i_1_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.379 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.379    cnt_reg[20]_i_1_n_6
    SLICE_X23Y52         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y52         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y52         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 17.174    

Slack (MET) :             17.195ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 1.899ns (79.784%)  route 0.481ns (20.216%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.045    cnt_reg[16]_i_1_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.358 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.358    cnt_reg[20]_i_1_n_4
    SLICE_X23Y52         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y52         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y52         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                 17.195    

Slack (MET) :             17.269ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.825ns (79.135%)  route 0.481ns (20.865%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.045    cnt_reg[16]_i_1_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.284 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.284    cnt_reg[20]_i_1_n_5
    SLICE_X23Y52         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y52         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y52         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                 17.269    

Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.809ns (78.989%)  route 0.481ns (21.011%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.045 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.045    cnt_reg[16]_i_1_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.268 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.268    cnt_reg[20]_i_1_n_7
    SLICE_X23Y52         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y52         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y52         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 17.285    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.806ns (78.962%)  route 0.481ns (21.038%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.265 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.265    cnt_reg[16]_i_1_n_6
    SLICE_X23Y51         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y51         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y51         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.309ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.785ns (78.767%)  route 0.481ns (21.233%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.244 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.244    cnt_reg[16]_i_1_n_4
    SLICE_X23Y51         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y51         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y51         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 17.309    

Slack (MET) :             17.383ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 1.711ns (78.050%)  route 0.481ns (21.950%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.170 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.170    cnt_reg[16]_i_1_n_5
    SLICE_X23Y51         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y51         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y51         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                 17.383    

Slack (MET) :             17.399ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.695ns (77.889%)  route 0.481ns (22.111%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.931 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.154 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.154    cnt_reg[16]_i_1_n_7
    SLICE_X23Y51         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y51         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y51         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                 17.399    

Slack (MET) :             17.402ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 1.692ns (77.858%)  route 0.481ns (22.142%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.151 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.151    cnt_reg[12]_i_1_n_6
    SLICE_X23Y50         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y50         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y50         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                 17.402    

Slack (MET) :             17.423ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 1.671ns (77.642%)  route 0.481ns (22.358%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.670     2.978    FCLK_CLK0
    SLICE_X23Y47         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456     3.434 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.914    cnt_reg_n_0_[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.588 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.588    cnt_reg[0]_i_1_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.702 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.702    cnt_reg[4]_i_1_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.816 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.817    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.130 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.130    cnt_reg[12]_i_1_n_4
    SLICE_X23Y50         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.486    22.678    FCLK_CLK0
    SLICE_X23Y50         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X23Y50         FDCE (Setup_fdce_C_D)        0.062    22.554    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                 17.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.365 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.365    cnt_reg[12]_i_1_n_7
    SLICE_X23Y50         FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y50         FDCE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.376 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.376    cnt_reg[12]_i_1_n_5
    SLICE_X23Y50         FDCE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y50         FDCE                                         r  cnt_reg[14]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.401 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.401    cnt_reg[12]_i_1_n_6
    SLICE_X23Y50         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y50         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.401 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.401    cnt_reg[12]_i_1_n_4
    SLICE_X23Y50         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y50         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.350 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.350    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.404 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.404    cnt_reg[16]_i_1_n_7
    SLICE_X23Y51         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y51         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y51         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.350 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.350    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.415 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.415    cnt_reg[16]_i_1_n_5
    SLICE_X23Y51         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y51         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y51         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.350 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.350    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.440 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.440    cnt_reg[16]_i_1_n_6
    SLICE_X23Y51         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y51         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y51         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.350 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.350    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.440 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.440    cnt_reg[16]_i_1_n_4
    SLICE_X23Y51         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y51         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y51         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.350 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.350    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.389 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.389    cnt_reg[16]_i_1_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.443 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.443    cnt_reg[20]_i_1_n_7
    SLICE_X23Y52         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y52         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y52         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.561     0.902    FCLK_CLK0
    SLICE_X23Y49         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.151    cnt_reg_n_0_[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.311 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.311    cnt_reg[8]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.350 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.350    cnt_reg[12]_i_1_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.389 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.389    cnt_reg[16]_i_1_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.454 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.454    cnt_reg[20]_i_1_n_5
    SLICE_X23Y52         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.828     1.198    FCLK_CLK0
    SLICE_X23Y52         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y52         FDCE (Hold_fdce_C_D)         0.105     1.274    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  u_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y47   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y49   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y49   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y50   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y50   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y50   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y50   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y51   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X23Y52   cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y47   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y49   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y49   cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y50   cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y50   cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y50   cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y50   cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y51   cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y52   cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y52   cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y47   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y47   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y49   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y49   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y49   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y49   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y50   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y50   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y50   cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X23Y50   cnt_reg[13]/C



