// Seed: 3627996138
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input tri id_2
    , id_10,
    input tri0 id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    output supply0 id_8
);
  wire id_11;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd23
) (
    output wor   id_0,
    output logic id_1,
    output wor   id_2,
    output uwire id_3,
    input  tri1  id_4,
    input  tri1  id_5,
    output tri1  id_6
);
  wire id_8;
  for (_id_9 = id_8; -1; id_1 = 1) begin : LABEL_0
    supply1 [(  1  ) : id_9] id_10;
    assign id_2 = id_8;
    assign id_10 = -1;
    assign {1'b0, -1'b0 * -1 > id_8} = -1 == 1;
  end
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_5,
      id_2
  );
endmodule
