[15:37:23.409] <TB0>     INFO: *** Welcome to pxar ***
[15:37:23.409] <TB0>     INFO: *** Today: 2016/09/20
[15:37:23.416] <TB0>     INFO: *** Version: 47bc-dirty
[15:37:23.416] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C15.dat
[15:37:23.417] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:37:23.417] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//defaultMaskFile.dat
[15:37:23.417] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters_C15.dat
[15:37:23.492] <TB0>     INFO:         clk: 4
[15:37:23.492] <TB0>     INFO:         ctr: 4
[15:37:23.492] <TB0>     INFO:         sda: 19
[15:37:23.492] <TB0>     INFO:         tin: 9
[15:37:23.492] <TB0>     INFO:         level: 15
[15:37:23.492] <TB0>     INFO:         triggerdelay: 0
[15:37:23.492] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:37:23.492] <TB0>     INFO: Log level: DEBUG
[15:37:23.500] <TB0>     INFO: Found DTB DTB_WWXGRB
[15:37:23.510] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[15:37:23.514] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[15:37:23.516] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[15:37:25.070] <TB0>     INFO: DUT info: 
[15:37:25.070] <TB0>     INFO: The DUT currently contains the following objects:
[15:37:25.070] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:37:25.070] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[15:37:25.070] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[15:37:25.070] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:37:25.070] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.070] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:37:25.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:37:25.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:37:25.074] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30871552
[15:37:25.075] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x250c310
[15:37:25.075] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x247e770
[15:37:25.075] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f5e05d94010
[15:37:25.075] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f5e0bfff510
[15:37:25.075] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30937088 fPxarMemory = 0x7f5e05d94010
[15:37:25.076] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[15:37:25.077] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[15:37:25.077] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[15:37:25.077] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:37:25.477] <TB0>     INFO: enter 'restricted' command line mode
[15:37:25.477] <TB0>     INFO: enter test to run
[15:37:25.477] <TB0>     INFO:   test: FPIXTest no parameter change
[15:37:25.477] <TB0>     INFO:   running: fpixtest
[15:37:25.477] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:37:25.480] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:37:25.480] <TB0>     INFO: ######################################################################
[15:37:25.480] <TB0>     INFO: PixTestFPIXTest::doTest()
[15:37:25.480] <TB0>     INFO: ######################################################################
[15:37:25.483] <TB0>     INFO: ######################################################################
[15:37:25.483] <TB0>     INFO: PixTestPretest::doTest()
[15:37:25.483] <TB0>     INFO: ######################################################################
[15:37:25.486] <TB0>     INFO:    ----------------------------------------------------------------------
[15:37:25.486] <TB0>     INFO:    PixTestPretest::programROC() 
[15:37:25.486] <TB0>     INFO:    ----------------------------------------------------------------------
[15:37:43.503] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:37:43.503] <TB0>     INFO: IA differences per ROC:  17.7 19.3 20.1 19.3 20.1 17.7 20.1 20.9 20.1 19.3 17.7 19.3 19.3 19.3 18.5 16.1
[15:37:43.568] <TB0>     INFO:    ----------------------------------------------------------------------
[15:37:43.568] <TB0>     INFO:    PixTestPretest::checkIdig() 
[15:37:43.568] <TB0>     INFO:    ----------------------------------------------------------------------
[15:37:44.821] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 0.8 mA
[15:37:45.324] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[15:37:45.826] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[15:37:46.328] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[15:37:46.830] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[15:37:47.331] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[15:37:47.833] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[15:37:48.335] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[15:37:48.837] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[15:37:49.338] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[15:37:49.840] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[15:37:50.342] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[15:37:50.844] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[15:37:51.345] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[15:37:51.847] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[15:37:52.349] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[15:37:52.602] <TB0>     INFO: Idig [mA/ROC]: 0.8 2.4 1.6 1.6 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 
[15:37:52.602] <TB0>     INFO: Test took 9036 ms.
[15:37:52.602] <TB0>     INFO: PixTestPretest::checkIdig() done.
[15:37:52.634] <TB0>     INFO:    ----------------------------------------------------------------------
[15:37:52.634] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:37:52.634] <TB0>     INFO:    ----------------------------------------------------------------------
[15:37:52.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[15:37:52.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[15:37:52.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[15:37:53.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[15:37:53.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[15:37:53.241] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 23.8187 mA
[15:37:53.342] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  84 Ia 23.8187 mA
[15:37:53.443] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  85 Ia 24.6187 mA
[15:37:53.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  82 Ia 23.8187 mA
[15:37:53.646] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 23.8187 mA
[15:37:53.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  84 Ia 24.6187 mA
[15:37:53.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  81 Ia 23.8187 mA
[15:37:53.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  82 Ia 23.8187 mA
[15:37:54.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[15:37:54.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[15:37:54.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  80 Ia 23.8187 mA
[15:37:54.352] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  81 Ia 24.6187 mA
[15:37:54.453] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[15:37:54.554] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[15:37:54.655] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  80 Ia 24.6187 mA
[15:37:54.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  77 Ia 23.8187 mA
[15:37:54.856] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 23.8187 mA
[15:37:54.957] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  79 Ia 23.8187 mA
[15:37:55.057] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  80 Ia 24.6187 mA
[15:37:55.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  77 Ia 23.8187 mA
[15:37:55.259] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6187 mA
[15:37:55.360] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8187 mA
[15:37:55.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  76 Ia 23.8187 mA
[15:37:55.561] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[15:37:55.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 24.6187 mA
[15:37:55.763] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  75 Ia 23.8187 mA
[15:37:55.863] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  76 Ia 23.8187 mA
[15:37:55.964] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[15:37:56.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  78 Ia 24.6187 mA
[15:37:56.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  75 Ia 23.8187 mA
[15:37:56.268] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  76 Ia 23.8187 mA
[15:37:56.368] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 24.6187 mA
[15:37:56.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[15:37:56.571] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  79 Ia 23.8187 mA
[15:37:56.671] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  80 Ia 24.6187 mA
[15:37:56.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  77 Ia 23.0188 mA
[15:37:56.873] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  83 Ia 25.4188 mA
[15:37:56.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  76 Ia 23.0188 mA
[15:37:57.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  82 Ia 24.6187 mA
[15:37:57.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  79 Ia 23.8187 mA
[15:37:57.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  80 Ia 24.6187 mA
[15:37:57.377] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  77 Ia 23.0188 mA
[15:37:57.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  83 Ia 25.4188 mA
[15:37:57.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  76 Ia 23.0188 mA
[15:37:57.680] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.6187 mA
[15:37:57.781] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 23.8187 mA
[15:37:57.882] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  76 Ia 23.8187 mA
[15:37:57.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  77 Ia 24.6187 mA
[15:37:58.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  74 Ia 23.8187 mA
[15:37:58.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  75 Ia 23.8187 mA
[15:37:58.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  76 Ia 24.6187 mA
[15:37:58.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  73 Ia 23.8187 mA
[15:37:58.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  74 Ia 23.8187 mA
[15:37:58.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  75 Ia 23.8187 mA
[15:37:58.688] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  76 Ia 23.8187 mA
[15:37:58.788] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  77 Ia 24.6187 mA
[15:37:58.890] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[15:37:58.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 23.8187 mA
[15:37:59.092] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  85 Ia 24.6187 mA
[15:37:59.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  82 Ia 23.8187 mA
[15:37:59.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  83 Ia 23.8187 mA
[15:37:59.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  84 Ia 23.8187 mA
[15:37:59.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  85 Ia 23.8187 mA
[15:37:59.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  86 Ia 24.6187 mA
[15:37:59.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  83 Ia 23.8187 mA
[15:37:59.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  84 Ia 23.8187 mA
[15:37:59.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  85 Ia 24.6187 mA
[15:37:59.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  82 Ia 23.8187 mA
[15:38:00.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.6187 mA
[15:38:00.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  75 Ia 23.8187 mA
[15:38:00.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  76 Ia 23.8187 mA
[15:38:00.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 24.6187 mA
[15:38:00.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  74 Ia 23.8187 mA
[15:38:00.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  75 Ia 23.8187 mA
[15:38:00.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  76 Ia 24.6187 mA
[15:38:00.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  73 Ia 23.8187 mA
[15:38:00.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  74 Ia 23.8187 mA
[15:38:01.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  75 Ia 23.8187 mA
[15:38:01.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  76 Ia 24.6187 mA
[15:38:01.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  73 Ia 23.8187 mA
[15:38:01.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 25.4188 mA
[15:38:01.412] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  71 Ia 23.8187 mA
[15:38:01.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  72 Ia 23.8187 mA
[15:38:01.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  73 Ia 24.6187 mA
[15:38:01.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  70 Ia 23.8187 mA
[15:38:01.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  71 Ia 23.8187 mA
[15:38:01.916] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  72 Ia 23.8187 mA
[15:38:02.017] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  73 Ia 23.8187 mA
[15:38:02.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  74 Ia 24.6187 mA
[15:38:02.218] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  71 Ia 23.8187 mA
[15:38:02.319] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  72 Ia 23.8187 mA
[15:38:02.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  73 Ia 23.8187 mA
[15:38:02.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[15:38:02.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[15:38:02.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 23.8187 mA
[15:38:02.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  77 Ia 24.6187 mA
[15:38:02.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  74 Ia 23.8187 mA
[15:38:03.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[15:38:03.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[15:38:03.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  77 Ia 24.6187 mA
[15:38:03.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  74 Ia 23.8187 mA
[15:38:03.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[15:38:03.529] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[15:38:03.630] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  77 Ia 24.6187 mA
[15:38:03.732] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[15:38:03.833] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  79 Ia 24.6187 mA
[15:38:03.934] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[15:38:04.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[15:38:04.135] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[15:38:04.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 24.6187 mA
[15:38:04.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[15:38:04.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[15:38:04.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[15:38:04.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  79 Ia 24.6187 mA
[15:38:04.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[15:38:04.840] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[15:38:04.942] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0188 mA
[15:38:05.043] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.6187 mA
[15:38:05.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 23.8187 mA
[15:38:05.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 24.6187 mA
[15:38:05.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  79 Ia 23.0188 mA
[15:38:05.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 24.6187 mA
[15:38:05.547] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  82 Ia 23.8187 mA
[15:38:05.648] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  83 Ia 24.6187 mA
[15:38:05.748] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  80 Ia 23.8187 mA
[15:38:05.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  81 Ia 24.6187 mA
[15:38:05.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  78 Ia 23.0188 mA
[15:38:06.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  84 Ia 24.6187 mA
[15:38:06.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.6187 mA
[15:38:06.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  75 Ia 23.8187 mA
[15:38:06.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  76 Ia 23.8187 mA
[15:38:06.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 24.6187 mA
[15:38:06.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  74 Ia 23.8187 mA
[15:38:06.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  75 Ia 23.8187 mA
[15:38:06.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  76 Ia 23.8187 mA
[15:38:06.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  77 Ia 24.6187 mA
[15:38:06.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  74 Ia 23.8187 mA
[15:38:07.059] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  75 Ia 23.8187 mA
[15:38:07.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  76 Ia 23.8187 mA
[15:38:07.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[15:38:07.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[15:38:07.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[15:38:07.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[15:38:07.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[15:38:07.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[15:38:07.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  79 Ia 24.6187 mA
[15:38:07.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[15:38:08.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[15:38:08.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[15:38:08.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  79 Ia 24.6187 mA
[15:38:08.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  76 Ia 23.0188 mA
[15:38:08.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  82 Ia 25.4188 mA
[15:38:08.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[15:38:08.674] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  79 Ia 24.6187 mA
[15:38:08.775] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  76 Ia 23.8187 mA
[15:38:08.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[15:38:08.976] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[15:38:09.077] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[15:38:09.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  80 Ia 25.4188 mA
[15:38:09.278] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  73 Ia 23.0188 mA
[15:38:09.379] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  79 Ia 23.8187 mA
[15:38:09.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  80 Ia 24.6187 mA
[15:38:09.581] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  77 Ia 23.8187 mA
[15:38:09.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  78 Ia 23.8187 mA
[15:38:09.784] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0188 mA
[15:38:09.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 24.6187 mA
[15:38:09.986] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  81 Ia 23.8187 mA
[15:38:10.087] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 23.8187 mA
[15:38:10.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  83 Ia 24.6187 mA
[15:38:10.288] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  80 Ia 23.8187 mA
[15:38:10.389] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  81 Ia 23.8187 mA
[15:38:10.490] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  82 Ia 23.8187 mA
[15:38:10.591] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  83 Ia 23.8187 mA
[15:38:10.691] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  84 Ia 24.6187 mA
[15:38:10.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  81 Ia 23.8187 mA
[15:38:10.892] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  82 Ia 23.8187 mA
[15:38:10.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 21.4188 mA
[15:38:11.095] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  94 Ia 24.6187 mA
[15:38:11.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  91 Ia 23.8187 mA
[15:38:11.297] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  92 Ia 23.8187 mA
[15:38:11.399] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  93 Ia 23.8187 mA
[15:38:11.500] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  94 Ia 24.6187 mA
[15:38:11.601] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  91 Ia 23.8187 mA
[15:38:11.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  92 Ia 23.8187 mA
[15:38:11.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  93 Ia 23.8187 mA
[15:38:11.903] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  94 Ia 24.6187 mA
[15:38:12.004] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  91 Ia 23.8187 mA
[15:38:12.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  92 Ia 23.8187 mA
[15:38:12.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[15:38:12.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  77
[15:38:12.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[15:38:12.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  76
[15:38:12.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  77
[15:38:12.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  82
[15:38:12.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  73
[15:38:12.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  73
[15:38:12.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  77
[15:38:12.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  77
[15:38:12.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  84
[15:38:12.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  77
[15:38:12.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[15:38:12.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[15:38:12.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[15:38:12.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  92
[15:38:13.966] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[15:38:13.966] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  18.5  20.1  18.5  18.5  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  18.5
[15:38:13.999] <TB0>     INFO:    ----------------------------------------------------------------------
[15:38:13.999] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[15:38:13.999] <TB0>     INFO:    ----------------------------------------------------------------------
[15:38:14.134] <TB0>     INFO: Expecting 231680 events.
[15:38:22.195] <TB0>     INFO: 231680 events read in total (7344ms).
[15:38:22.351] <TB0>     INFO: Test took 8350ms.
[15:38:22.554] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 75 and Delta(CalDel) = 59
[15:38:22.558] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 67
[15:38:22.561] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 81 and Delta(CalDel) = 64
[15:38:22.565] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 83 and Delta(CalDel) = 65
[15:38:22.568] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 67
[15:38:22.572] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 68 and Delta(CalDel) = 64
[15:38:22.575] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 70 and Delta(CalDel) = 67
[15:38:22.578] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 62
[15:38:22.582] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 63
[15:38:22.585] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 65
[15:38:22.589] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 67
[15:38:22.592] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 59
[15:38:22.596] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 124 and Delta(CalDel) = 62
[15:38:22.599] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 61
[15:38:22.603] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 106 and Delta(CalDel) = 63
[15:38:22.606] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 61
[15:38:22.647] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:38:22.684] <TB0>     INFO:    ----------------------------------------------------------------------
[15:38:22.684] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:38:22.684] <TB0>     INFO:    ----------------------------------------------------------------------
[15:38:22.820] <TB0>     INFO: Expecting 231680 events.
[15:38:31.021] <TB0>     INFO: 231680 events read in total (7487ms).
[15:38:31.027] <TB0>     INFO: Test took 8339ms.
[15:38:31.051] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[15:38:31.360] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 33.5
[15:38:31.363] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32.5
[15:38:31.367] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 174 +/- 32.5
[15:38:31.370] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 34
[15:38:31.374] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32
[15:38:31.377] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 164 +/- 33.5
[15:38:31.380] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[15:38:31.384] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[15:38:31.387] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 32.5
[15:38:31.391] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 160 +/- 33
[15:38:31.394] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[15:38:31.398] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31.5
[15:38:31.401] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[15:38:31.405] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[15:38:31.408] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[15:38:31.443] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:38:31.443] <TB0>     INFO: CalDel:      131   162   149   174   163   145   164   141   140   163   160   119   133   125   140   115
[15:38:31.443] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    52    51    52    51
[15:38:31.447] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C0.dat
[15:38:31.447] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C1.dat
[15:38:31.447] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C2.dat
[15:38:31.447] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C3.dat
[15:38:31.447] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C4.dat
[15:38:31.447] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C5.dat
[15:38:31.448] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C6.dat
[15:38:31.448] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C7.dat
[15:38:31.448] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C8.dat
[15:38:31.448] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C9.dat
[15:38:31.448] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C10.dat
[15:38:31.448] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C11.dat
[15:38:31.448] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C12.dat
[15:38:31.448] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C13.dat
[15:38:31.448] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C14.dat
[15:38:31.449] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters_C15.dat
[15:38:31.449] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:38:31.449] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:38:31.449] <TB0>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[15:38:31.449] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:38:31.535] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:38:31.535] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:38:31.535] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:38:31.535] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:38:31.538] <TB0>     INFO: ######################################################################
[15:38:31.538] <TB0>     INFO: PixTestTiming::doTest()
[15:38:31.538] <TB0>     INFO: ######################################################################
[15:38:31.538] <TB0>     INFO:    ----------------------------------------------------------------------
[15:38:31.538] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[15:38:31.538] <TB0>     INFO:    ----------------------------------------------------------------------
[15:38:31.538] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:38:37.192] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:38:39.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:38:41.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:38:44.011] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:38:46.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:38:48.559] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:38:50.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:38:53.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:38:55.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:38:57.084] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:38:58.603] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:39:00.122] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:39:01.641] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:39:03.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:39:04.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:39:06.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:39:07.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:39:09.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:39:10.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:39:12.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:39:13.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:39:15.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:39:17.028] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:39:18.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:39:20.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:39:22.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:39:23.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:39:25.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:39:26.913] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:39:28.435] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:39:29.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:39:31.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:39:38.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:39:39.684] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:39:41.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:39:42.727] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:39:44.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:39:45.771] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:39:47.292] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:39:48.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:39:55.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:39:57.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:39:59.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:40:02.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:40:04.424] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:40:06.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:40:08.971] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:40:11.244] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:40:16.525] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:40:18.798] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:40:21.071] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:40:23.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:40:25.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:40:27.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:40:30.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:40:32.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:40:35.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:40:37.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:40:39.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:40:42.093] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:40:44.366] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:40:46.639] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:40:48.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:40:52.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:40:58.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:41:00.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:41:03.077] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:41:05.350] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:41:07.624] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:41:09.897] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:41:12.170] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:41:14.444] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:41:16.717] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:41:18.990] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:41:21.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:41:23.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:41:25.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:41:28.084] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:41:30.357] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:41:32.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:41:34.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:41:36.613] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:41:38.886] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:41:41.159] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:41:43.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:41:45.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:41:47.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:41:50.253] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:41:52.611] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:41:55.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:41:57.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:41:59.532] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:42:01.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:42:04.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:42:08.013] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:42:10.476] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:42:13.199] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:42:25.551] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:42:37.982] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:42:53.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:43:05.699] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:43:18.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:43:30.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:43:42.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:43:45.060] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:43:47.333] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:43:49.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:43:51.880] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:43:54.154] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:43:56.427] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:43:58.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:44:00.973] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:44:02.492] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:44:04.766] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:44:07.039] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:44:09.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:44:11.585] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:44:13.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:44:16.130] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:44:18.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:44:20.487] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:44:22.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:44:25.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:44:27.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:44:29.580] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:44:31.853] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:44:34.126] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:44:37.918] <TB0>     INFO: TBM Phase Settings: 204
[15:44:37.918] <TB0>     INFO: 400MHz Phase: 3
[15:44:37.918] <TB0>     INFO: 160MHz Phase: 6
[15:44:37.918] <TB0>     INFO: Functional Phase Area: 4
[15:44:37.920] <TB0>     INFO: Test took 366382 ms.
[15:44:37.921] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:44:37.921] <TB0>     INFO:    ----------------------------------------------------------------------
[15:44:37.921] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[15:44:37.921] <TB0>     INFO:    ----------------------------------------------------------------------
[15:44:37.921] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:44:39.063] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:44:40.583] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:44:42.103] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:44:43.624] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:44:45.144] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:44:46.664] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:44:48.185] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:44:49.705] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:44:51.225] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:44:52.744] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:44:54.264] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:44:55.783] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:44:57.303] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:44:58.823] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:45:00.343] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:45:01.862] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:45:03.382] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:45:05.656] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:45:07.929] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:45:10.202] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:45:12.475] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:45:14.748] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:45:16.269] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:45:17.789] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:45:19.309] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:45:21.582] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:45:23.855] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:45:26.129] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:45:28.402] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:45:30.675] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:45:32.196] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:45:33.715] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:45:35.235] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:45:37.508] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:45:39.782] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:45:42.055] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:45:44.328] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:45:46.601] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:45:48.122] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:45:49.641] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:45:51.162] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:45:52.683] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:45:54.203] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:45:55.723] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:45:57.242] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:45:58.761] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:46:00.283] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:46:01.802] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:46:03.323] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:46:04.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:46:06.363] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:46:07.883] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:46:09.403] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:46:10.923] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:46:12.444] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:46:13.964] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:46:15.485] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:46:17.005] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:46:18.524] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:46:20.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:46:21.564] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:46:23.084] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:46:24.604] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:46:26.506] <TB0>     INFO: ROC Delay Settings: 219
[15:46:26.506] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[15:46:26.506] <TB0>     INFO: ROC Port 0 Delay: 3
[15:46:26.506] <TB0>     INFO: ROC Port 1 Delay: 3
[15:46:26.506] <TB0>     INFO: Functional ROC Area: 3
[15:46:26.509] <TB0>     INFO: Test took 108588 ms.
[15:46:26.509] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[15:46:26.509] <TB0>     INFO:    ----------------------------------------------------------------------
[15:46:26.509] <TB0>     INFO:    PixTestTiming::TimingTest()
[15:46:26.509] <TB0>     INFO:    ----------------------------------------------------------------------
[15:46:27.648] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 
[15:46:27.648] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[15:46:27.648] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[15:46:27.648] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:46:42.028] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:42.028] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:46:56.364] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:56.364] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:47:10.611] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:10.611] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:47:24.831] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:24.831] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:47:39.051] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:39.051] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:47:53.254] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:53.254] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:48:07.507] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:07.507] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:48:21.691] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:21.691] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:48:35.915] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:35.915] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:48:50.129] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:50.512] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:50.525] <TB0>     INFO: Decoding statistics:
[15:48:50.525] <TB0>     INFO:   General information:
[15:48:50.525] <TB0>     INFO: 	 16bit words read:         240000000
[15:48:50.525] <TB0>     INFO: 	 valid events total:       20000000
[15:48:50.525] <TB0>     INFO: 	 empty events:             20000000
[15:48:50.525] <TB0>     INFO: 	 valid events with pixels: 0
[15:48:50.525] <TB0>     INFO: 	 valid pixel hits:         0
[15:48:50.525] <TB0>     INFO:   Event errors: 	           0
[15:48:50.525] <TB0>     INFO: 	 start marker:             0
[15:48:50.525] <TB0>     INFO: 	 stop marker:              0
[15:48:50.525] <TB0>     INFO: 	 overflow:                 0
[15:48:50.525] <TB0>     INFO: 	 invalid 5bit words:       0
[15:48:50.525] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[15:48:50.525] <TB0>     INFO:   TBM errors: 		           0
[15:48:50.525] <TB0>     INFO: 	 flawed TBM headers:       0
[15:48:50.525] <TB0>     INFO: 	 flawed TBM trailers:      0
[15:48:50.525] <TB0>     INFO: 	 event ID mismatches:      0
[15:48:50.525] <TB0>     INFO:   ROC errors: 		           0
[15:48:50.525] <TB0>     INFO: 	 missing ROC header(s):    0
[15:48:50.525] <TB0>     INFO: 	 misplaced readback start: 0
[15:48:50.525] <TB0>     INFO:   Pixel decoding errors:	   0
[15:48:50.525] <TB0>     INFO: 	 pixel data incomplete:    0
[15:48:50.525] <TB0>     INFO: 	 pixel address:            0
[15:48:50.525] <TB0>     INFO: 	 pulse height fill bit:    0
[15:48:50.525] <TB0>     INFO: 	 buffer corruption:        0
[15:48:50.525] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:50.525] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:48:50.525] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:50.525] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:50.525] <TB0>     INFO:    Read back bit status: 1
[15:48:50.525] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:50.525] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:50.525] <TB0>     INFO:    Timings are good!
[15:48:50.525] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:50.525] <TB0>     INFO: Test took 144016 ms.
[15:48:50.525] <TB0>     INFO: PixTestTiming::TimingTest() done.
[15:48:50.526] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:48:50.526] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:48:50.526] <TB0>     INFO: PixTestTiming::doTest took 618991 ms.
[15:48:50.526] <TB0>     INFO: PixTestTiming::doTest() done
[15:48:50.526] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:48:50.526] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[15:48:50.526] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[15:48:50.526] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[15:48:50.526] <TB0>     INFO: Write out ROCDelayScan3_V0
[15:48:50.527] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:48:50.527] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:48:50.878] <TB0>     INFO: ######################################################################
[15:48:50.878] <TB0>     INFO: PixTestAlive::doTest()
[15:48:50.878] <TB0>     INFO: ######################################################################
[15:48:50.881] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:50.881] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:48:50.881] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:50.882] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:48:51.227] <TB0>     INFO: Expecting 41600 events.
[15:48:55.322] <TB0>     INFO: 41600 events read in total (3380ms).
[15:48:55.323] <TB0>     INFO: Test took 4441ms.
[15:48:55.331] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:55.331] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:48:55.331] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:48:55.707] <TB0>     INFO: PixTestAlive::aliveTest() done
[15:48:55.707] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
[15:48:55.707] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
[15:48:55.710] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:55.710] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:48:55.710] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:55.712] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:48:56.056] <TB0>     INFO: Expecting 41600 events.
[15:48:59.017] <TB0>     INFO: 41600 events read in total (2247ms).
[15:48:59.017] <TB0>     INFO: Test took 3305ms.
[15:48:59.017] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:59.017] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:48:59.017] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:48:59.017] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:48:59.427] <TB0>     INFO: PixTestAlive::maskTest() done
[15:48:59.428] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:48:59.431] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:59.431] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:48:59.431] <TB0>     INFO:    ----------------------------------------------------------------------
[15:48:59.433] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:48:59.780] <TB0>     INFO: Expecting 41600 events.
[15:49:03.873] <TB0>     INFO: 41600 events read in total (3378ms).
[15:49:03.874] <TB0>     INFO: Test took 4441ms.
[15:49:03.882] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:03.882] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:49:03.882] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:49:04.256] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[15:49:04.256] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:49:04.256] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:49:04.256] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:49:04.264] <TB0>     INFO: ######################################################################
[15:49:04.264] <TB0>     INFO: PixTestTrim::doTest()
[15:49:04.264] <TB0>     INFO: ######################################################################
[15:49:04.267] <TB0>     INFO:    ----------------------------------------------------------------------
[15:49:04.267] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:49:04.267] <TB0>     INFO:    ----------------------------------------------------------------------
[15:49:04.347] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:49:04.347] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:49:04.360] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:49:04.360] <TB0>     INFO:     run 1 of 1
[15:49:04.360] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:04.703] <TB0>     INFO: Expecting 5025280 events.
[15:49:49.957] <TB0>     INFO: 1413952 events read in total (44539ms).
[15:50:34.532] <TB0>     INFO: 2812832 events read in total (89114ms).
[15:51:20.050] <TB0>     INFO: 4220512 events read in total (134633ms).
[15:51:45.608] <TB0>     INFO: 5025280 events read in total (160190ms).
[15:51:45.647] <TB0>     INFO: Test took 161287ms.
[15:51:45.708] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:45.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:47.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:48.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:51:49.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:51.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:52.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:53.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:55.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:56.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:57.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:59.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:00.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:02.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:03.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:04.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:06.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:07.694] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240447488
[15:52:07.697] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.3145 minThrLimit = 84.2937 minThrNLimit = 108.127 -> result = 84.3145 -> 84
[15:52:07.698] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.388 minThrLimit = 96.3846 minThrNLimit = 115.264 -> result = 96.388 -> 96
[15:52:07.698] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2132 minThrLimit = 89.0995 minThrNLimit = 113.051 -> result = 89.2132 -> 89
[15:52:07.699] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 73.1929 minThrLimit = 73.181 minThrNLimit = 94.8619 -> result = 73.1929 -> 73
[15:52:07.699] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.983 minThrLimit = 105.713 minThrNLimit = 131.401 -> result = 105.983 -> 105
[15:52:07.699] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1308 minThrLimit = 88.1008 minThrNLimit = 107.7 -> result = 88.1308 -> 88
[15:52:07.700] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.574 minThrLimit = 85.5701 minThrNLimit = 105.407 -> result = 85.574 -> 85
[15:52:07.700] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3601 minThrLimit = 95.3551 minThrNLimit = 118.439 -> result = 95.3601 -> 95
[15:52:07.700] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.297 minThrLimit = 91.2851 minThrNLimit = 113.037 -> result = 91.297 -> 91
[15:52:07.701] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9578 minThrLimit = 82.955 minThrNLimit = 102.672 -> result = 82.9578 -> 82
[15:52:07.701] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6567 minThrLimit = 87.5244 minThrNLimit = 107.383 -> result = 87.6567 -> 87
[15:52:07.702] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0281 minThrLimit = 93.0119 minThrNLimit = 119.208 -> result = 93.0281 -> 93
[15:52:07.702] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.015 minThrLimit = 104.008 minThrNLimit = 128.387 -> result = 104.015 -> 104
[15:52:07.702] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.315 minThrLimit = 100.309 minThrNLimit = 125.656 -> result = 100.315 -> 100
[15:52:07.703] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6878 minThrLimit = 95.681 minThrNLimit = 115.564 -> result = 95.6878 -> 95
[15:52:07.703] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8795 minThrLimit = 92.8618 minThrNLimit = 113.444 -> result = 92.8795 -> 92
[15:52:07.703] <TB0>     INFO: ROC 0 VthrComp = 84
[15:52:07.703] <TB0>     INFO: ROC 1 VthrComp = 96
[15:52:07.703] <TB0>     INFO: ROC 2 VthrComp = 89
[15:52:07.703] <TB0>     INFO: ROC 3 VthrComp = 73
[15:52:07.704] <TB0>     INFO: ROC 4 VthrComp = 105
[15:52:07.704] <TB0>     INFO: ROC 5 VthrComp = 88
[15:52:07.704] <TB0>     INFO: ROC 6 VthrComp = 85
[15:52:07.704] <TB0>     INFO: ROC 7 VthrComp = 95
[15:52:07.704] <TB0>     INFO: ROC 8 VthrComp = 91
[15:52:07.704] <TB0>     INFO: ROC 9 VthrComp = 82
[15:52:07.705] <TB0>     INFO: ROC 10 VthrComp = 87
[15:52:07.705] <TB0>     INFO: ROC 11 VthrComp = 93
[15:52:07.705] <TB0>     INFO: ROC 12 VthrComp = 104
[15:52:07.705] <TB0>     INFO: ROC 13 VthrComp = 100
[15:52:07.706] <TB0>     INFO: ROC 14 VthrComp = 95
[15:52:07.706] <TB0>     INFO: ROC 15 VthrComp = 92
[15:52:07.706] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:52:07.706] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:52:07.717] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:52:07.717] <TB0>     INFO:     run 1 of 1
[15:52:07.717] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:08.059] <TB0>     INFO: Expecting 5025280 events.
[15:52:44.195] <TB0>     INFO: 886816 events read in total (35421ms).
[15:53:19.450] <TB0>     INFO: 1772472 events read in total (70677ms).
[15:53:54.508] <TB0>     INFO: 2657408 events read in total (105734ms).
[15:54:28.671] <TB0>     INFO: 3533960 events read in total (139897ms).
[15:55:03.978] <TB0>     INFO: 4406736 events read in total (175204ms).
[15:55:29.196] <TB0>     INFO: 5025280 events read in total (200422ms).
[15:55:29.265] <TB0>     INFO: Test took 201548ms.
[15:55:29.440] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:29.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:31.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:32.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:34.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:36.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:37.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:39.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:40.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:42.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:44.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:45.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:47.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:48.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:50.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:51.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:53.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:55.269] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311263232
[15:55:55.272] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.5489 for pixel 2/79 mean/min/max = 44.8859/32.098/57.6738
[15:55:55.273] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.4599 for pixel 51/8 mean/min/max = 44.7297/32.9081/56.5513
[15:55:55.273] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.0667 for pixel 1/3 mean/min/max = 45.224/33.3782/57.0698
[15:55:55.273] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.5254 for pixel 20/1 mean/min/max = 47.2565/33.9304/60.5827
[15:55:55.273] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 64.7494 for pixel 32/1 mean/min/max = 49.4906/34.1175/64.8637
[15:55:55.274] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.5542 for pixel 9/3 mean/min/max = 45.3146/33.9899/56.6394
[15:55:55.274] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.887 for pixel 18/1 mean/min/max = 44.7852/32.6508/56.9195
[15:55:55.274] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.668 for pixel 3/16 mean/min/max = 44.0037/33.2819/54.7256
[15:55:55.275] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.3502 for pixel 0/5 mean/min/max = 45.6527/33.9388/57.3665
[15:55:55.275] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.6136 for pixel 51/7 mean/min/max = 45.9298/33.2038/58.6558
[15:55:55.275] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.5301 for pixel 48/5 mean/min/max = 45.0561/32.5437/57.5684
[15:55:55.276] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.2344 for pixel 7/79 mean/min/max = 44.1839/33.0688/55.299
[15:55:55.276] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.4502 for pixel 0/17 mean/min/max = 46.1904/33.7995/58.5813
[15:55:55.276] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.4428 for pixel 51/76 mean/min/max = 43.2815/31.9032/54.6599
[15:55:55.276] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.4253 for pixel 9/2 mean/min/max = 46.7317/31.6558/61.8076
[15:55:55.277] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.6801 for pixel 6/11 mean/min/max = 46.6616/33.5821/59.7411
[15:55:55.277] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:55:55.409] <TB0>     INFO: Expecting 411648 events.
[15:56:03.095] <TB0>     INFO: 411648 events read in total (6968ms).
[15:56:03.100] <TB0>     INFO: Expecting 411648 events.
[15:56:10.638] <TB0>     INFO: 411648 events read in total (6868ms).
[15:56:10.646] <TB0>     INFO: Expecting 411648 events.
[15:56:18.250] <TB0>     INFO: 411648 events read in total (6932ms).
[15:56:18.260] <TB0>     INFO: Expecting 411648 events.
[15:56:25.880] <TB0>     INFO: 411648 events read in total (6959ms).
[15:56:25.893] <TB0>     INFO: Expecting 411648 events.
[15:56:33.576] <TB0>     INFO: 411648 events read in total (7027ms).
[15:56:33.591] <TB0>     INFO: Expecting 411648 events.
[15:56:41.050] <TB0>     INFO: 411648 events read in total (6805ms).
[15:56:41.068] <TB0>     INFO: Expecting 411648 events.
[15:56:48.616] <TB0>     INFO: 411648 events read in total (6896ms).
[15:56:48.635] <TB0>     INFO: Expecting 411648 events.
[15:56:56.216] <TB0>     INFO: 411648 events read in total (6929ms).
[15:56:56.240] <TB0>     INFO: Expecting 411648 events.
[15:57:03.904] <TB0>     INFO: 411648 events read in total (7022ms).
[15:57:03.928] <TB0>     INFO: Expecting 411648 events.
[15:57:11.631] <TB0>     INFO: 411648 events read in total (7057ms).
[15:57:11.659] <TB0>     INFO: Expecting 411648 events.
[15:57:19.231] <TB0>     INFO: 411648 events read in total (6934ms).
[15:57:19.261] <TB0>     INFO: Expecting 411648 events.
[15:57:26.803] <TB0>     INFO: 411648 events read in total (6899ms).
[15:57:26.835] <TB0>     INFO: Expecting 411648 events.
[15:57:34.461] <TB0>     INFO: 411648 events read in total (6982ms).
[15:57:34.495] <TB0>     INFO: Expecting 411648 events.
[15:57:42.170] <TB0>     INFO: 411648 events read in total (7040ms).
[15:57:42.206] <TB0>     INFO: Expecting 411648 events.
[15:57:49.774] <TB0>     INFO: 411648 events read in total (6930ms).
[15:57:49.813] <TB0>     INFO: Expecting 411648 events.
[15:57:57.370] <TB0>     INFO: 411648 events read in total (6926ms).
[15:57:57.412] <TB0>     INFO: Test took 122135ms.
[15:57:57.913] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5468 < 35 for itrim = 91; old thr = 33.8063 ... break
[15:57:57.941] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3542 < 35 for itrim+1 = 86; old thr = 34.6954 ... break
[15:57:57.975] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2739 < 35 for itrim = 98; old thr = 32.937 ... break
[15:57:58.009] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0261 < 35 for itrim = 100; old thr = 34.433 ... break
[15:57:58.041] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4884 < 35 for itrim+1 = 120; old thr = 34.6374 ... break
[15:57:58.074] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3906 < 35 for itrim+1 = 91; old thr = 34.7883 ... break
[15:57:58.110] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1137 < 35 for itrim = 101; old thr = 34.7246 ... break
[15:57:58.148] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1109 < 35 for itrim = 101; old thr = 33.6321 ... break
[15:57:58.176] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3335 < 35 for itrim = 91; old thr = 34.4329 ... break
[15:57:58.210] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.479 < 35 for itrim+1 = 100; old thr = 34.6331 ... break
[15:57:58.246] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4595 < 35 for itrim+1 = 96; old thr = 34.7975 ... break
[15:57:58.277] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0088 < 35 for itrim = 90; old thr = 34.8761 ... break
[15:57:58.312] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5323 < 35 for itrim = 110; old thr = 34.4033 ... break
[15:57:58.344] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8084 < 35 for itrim = 87; old thr = 33.9033 ... break
[15:57:58.370] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0652 < 35 for itrim = 111; old thr = 34.238 ... break
[15:57:58.400] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.497 < 35 for itrim = 106; old thr = 34.1542 ... break
[15:57:58.476] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:57:58.486] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:57:58.486] <TB0>     INFO:     run 1 of 1
[15:57:58.486] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:57:58.829] <TB0>     INFO: Expecting 5025280 events.
[15:58:33.793] <TB0>     INFO: 870672 events read in total (34249ms).
[15:59:08.944] <TB0>     INFO: 1740624 events read in total (69400ms).
[15:59:47.543] <TB0>     INFO: 2611528 events read in total (107999ms).
[16:00:24.386] <TB0>     INFO: 3472472 events read in total (144842ms).
[16:00:59.517] <TB0>     INFO: 4329536 events read in total (179973ms).
[16:01:27.703] <TB0>     INFO: 5025280 events read in total (208159ms).
[16:01:27.818] <TB0>     INFO: Test took 209333ms.
[16:01:28.161] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:36.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:01:38.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:01:40.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:01:41.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:01:43.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:01:44.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:01:46.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:01:47.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:01:49.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:01:50.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:01:52.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:01:54.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:01:55.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:01:57.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:01:58.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:00.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:02.058] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 213282816
[16:02:02.060] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.050135 .. 55.575322
[16:02:02.191] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 65 (-1/-1) hits flags = 528 (plus default)
[16:02:02.202] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:02:02.202] <TB0>     INFO:     run 1 of 1
[16:02:02.202] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:02.550] <TB0>     INFO: Expecting 1996800 events.
[16:02:42.270] <TB0>     INFO: 1077416 events read in total (39005ms).
[16:03:15.750] <TB0>     INFO: 1996800 events read in total (72485ms).
[16:03:15.776] <TB0>     INFO: Test took 73574ms.
[16:03:15.823] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:03:15.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:03:16.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:03:18.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:03:19.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:03:20.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:03:21.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:03:22.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:03:23.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:03:24.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:03:25.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:03:26.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:03:27.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:03:28.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:03:29.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:03:31.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:03:32.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:03:33.175] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 169046016
[16:03:33.269] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.128151 .. 46.231252
[16:03:33.344] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[16:03:33.354] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:03:33.354] <TB0>     INFO:     run 1 of 1
[16:03:33.354] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:03:33.696] <TB0>     INFO: Expecting 1597440 events.
[16:04:13.266] <TB0>     INFO: 1121608 events read in total (38855ms).
[16:04:30.257] <TB0>     INFO: 1597440 events read in total (55846ms).
[16:04:30.275] <TB0>     INFO: Test took 56921ms.
[16:04:30.310] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:04:30.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:04:31.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:32.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:04:33.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:04:34.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:04:35.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:04:36.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:04:37.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:04:38.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:04:39.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:04:40.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:04:41.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:04:42.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:04:42.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:43.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:44.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:45.912] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 206127104
[16:04:45.993] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.845576 .. 42.073282
[16:04:46.069] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:04:46.078] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:04:46.078] <TB0>     INFO:     run 1 of 1
[16:04:46.079] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:04:46.421] <TB0>     INFO: Expecting 1331200 events.
[16:05:27.797] <TB0>     INFO: 1134408 events read in total (40661ms).
[16:05:35.030] <TB0>     INFO: 1331200 events read in total (47894ms).
[16:05:35.042] <TB0>     INFO: Test took 48963ms.
[16:05:35.072] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:35.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:05:36.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:05:37.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:05:37.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:05:38.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:05:39.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:05:40.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:05:41.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:05:42.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:05:43.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:05:44.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:05:45.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:05:46.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:05:47.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:05:48.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:05:49.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:05:50.160] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277561344
[16:05:50.240] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.420761 .. 42.073282
[16:05:50.314] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:05:50.324] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:05:50.324] <TB0>     INFO:     run 1 of 1
[16:05:50.324] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:05:50.666] <TB0>     INFO: Expecting 1231360 events.
[16:06:29.652] <TB0>     INFO: 1103792 events read in total (38271ms).
[16:06:34.546] <TB0>     INFO: 1231360 events read in total (43165ms).
[16:06:34.556] <TB0>     INFO: Test took 44232ms.
[16:06:34.584] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:34.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:35.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:36.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:37.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:38.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:39.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:40.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:06:41.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:06:42.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:06:43.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:06:43.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:06:44.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:06:45.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:06:46.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:06:47.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:06:48.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:06:49.607] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286429184
[16:06:49.689] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:06:49.689] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:06:49.699] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:06:49.699] <TB0>     INFO:     run 1 of 1
[16:06:49.699] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:06:50.042] <TB0>     INFO: Expecting 1364480 events.
[16:07:30.555] <TB0>     INFO: 1076720 events read in total (39798ms).
[16:07:41.390] <TB0>     INFO: 1364480 events read in total (50633ms).
[16:07:41.403] <TB0>     INFO: Test took 51704ms.
[16:07:41.435] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:07:41.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:07:42.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:07:43.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:07:44.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:07:45.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:07:46.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:07:47.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:07:48.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:07:49.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:07:50.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:07:51.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:07:52.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:07:53.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:07:54.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:07:55.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:07:56.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:07:57.350] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294363136
[16:07:57.400] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C0.dat
[16:07:57.400] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C1.dat
[16:07:57.400] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C2.dat
[16:07:57.400] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C3.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C4.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C5.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C6.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C7.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C8.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C9.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C10.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C11.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C12.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C13.dat
[16:07:57.401] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C14.dat
[16:07:57.402] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C15.dat
[16:07:57.402] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C0.dat
[16:07:57.409] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C1.dat
[16:07:57.416] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C2.dat
[16:07:57.422] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C3.dat
[16:07:57.429] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C4.dat
[16:07:57.436] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C5.dat
[16:07:57.443] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C6.dat
[16:07:57.450] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C7.dat
[16:07:57.457] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C8.dat
[16:07:57.463] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C9.dat
[16:07:57.470] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C10.dat
[16:07:57.477] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C11.dat
[16:07:57.484] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C12.dat
[16:07:57.490] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C13.dat
[16:07:57.497] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C14.dat
[16:07:57.504] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//trimParameters35_C15.dat
[16:07:57.511] <TB0>     INFO: PixTestTrim::trimTest() done
[16:07:57.511] <TB0>     INFO: vtrim:      91  86  98 100 120  91 101 101  91 100  96  90 110  87 111 106 
[16:07:57.511] <TB0>     INFO: vthrcomp:   84  96  89  73 105  88  85  95  91  82  87  93 104 100  95  92 
[16:07:57.511] <TB0>     INFO: vcal mean:  35.03  35.08  35.02  35.02  35.04  35.01  35.01  35.01  35.02  35.02  35.05  35.02  35.00  34.99  34.99  35.04 
[16:07:57.511] <TB0>     INFO: vcal RMS:    0.80   0.82   0.79   0.98   0.89   0.81   0.82   0.78   0.77   0.81   0.78   0.76   0.81   0.80   0.89   0.87 
[16:07:57.511] <TB0>     INFO: bits mean:   9.35   9.32   9.46   9.09   8.38   9.38   9.87   9.99   8.93   8.95   9.36   9.74   8.84  10.18   9.33   9.26 
[16:07:57.511] <TB0>     INFO: bits RMS:    2.81   2.73   2.57   2.54   2.58   2.51   2.54   2.41   2.69   2.86   2.74   2.51   2.69   2.57   2.71   2.58 
[16:07:57.634] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:57.634] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:07:57.634] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:57.668] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:07:57.668] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:07:57.678] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:07:57.678] <TB0>     INFO:     run 1 of 1
[16:07:57.679] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:07:58.021] <TB0>     INFO: Expecting 4160000 events.
[16:08:44.391] <TB0>     INFO: 1132375 events read in total (45655ms).
[16:09:30.280] <TB0>     INFO: 2256045 events read in total (91544ms).
[16:10:13.867] <TB0>     INFO: 3367765 events read in total (135132ms).
[16:10:46.254] <TB0>     INFO: 4160000 events read in total (167518ms).
[16:10:46.306] <TB0>     INFO: Test took 168627ms.
[16:10:46.429] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:10:46.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:10:48.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:10:50.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:10:52.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:10:54.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:10:56.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:10:57.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:10:59.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:11:01.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:11:03.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:11:05.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:11:07.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:11:09.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:11:11.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:11:13.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:11:15.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:11:16.932] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268005376
[16:11:16.933] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:11:17.006] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:11:17.006] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[16:11:17.017] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:11:17.017] <TB0>     INFO:     run 1 of 1
[16:11:17.017] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:11:17.359] <TB0>     INFO: Expecting 3598400 events.
[16:12:05.111] <TB0>     INFO: 1167580 events read in total (47037ms).
[16:12:51.709] <TB0>     INFO: 2320780 events read in total (93635ms).
[16:13:36.315] <TB0>     INFO: 3464035 events read in total (138241ms).
[16:13:42.092] <TB0>     INFO: 3598400 events read in total (144018ms).
[16:13:42.132] <TB0>     INFO: Test took 145115ms.
[16:13:42.232] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:42.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:13:44.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:13:45.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:13:47.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:13:49.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:13:51.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:13:52.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:13:54.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:13:56.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:13:58.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:13:59.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:14:01.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:14:03.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:14:05.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:14:07.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:14:08.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:14:10.502] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327471104
[16:14:10.503] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:14:10.577] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:14:10.577] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:14:10.586] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:14:10.587] <TB0>     INFO:     run 1 of 1
[16:14:10.587] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:14:10.930] <TB0>     INFO: Expecting 3348800 events.
[16:14:59.433] <TB0>     INFO: 1215780 events read in total (47788ms).
[16:15:46.693] <TB0>     INFO: 2411720 events read in total (95048ms).
[16:16:22.133] <TB0>     INFO: 3348800 events read in total (130488ms).
[16:16:22.175] <TB0>     INFO: Test took 131588ms.
[16:16:22.262] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:22.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:16:24.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:16:25.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:16:27.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:16:29.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:16:30.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:16:32.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:16:34.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:16:35.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:16:37.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:16:39.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:16:40.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:16:42.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:16:44.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:16:45.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:16:47.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:16:49.037] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365584384
[16:16:49.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:16:49.111] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:16:49.111] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[16:16:49.121] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:16:49.121] <TB0>     INFO:     run 1 of 1
[16:16:49.121] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:16:49.464] <TB0>     INFO: Expecting 3369600 events.
[16:17:38.393] <TB0>     INFO: 1211015 events read in total (48214ms).
[16:18:24.875] <TB0>     INFO: 2402910 events read in total (94696ms).
[16:19:01.561] <TB0>     INFO: 3369600 events read in total (131382ms).
[16:19:01.606] <TB0>     INFO: Test took 132485ms.
[16:19:01.691] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:01.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:19:03.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:19:05.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:19:06.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:19:08.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:19:10.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:19:11.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:19:13.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:19:15.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:19:16.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:19:18.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:19:20.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:19:22.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:19:23.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:19:25.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:19:27.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:19:28.721] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365801472
[16:19:28.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:19:28.795] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:19:28.795] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:19:28.804] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:19:28.804] <TB0>     INFO:     run 1 of 1
[16:19:28.804] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:19:29.147] <TB0>     INFO: Expecting 3348800 events.
[16:20:17.970] <TB0>     INFO: 1214730 events read in total (48109ms).
[16:21:05.674] <TB0>     INFO: 2410015 events read in total (95813ms).
[16:21:41.883] <TB0>     INFO: 3348800 events read in total (132022ms).
[16:21:41.923] <TB0>     INFO: Test took 133118ms.
[16:21:42.010] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:21:42.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:21:43.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:21:45.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:21:47.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:21:48.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:21:50.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:21:52.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:21:54.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:21:55.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:21:57.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:21:59.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:22:00.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:22:02.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:22:04.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:22:05.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:22:07.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:22:09.134] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365801472
[16:22:09.135] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.12994, thr difference RMS: 1.29689
[16:22:09.135] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.51387, thr difference RMS: 1.73589
[16:22:09.135] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.06556, thr difference RMS: 1.35931
[16:22:09.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.08078, thr difference RMS: 1.32315
[16:22:09.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.4869, thr difference RMS: 1.42055
[16:22:09.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.07193, thr difference RMS: 1.57642
[16:22:09.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.96814, thr difference RMS: 1.36849
[16:22:09.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.92055, thr difference RMS: 1.60122
[16:22:09.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.38221, thr difference RMS: 1.60024
[16:22:09.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.94764, thr difference RMS: 1.26975
[16:22:09.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.11445, thr difference RMS: 1.42395
[16:22:09.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.14996, thr difference RMS: 1.42378
[16:22:09.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.4862, thr difference RMS: 1.18786
[16:22:09.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.7163, thr difference RMS: 1.69315
[16:22:09.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.9867, thr difference RMS: 1.46297
[16:22:09.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.32364, thr difference RMS: 1.82046
[16:22:09.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.12948, thr difference RMS: 1.29841
[16:22:09.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.52798, thr difference RMS: 1.7406
[16:22:09.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.08151, thr difference RMS: 1.32188
[16:22:09.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.13925, thr difference RMS: 1.33497
[16:22:09.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.3828, thr difference RMS: 1.41119
[16:22:09.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.01366, thr difference RMS: 1.55196
[16:22:09.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.84238, thr difference RMS: 1.36066
[16:22:09.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.87804, thr difference RMS: 1.599
[16:22:09.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.4243, thr difference RMS: 1.57689
[16:22:09.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.82829, thr difference RMS: 1.25903
[16:22:09.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.0002, thr difference RMS: 1.40466
[16:22:09.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.24088, thr difference RMS: 1.43942
[16:22:09.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.4053, thr difference RMS: 1.20453
[16:22:09.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.70627, thr difference RMS: 1.67405
[16:22:09.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.97477, thr difference RMS: 1.49007
[16:22:09.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.28169, thr difference RMS: 1.82347
[16:22:09.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.17646, thr difference RMS: 1.31369
[16:22:09.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.69227, thr difference RMS: 1.73438
[16:22:09.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.21622, thr difference RMS: 1.30961
[16:22:09.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.18999, thr difference RMS: 1.33558
[16:22:09.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.2928, thr difference RMS: 1.41957
[16:22:09.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.071, thr difference RMS: 1.54769
[16:22:09.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.85678, thr difference RMS: 1.35723
[16:22:09.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.92053, thr difference RMS: 1.59638
[16:22:09.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.51085, thr difference RMS: 1.57517
[16:22:09.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.80451, thr difference RMS: 1.26652
[16:22:09.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.01686, thr difference RMS: 1.39795
[16:22:09.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.37097, thr difference RMS: 1.42207
[16:22:09.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.5013, thr difference RMS: 1.19306
[16:22:09.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.71874, thr difference RMS: 1.69572
[16:22:09.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.0258, thr difference RMS: 1.48171
[16:22:09.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.40656, thr difference RMS: 1.8121
[16:22:09.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.3138, thr difference RMS: 1.27507
[16:22:09.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.81984, thr difference RMS: 1.76014
[16:22:09.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.44733, thr difference RMS: 1.29308
[16:22:09.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.19602, thr difference RMS: 1.34506
[16:22:09.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.2212, thr difference RMS: 1.41115
[16:22:09.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.14812, thr difference RMS: 1.53989
[16:22:09.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.7693, thr difference RMS: 1.36341
[16:22:09.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.00515, thr difference RMS: 1.59867
[16:22:09.146] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.67144, thr difference RMS: 1.58068
[16:22:09.146] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.82141, thr difference RMS: 1.26321
[16:22:09.146] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.99526, thr difference RMS: 1.38353
[16:22:09.146] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.49445, thr difference RMS: 1.39087
[16:22:09.146] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.5511, thr difference RMS: 1.18268
[16:22:09.146] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.81035, thr difference RMS: 1.6829
[16:22:09.147] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.1118, thr difference RMS: 1.49399
[16:22:09.147] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.51432, thr difference RMS: 1.81743
[16:22:09.248] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[16:22:09.250] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1984 seconds
[16:22:09.250] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:22:10.231] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:22:10.232] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:22:10.394] <TB0>     INFO: ######################################################################
[16:22:10.394] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[16:22:10.394] <TB0>     INFO: ######################################################################
[16:22:10.394] <TB0>     INFO:    ----------------------------------------------------------------------
[16:22:10.394] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:22:10.394] <TB0>     INFO:    ----------------------------------------------------------------------
[16:22:10.395] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:22:10.427] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:22:10.427] <TB0>     INFO:     run 1 of 1
[16:22:10.427] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:22:10.771] <TB0>     INFO: Expecting 59072000 events.
[16:22:39.923] <TB0>     INFO: 1072800 events read in total (28437ms).
[16:23:08.666] <TB0>     INFO: 2141000 events read in total (57180ms).
[16:23:36.935] <TB0>     INFO: 3210400 events read in total (85449ms).
[16:24:05.472] <TB0>     INFO: 4283000 events read in total (113986ms).
[16:24:32.216] <TB0>     INFO: 5351600 events read in total (140730ms).
[16:25:00.093] <TB0>     INFO: 6422000 events read in total (168607ms).
[16:25:28.496] <TB0>     INFO: 7492400 events read in total (197010ms).
[16:25:56.945] <TB0>     INFO: 8561800 events read in total (225459ms).
[16:26:25.337] <TB0>     INFO: 9634200 events read in total (253851ms).
[16:26:53.735] <TB0>     INFO: 10703200 events read in total (282249ms).
[16:27:22.180] <TB0>     INFO: 11771600 events read in total (310694ms).
[16:27:50.661] <TB0>     INFO: 12844400 events read in total (339175ms).
[16:28:19.093] <TB0>     INFO: 13913200 events read in total (367607ms).
[16:28:47.545] <TB0>     INFO: 14983600 events read in total (396059ms).
[16:29:15.991] <TB0>     INFO: 16055000 events read in total (424505ms).
[16:29:44.476] <TB0>     INFO: 17123600 events read in total (452990ms).
[16:30:12.773] <TB0>     INFO: 18195000 events read in total (481287ms).
[16:30:40.788] <TB0>     INFO: 19265400 events read in total (509302ms).
[16:31:09.171] <TB0>     INFO: 20334400 events read in total (537685ms).
[16:31:37.482] <TB0>     INFO: 21407600 events read in total (565996ms).
[16:32:05.797] <TB0>     INFO: 22476600 events read in total (594311ms).
[16:32:34.190] <TB0>     INFO: 23547400 events read in total (622704ms).
[16:33:02.211] <TB0>     INFO: 24617600 events read in total (650725ms).
[16:33:30.253] <TB0>     INFO: 25686800 events read in total (678767ms).
[16:33:58.484] <TB0>     INFO: 26759200 events read in total (706998ms).
[16:34:26.652] <TB0>     INFO: 27828200 events read in total (735166ms).
[16:34:54.766] <TB0>     INFO: 28896800 events read in total (763280ms).
[16:35:23.006] <TB0>     INFO: 29969600 events read in total (791520ms).
[16:35:51.381] <TB0>     INFO: 31038000 events read in total (819895ms).
[16:36:19.442] <TB0>     INFO: 32107400 events read in total (847956ms).
[16:36:47.595] <TB0>     INFO: 33179400 events read in total (876109ms).
[16:37:15.713] <TB0>     INFO: 34248000 events read in total (904227ms).
[16:37:43.959] <TB0>     INFO: 35317600 events read in total (932473ms).
[16:38:12.390] <TB0>     INFO: 36389200 events read in total (960904ms).
[16:38:40.604] <TB0>     INFO: 37457800 events read in total (989118ms).
[16:39:08.889] <TB0>     INFO: 38527800 events read in total (1017403ms).
[16:39:37.202] <TB0>     INFO: 39598400 events read in total (1045716ms).
[16:40:05.454] <TB0>     INFO: 40666800 events read in total (1073968ms).
[16:40:33.740] <TB0>     INFO: 41736800 events read in total (1102255ms).
[16:41:02.036] <TB0>     INFO: 42807400 events read in total (1130550ms).
[16:41:30.238] <TB0>     INFO: 43875400 events read in total (1158752ms).
[16:41:58.566] <TB0>     INFO: 44945000 events read in total (1187080ms).
[16:42:26.881] <TB0>     INFO: 46016600 events read in total (1215395ms).
[16:42:55.227] <TB0>     INFO: 47085200 events read in total (1243741ms).
[16:43:23.458] <TB0>     INFO: 48154600 events read in total (1271972ms).
[16:43:51.819] <TB0>     INFO: 49225800 events read in total (1300333ms).
[16:44:20.131] <TB0>     INFO: 50294000 events read in total (1328645ms).
[16:44:48.467] <TB0>     INFO: 51363800 events read in total (1356981ms).
[16:45:16.848] <TB0>     INFO: 52434600 events read in total (1385362ms).
[16:45:45.206] <TB0>     INFO: 53503000 events read in total (1413720ms).
[16:46:13.624] <TB0>     INFO: 54571600 events read in total (1442138ms).
[16:46:42.110] <TB0>     INFO: 55643000 events read in total (1470624ms).
[16:47:10.528] <TB0>     INFO: 56711400 events read in total (1499042ms).
[16:47:38.960] <TB0>     INFO: 57779600 events read in total (1527474ms).
[16:48:07.461] <TB0>     INFO: 58852000 events read in total (1555975ms).
[16:48:13.600] <TB0>     INFO: 59072000 events read in total (1562115ms).
[16:48:13.620] <TB0>     INFO: Test took 1563193ms.
[16:48:13.676] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:13.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:48:13.806] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:14.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:48:14.978] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:16.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:48:16.179] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:17.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:48:17.365] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:18.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:48:18.549] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:19.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:48:19.724] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:20.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:48:20.892] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:22.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:48:22.039] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:23.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:48:23.208] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:24.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:48:24.362] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:25.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:48:25.538] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:26.726] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:48:26.726] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:27.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:27.897] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:29.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:29.074] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:30.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:30.235] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:31.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:31.406] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:48:32.572] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446308352
[16:48:32.601] <TB0>     INFO: PixTestScurves::scurves() done 
[16:48:32.601] <TB0>     INFO: Vcal mean:  35.07  35.17  35.15  35.10  35.13  35.10  35.20  35.08  35.08  35.12  35.08  35.06  35.07  35.10  35.09  35.15 
[16:48:32.601] <TB0>     INFO: Vcal RMS:    0.67   0.68   0.65   0.88   0.77   0.68   0.69   0.65   0.62   0.68   0.65   0.64   0.68   0.67   0.77   0.74 
[16:48:32.601] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:48:32.699] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:48:32.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:48:32.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:48:32.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:48:32.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:48:32.699] <TB0>     INFO: ######################################################################
[16:48:32.699] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:48:32.699] <TB0>     INFO: ######################################################################
[16:48:32.702] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:48:33.047] <TB0>     INFO: Expecting 41600 events.
[16:48:37.125] <TB0>     INFO: 41600 events read in total (3360ms).
[16:48:37.125] <TB0>     INFO: Test took 4423ms.
[16:48:37.133] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:37.133] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:48:37.133] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:48:37.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 13, 70] has eff 0/10
[16:48:37.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 13, 70]
[16:48:37.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:48:37.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:48:37.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:48:37.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:48:37.479] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:48:37.824] <TB0>     INFO: Expecting 41600 events.
[16:48:41.969] <TB0>     INFO: 41600 events read in total (3430ms).
[16:48:41.969] <TB0>     INFO: Test took 4490ms.
[16:48:41.977] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:41.977] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:48:41.977] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:48:42.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.246
[16:48:42.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 174
[16:48:42.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.945
[16:48:42.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:48:42.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.469
[16:48:42.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 185
[16:48:42.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.562
[16:48:42.019] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.191
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.367
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.39
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 164
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.366
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 181
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.246
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 178
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.052
[16:48:42.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 173
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.449
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.887
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.51
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.898
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.67
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 181
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.34
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:48:42.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:48:42.022] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:48:42.068] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:48:42.413] <TB0>     INFO: Expecting 41600 events.
[16:48:46.548] <TB0>     INFO: 41600 events read in total (3420ms).
[16:48:46.549] <TB0>     INFO: Test took 4481ms.
[16:48:46.557] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:46.557] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:48:46.557] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:48:46.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:48:46.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 6
[16:48:46.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7322
[16:48:46.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[16:48:46.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9934
[16:48:46.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,67] phvalue 68
[16:48:46.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9787
[16:48:46.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 79
[16:48:46.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4677
[16:48:46.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.6216
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 57
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6447
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.3044
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 55
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5457
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3178
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 71
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8363
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 67
[16:48:46.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.469
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 77
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9005
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 71
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0802
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 61
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5162
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 74
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7167
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0491
[16:48:46.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,60] phvalue 62
[16:48:46.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[16:48:46.970] <TB0>     INFO: Expecting 2560 events.
[16:48:47.928] <TB0>     INFO: 2560 events read in total (243ms).
[16:48:47.928] <TB0>     INFO: Test took 1362ms.
[16:48:47.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:48:47.929] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 67, 1 1
[16:48:48.436] <TB0>     INFO: Expecting 2560 events.
[16:48:49.393] <TB0>     INFO: 2560 events read in total (242ms).
[16:48:49.394] <TB0>     INFO: Test took 1465ms.
[16:48:49.394] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:48:49.394] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[16:48:49.901] <TB0>     INFO: Expecting 2560 events.
[16:48:50.861] <TB0>     INFO: 2560 events read in total (245ms).
[16:48:50.861] <TB0>     INFO: Test took 1467ms.
[16:48:50.861] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:48:50.861] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[16:48:51.369] <TB0>     INFO: Expecting 2560 events.
[16:48:52.326] <TB0>     INFO: 2560 events read in total (242ms).
[16:48:52.326] <TB0>     INFO: Test took 1465ms.
[16:48:52.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:48:52.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 4 4
[16:48:52.834] <TB0>     INFO: Expecting 2560 events.
[16:48:53.793] <TB0>     INFO: 2560 events read in total (244ms).
[16:48:53.793] <TB0>     INFO: Test took 1466ms.
[16:48:53.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:48:53.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 5 5
[16:48:54.301] <TB0>     INFO: Expecting 2560 events.
[16:48:55.260] <TB0>     INFO: 2560 events read in total (244ms).
[16:48:55.260] <TB0>     INFO: Test took 1466ms.
[16:48:55.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:48:55.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[16:48:55.768] <TB0>     INFO: Expecting 2560 events.
[16:48:56.726] <TB0>     INFO: 2560 events read in total (243ms).
[16:48:56.726] <TB0>     INFO: Test took 1465ms.
[16:48:56.726] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:48:56.727] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[16:48:57.234] <TB0>     INFO: Expecting 2560 events.
[16:48:58.191] <TB0>     INFO: 2560 events read in total (242ms).
[16:48:58.192] <TB0>     INFO: Test took 1465ms.
[16:48:58.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:48:58.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 8 8
[16:48:58.699] <TB0>     INFO: Expecting 2560 events.
[16:48:59.656] <TB0>     INFO: 2560 events read in total (242ms).
[16:48:59.656] <TB0>     INFO: Test took 1464ms.
[16:48:59.656] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:48:59.657] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 9 9
[16:49:00.164] <TB0>     INFO: Expecting 2560 events.
[16:49:01.122] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:01.122] <TB0>     INFO: Test took 1465ms.
[16:49:01.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:01.123] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 10 10
[16:49:01.630] <TB0>     INFO: Expecting 2560 events.
[16:49:02.588] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:02.588] <TB0>     INFO: Test took 1465ms.
[16:49:02.588] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:02.589] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 11 11
[16:49:03.096] <TB0>     INFO: Expecting 2560 events.
[16:49:04.054] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:04.054] <TB0>     INFO: Test took 1465ms.
[16:49:04.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:04.055] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 12 12
[16:49:04.562] <TB0>     INFO: Expecting 2560 events.
[16:49:05.520] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:05.520] <TB0>     INFO: Test took 1465ms.
[16:49:05.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:05.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[16:49:06.029] <TB0>     INFO: Expecting 2560 events.
[16:49:06.987] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:06.987] <TB0>     INFO: Test took 1466ms.
[16:49:06.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:06.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 14 14
[16:49:07.496] <TB0>     INFO: Expecting 2560 events.
[16:49:08.454] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:08.455] <TB0>     INFO: Test took 1467ms.
[16:49:08.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:08.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 60, 15 15
[16:49:08.972] <TB0>     INFO: Expecting 2560 events.
[16:49:09.930] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:09.930] <TB0>     INFO: Test took 1474ms.
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC1
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:49:09.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[16:49:09.952] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:10.439] <TB0>     INFO: Expecting 655360 events.
[16:49:22.208] <TB0>     INFO: 655360 events read in total (11054ms).
[16:49:22.219] <TB0>     INFO: Expecting 655360 events.
[16:49:33.885] <TB0>     INFO: 655360 events read in total (11109ms).
[16:49:33.900] <TB0>     INFO: Expecting 655360 events.
[16:49:45.486] <TB0>     INFO: 655360 events read in total (11036ms).
[16:49:45.506] <TB0>     INFO: Expecting 655360 events.
[16:49:57.135] <TB0>     INFO: 655360 events read in total (11086ms).
[16:49:57.159] <TB0>     INFO: Expecting 655360 events.
[16:50:08.718] <TB0>     INFO: 655360 events read in total (11014ms).
[16:50:08.745] <TB0>     INFO: Expecting 655360 events.
[16:50:20.372] <TB0>     INFO: 655360 events read in total (11087ms).
[16:50:20.403] <TB0>     INFO: Expecting 655360 events.
[16:50:31.660] <TB0>     INFO: 655360 events read in total (10722ms).
[16:50:31.696] <TB0>     INFO: Expecting 655360 events.
[16:50:43.003] <TB0>     INFO: 655360 events read in total (10774ms).
[16:50:43.043] <TB0>     INFO: Expecting 655360 events.
[16:50:54.740] <TB0>     INFO: 655360 events read in total (11171ms).
[16:50:54.784] <TB0>     INFO: Expecting 655360 events.
[16:51:06.466] <TB0>     INFO: 655360 events read in total (11155ms).
[16:51:06.515] <TB0>     INFO: Expecting 655360 events.
[16:51:18.157] <TB0>     INFO: 655360 events read in total (11116ms).
[16:51:18.218] <TB0>     INFO: Expecting 655360 events.
[16:51:29.847] <TB0>     INFO: 655360 events read in total (11103ms).
[16:51:29.910] <TB0>     INFO: Expecting 655360 events.
[16:51:41.510] <TB0>     INFO: 655360 events read in total (11073ms).
[16:51:41.573] <TB0>     INFO: Expecting 655360 events.
[16:51:53.263] <TB0>     INFO: 655360 events read in total (11164ms).
[16:51:53.338] <TB0>     INFO: Expecting 655360 events.
[16:52:04.969] <TB0>     INFO: 655360 events read in total (11105ms).
[16:52:05.048] <TB0>     INFO: Expecting 655360 events.
[16:52:16.696] <TB0>     INFO: 655360 events read in total (11122ms).
[16:52:16.770] <TB0>     INFO: Test took 186818ms.
[16:52:16.864] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:52:17.171] <TB0>     INFO: Expecting 655360 events.
[16:52:28.928] <TB0>     INFO: 655360 events read in total (11042ms).
[16:52:28.939] <TB0>     INFO: Expecting 655360 events.
[16:52:40.502] <TB0>     INFO: 655360 events read in total (11007ms).
[16:52:40.517] <TB0>     INFO: Expecting 655360 events.
[16:52:52.157] <TB0>     INFO: 655360 events read in total (11085ms).
[16:52:52.175] <TB0>     INFO: Expecting 655360 events.
[16:53:03.776] <TB0>     INFO: 655360 events read in total (11054ms).
[16:53:03.799] <TB0>     INFO: Expecting 655360 events.
[16:53:15.353] <TB0>     INFO: 655360 events read in total (11014ms).
[16:53:15.380] <TB0>     INFO: Expecting 655360 events.
[16:53:26.989] <TB0>     INFO: 655360 events read in total (11070ms).
[16:53:27.021] <TB0>     INFO: Expecting 655360 events.
[16:53:38.555] <TB0>     INFO: 655360 events read in total (10996ms).
[16:53:38.591] <TB0>     INFO: Expecting 655360 events.
[16:53:50.167] <TB0>     INFO: 655360 events read in total (11047ms).
[16:53:50.208] <TB0>     INFO: Expecting 655360 events.
[16:54:01.858] <TB0>     INFO: 655360 events read in total (11124ms).
[16:54:01.902] <TB0>     INFO: Expecting 655360 events.
[16:54:13.496] <TB0>     INFO: 655360 events read in total (11068ms).
[16:54:13.553] <TB0>     INFO: Expecting 655360 events.
[16:54:25.176] <TB0>     INFO: 655360 events read in total (11097ms).
[16:54:25.236] <TB0>     INFO: Expecting 655360 events.
[16:54:36.828] <TB0>     INFO: 655360 events read in total (11066ms).
[16:54:36.894] <TB0>     INFO: Expecting 655360 events.
[16:54:48.548] <TB0>     INFO: 655360 events read in total (11127ms).
[16:54:48.609] <TB0>     INFO: Expecting 655360 events.
[16:55:00.216] <TB0>     INFO: 655360 events read in total (11081ms).
[16:55:00.292] <TB0>     INFO: Expecting 655360 events.
[16:55:11.925] <TB0>     INFO: 655360 events read in total (11107ms).
[16:55:12.005] <TB0>     INFO: Expecting 655360 events.
[16:55:23.638] <TB0>     INFO: 655360 events read in total (11106ms).
[16:55:23.713] <TB0>     INFO: Test took 186849ms.
[16:55:23.970] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:55:23.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:55:23.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:55:23.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:55:23.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:55:23.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:55:23.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:55:23.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:55:23.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:55:23.974] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:55:23.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:55:23.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:55:23.975] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:55:23.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:55:23.976] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:55:23.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:55:23.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:55:23.977] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:23.985] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:23.993] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:23.000] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.008] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.015] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.023] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.030] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.037] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.044] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.051] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.058] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.065] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.073] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.080] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.086] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:55:24.093] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:55:24.101] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:55:24.108] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:55:24.116] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:55:24.124] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:55:24.131] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[16:55:24.139] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:55:24.147] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:55:24.177] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C0.dat
[16:55:24.178] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C1.dat
[16:55:24.178] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C2.dat
[16:55:24.178] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C3.dat
[16:55:24.178] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C4.dat
[16:55:24.178] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C5.dat
[16:55:24.179] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C6.dat
[16:55:24.179] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C7.dat
[16:55:24.179] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C8.dat
[16:55:24.179] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C9.dat
[16:55:24.179] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C10.dat
[16:55:24.179] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C11.dat
[16:55:24.180] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C12.dat
[16:55:24.180] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C13.dat
[16:55:24.180] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C14.dat
[16:55:24.180] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//dacParameters35_C15.dat
[16:55:24.527] <TB0>     INFO: Expecting 41600 events.
[16:55:28.375] <TB0>     INFO: 41600 events read in total (3133ms).
[16:55:28.375] <TB0>     INFO: Test took 4192ms.
[16:55:29.025] <TB0>     INFO: Expecting 41600 events.
[16:55:32.872] <TB0>     INFO: 41600 events read in total (3132ms).
[16:55:32.872] <TB0>     INFO: Test took 4195ms.
[16:55:33.518] <TB0>     INFO: Expecting 41600 events.
[16:55:37.368] <TB0>     INFO: 41600 events read in total (3135ms).
[16:55:37.369] <TB0>     INFO: Test took 4195ms.
[16:55:37.669] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:37.801] <TB0>     INFO: Expecting 2560 events.
[16:55:38.760] <TB0>     INFO: 2560 events read in total (244ms).
[16:55:38.760] <TB0>     INFO: Test took 1091ms.
[16:55:38.762] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:39.269] <TB0>     INFO: Expecting 2560 events.
[16:55:40.228] <TB0>     INFO: 2560 events read in total (245ms).
[16:55:40.228] <TB0>     INFO: Test took 1466ms.
[16:55:40.230] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:40.736] <TB0>     INFO: Expecting 2560 events.
[16:55:41.694] <TB0>     INFO: 2560 events read in total (243ms).
[16:55:41.694] <TB0>     INFO: Test took 1464ms.
[16:55:41.696] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:42.203] <TB0>     INFO: Expecting 2560 events.
[16:55:43.160] <TB0>     INFO: 2560 events read in total (242ms).
[16:55:43.160] <TB0>     INFO: Test took 1464ms.
[16:55:43.163] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:43.668] <TB0>     INFO: Expecting 2560 events.
[16:55:44.626] <TB0>     INFO: 2560 events read in total (243ms).
[16:55:44.627] <TB0>     INFO: Test took 1464ms.
[16:55:44.629] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:45.135] <TB0>     INFO: Expecting 2560 events.
[16:55:46.095] <TB0>     INFO: 2560 events read in total (245ms).
[16:55:46.095] <TB0>     INFO: Test took 1466ms.
[16:55:46.097] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:46.603] <TB0>     INFO: Expecting 2560 events.
[16:55:47.560] <TB0>     INFO: 2560 events read in total (242ms).
[16:55:47.560] <TB0>     INFO: Test took 1463ms.
[16:55:47.562] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:48.069] <TB0>     INFO: Expecting 2560 events.
[16:55:49.029] <TB0>     INFO: 2560 events read in total (245ms).
[16:55:49.029] <TB0>     INFO: Test took 1467ms.
[16:55:49.031] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:49.537] <TB0>     INFO: Expecting 2560 events.
[16:55:50.496] <TB0>     INFO: 2560 events read in total (244ms).
[16:55:50.496] <TB0>     INFO: Test took 1465ms.
[16:55:50.498] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:51.005] <TB0>     INFO: Expecting 2560 events.
[16:55:51.963] <TB0>     INFO: 2560 events read in total (243ms).
[16:55:51.964] <TB0>     INFO: Test took 1466ms.
[16:55:51.966] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:52.472] <TB0>     INFO: Expecting 2560 events.
[16:55:53.430] <TB0>     INFO: 2560 events read in total (243ms).
[16:55:53.431] <TB0>     INFO: Test took 1466ms.
[16:55:53.433] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:53.939] <TB0>     INFO: Expecting 2560 events.
[16:55:54.897] <TB0>     INFO: 2560 events read in total (243ms).
[16:55:54.898] <TB0>     INFO: Test took 1465ms.
[16:55:54.899] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:55.407] <TB0>     INFO: Expecting 2560 events.
[16:55:56.365] <TB0>     INFO: 2560 events read in total (244ms).
[16:55:56.366] <TB0>     INFO: Test took 1467ms.
[16:55:56.368] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:56.874] <TB0>     INFO: Expecting 2560 events.
[16:55:57.831] <TB0>     INFO: 2560 events read in total (242ms).
[16:55:57.831] <TB0>     INFO: Test took 1463ms.
[16:55:57.833] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:58.340] <TB0>     INFO: Expecting 2560 events.
[16:55:59.297] <TB0>     INFO: 2560 events read in total (242ms).
[16:55:59.298] <TB0>     INFO: Test took 1465ms.
[16:55:59.300] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:55:59.806] <TB0>     INFO: Expecting 2560 events.
[16:56:00.763] <TB0>     INFO: 2560 events read in total (242ms).
[16:56:00.764] <TB0>     INFO: Test took 1465ms.
[16:56:00.766] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:01.272] <TB0>     INFO: Expecting 2560 events.
[16:56:02.232] <TB0>     INFO: 2560 events read in total (245ms).
[16:56:02.233] <TB0>     INFO: Test took 1468ms.
[16:56:02.235] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:02.741] <TB0>     INFO: Expecting 2560 events.
[16:56:03.699] <TB0>     INFO: 2560 events read in total (243ms).
[16:56:03.699] <TB0>     INFO: Test took 1465ms.
[16:56:03.701] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:04.208] <TB0>     INFO: Expecting 2560 events.
[16:56:05.166] <TB0>     INFO: 2560 events read in total (243ms).
[16:56:05.167] <TB0>     INFO: Test took 1466ms.
[16:56:05.169] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:05.675] <TB0>     INFO: Expecting 2560 events.
[16:56:06.635] <TB0>     INFO: 2560 events read in total (245ms).
[16:56:06.636] <TB0>     INFO: Test took 1467ms.
[16:56:06.639] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:07.144] <TB0>     INFO: Expecting 2560 events.
[16:56:08.103] <TB0>     INFO: 2560 events read in total (244ms).
[16:56:08.103] <TB0>     INFO: Test took 1465ms.
[16:56:08.105] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:08.611] <TB0>     INFO: Expecting 2560 events.
[16:56:09.571] <TB0>     INFO: 2560 events read in total (245ms).
[16:56:09.572] <TB0>     INFO: Test took 1467ms.
[16:56:09.574] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:10.080] <TB0>     INFO: Expecting 2560 events.
[16:56:11.037] <TB0>     INFO: 2560 events read in total (242ms).
[16:56:11.038] <TB0>     INFO: Test took 1464ms.
[16:56:11.040] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:11.546] <TB0>     INFO: Expecting 2560 events.
[16:56:12.503] <TB0>     INFO: 2560 events read in total (242ms).
[16:56:12.504] <TB0>     INFO: Test took 1464ms.
[16:56:12.506] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:13.012] <TB0>     INFO: Expecting 2560 events.
[16:56:13.969] <TB0>     INFO: 2560 events read in total (242ms).
[16:56:13.969] <TB0>     INFO: Test took 1464ms.
[16:56:13.971] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:14.477] <TB0>     INFO: Expecting 2560 events.
[16:56:15.437] <TB0>     INFO: 2560 events read in total (245ms).
[16:56:15.437] <TB0>     INFO: Test took 1466ms.
[16:56:15.439] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:15.946] <TB0>     INFO: Expecting 2560 events.
[16:56:16.906] <TB0>     INFO: 2560 events read in total (245ms).
[16:56:16.906] <TB0>     INFO: Test took 1467ms.
[16:56:16.909] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:17.415] <TB0>     INFO: Expecting 2560 events.
[16:56:18.375] <TB0>     INFO: 2560 events read in total (245ms).
[16:56:18.376] <TB0>     INFO: Test took 1467ms.
[16:56:18.378] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:18.884] <TB0>     INFO: Expecting 2560 events.
[16:56:19.844] <TB0>     INFO: 2560 events read in total (245ms).
[16:56:19.845] <TB0>     INFO: Test took 1467ms.
[16:56:19.847] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:20.353] <TB0>     INFO: Expecting 2560 events.
[16:56:21.313] <TB0>     INFO: 2560 events read in total (245ms).
[16:56:21.313] <TB0>     INFO: Test took 1466ms.
[16:56:21.316] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:21.822] <TB0>     INFO: Expecting 2560 events.
[16:56:22.781] <TB0>     INFO: 2560 events read in total (244ms).
[16:56:22.781] <TB0>     INFO: Test took 1466ms.
[16:56:22.783] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:23.289] <TB0>     INFO: Expecting 2560 events.
[16:56:24.248] <TB0>     INFO: 2560 events read in total (244ms).
[16:56:24.249] <TB0>     INFO: Test took 1466ms.
[16:56:25.268] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[16:56:25.268] <TB0>     INFO: PH scale (per ROC):    75  76  80  79  75  76  76  78  76  80  80  82  78  77  76  72
[16:56:25.268] <TB0>     INFO: PH offset (per ROC):  175 179 170 176 190 177 191 175 176 178 171 173 184 174 176 189
[16:56:25.438] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:56:25.442] <TB0>     INFO: ######################################################################
[16:56:25.442] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:56:25.442] <TB0>     INFO: ######################################################################
[16:56:25.442] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:56:25.453] <TB0>     INFO: scanning low vcal = 10
[16:56:25.795] <TB0>     INFO: Expecting 41600 events.
[16:56:29.506] <TB0>     INFO: 41600 events read in total (2996ms).
[16:56:29.506] <TB0>     INFO: Test took 4053ms.
[16:56:29.508] <TB0>     INFO: scanning low vcal = 20
[16:56:30.015] <TB0>     INFO: Expecting 41600 events.
[16:56:33.725] <TB0>     INFO: 41600 events read in total (2995ms).
[16:56:33.725] <TB0>     INFO: Test took 4217ms.
[16:56:33.727] <TB0>     INFO: scanning low vcal = 30
[16:56:34.234] <TB0>     INFO: Expecting 41600 events.
[16:56:37.970] <TB0>     INFO: 41600 events read in total (3021ms).
[16:56:37.971] <TB0>     INFO: Test took 4244ms.
[16:56:37.972] <TB0>     INFO: scanning low vcal = 40
[16:56:38.475] <TB0>     INFO: Expecting 41600 events.
[16:56:42.727] <TB0>     INFO: 41600 events read in total (3538ms).
[16:56:42.728] <TB0>     INFO: Test took 4756ms.
[16:56:42.730] <TB0>     INFO: scanning low vcal = 50
[16:56:43.146] <TB0>     INFO: Expecting 41600 events.
[16:56:47.409] <TB0>     INFO: 41600 events read in total (3549ms).
[16:56:47.410] <TB0>     INFO: Test took 4680ms.
[16:56:47.413] <TB0>     INFO: scanning low vcal = 60
[16:56:47.831] <TB0>     INFO: Expecting 41600 events.
[16:56:52.097] <TB0>     INFO: 41600 events read in total (3551ms).
[16:56:52.098] <TB0>     INFO: Test took 4685ms.
[16:56:52.101] <TB0>     INFO: scanning low vcal = 70
[16:56:52.516] <TB0>     INFO: Expecting 41600 events.
[16:56:56.774] <TB0>     INFO: 41600 events read in total (3542ms).
[16:56:56.775] <TB0>     INFO: Test took 4674ms.
[16:56:56.777] <TB0>     INFO: scanning low vcal = 80
[16:56:57.192] <TB0>     INFO: Expecting 41600 events.
[16:57:01.483] <TB0>     INFO: 41600 events read in total (3576ms).
[16:57:01.483] <TB0>     INFO: Test took 4705ms.
[16:57:01.487] <TB0>     INFO: scanning low vcal = 90
[16:57:01.901] <TB0>     INFO: Expecting 41600 events.
[16:57:06.164] <TB0>     INFO: 41600 events read in total (3548ms).
[16:57:06.165] <TB0>     INFO: Test took 4678ms.
[16:57:06.168] <TB0>     INFO: scanning low vcal = 100
[16:57:06.585] <TB0>     INFO: Expecting 41600 events.
[16:57:10.985] <TB0>     INFO: 41600 events read in total (3686ms).
[16:57:10.985] <TB0>     INFO: Test took 4817ms.
[16:57:10.988] <TB0>     INFO: scanning low vcal = 110
[16:57:11.406] <TB0>     INFO: Expecting 41600 events.
[16:57:15.663] <TB0>     INFO: 41600 events read in total (3543ms).
[16:57:15.664] <TB0>     INFO: Test took 4676ms.
[16:57:15.667] <TB0>     INFO: scanning low vcal = 120
[16:57:16.084] <TB0>     INFO: Expecting 41600 events.
[16:57:20.343] <TB0>     INFO: 41600 events read in total (3544ms).
[16:57:20.344] <TB0>     INFO: Test took 4677ms.
[16:57:20.348] <TB0>     INFO: scanning low vcal = 130
[16:57:20.762] <TB0>     INFO: Expecting 41600 events.
[16:57:25.036] <TB0>     INFO: 41600 events read in total (3559ms).
[16:57:25.036] <TB0>     INFO: Test took 4688ms.
[16:57:25.039] <TB0>     INFO: scanning low vcal = 140
[16:57:25.457] <TB0>     INFO: Expecting 41600 events.
[16:57:29.717] <TB0>     INFO: 41600 events read in total (3545ms).
[16:57:29.718] <TB0>     INFO: Test took 4679ms.
[16:57:29.720] <TB0>     INFO: scanning low vcal = 150
[16:57:30.137] <TB0>     INFO: Expecting 41600 events.
[16:57:34.388] <TB0>     INFO: 41600 events read in total (3536ms).
[16:57:34.388] <TB0>     INFO: Test took 4668ms.
[16:57:34.391] <TB0>     INFO: scanning low vcal = 160
[16:57:34.810] <TB0>     INFO: Expecting 41600 events.
[16:57:39.082] <TB0>     INFO: 41600 events read in total (3557ms).
[16:57:39.083] <TB0>     INFO: Test took 4692ms.
[16:57:39.085] <TB0>     INFO: scanning low vcal = 170
[16:57:39.505] <TB0>     INFO: Expecting 41600 events.
[16:57:43.789] <TB0>     INFO: 41600 events read in total (3569ms).
[16:57:43.790] <TB0>     INFO: Test took 4705ms.
[16:57:43.794] <TB0>     INFO: scanning low vcal = 180
[16:57:44.207] <TB0>     INFO: Expecting 41600 events.
[16:57:48.488] <TB0>     INFO: 41600 events read in total (3566ms).
[16:57:48.488] <TB0>     INFO: Test took 4694ms.
[16:57:48.491] <TB0>     INFO: scanning low vcal = 190
[16:57:48.910] <TB0>     INFO: Expecting 41600 events.
[16:57:53.178] <TB0>     INFO: 41600 events read in total (3553ms).
[16:57:53.179] <TB0>     INFO: Test took 4688ms.
[16:57:53.182] <TB0>     INFO: scanning low vcal = 200
[16:57:53.600] <TB0>     INFO: Expecting 41600 events.
[16:57:57.876] <TB0>     INFO: 41600 events read in total (3561ms).
[16:57:57.877] <TB0>     INFO: Test took 4695ms.
[16:57:57.880] <TB0>     INFO: scanning low vcal = 210
[16:57:58.296] <TB0>     INFO: Expecting 41600 events.
[16:58:02.567] <TB0>     INFO: 41600 events read in total (3556ms).
[16:58:02.567] <TB0>     INFO: Test took 4687ms.
[16:58:02.570] <TB0>     INFO: scanning low vcal = 220
[16:58:02.989] <TB0>     INFO: Expecting 41600 events.
[16:58:07.259] <TB0>     INFO: 41600 events read in total (3555ms).
[16:58:07.260] <TB0>     INFO: Test took 4690ms.
[16:58:07.263] <TB0>     INFO: scanning low vcal = 230
[16:58:07.680] <TB0>     INFO: Expecting 41600 events.
[16:58:11.935] <TB0>     INFO: 41600 events read in total (3540ms).
[16:58:11.935] <TB0>     INFO: Test took 4672ms.
[16:58:11.938] <TB0>     INFO: scanning low vcal = 240
[16:58:12.356] <TB0>     INFO: Expecting 41600 events.
[16:58:16.631] <TB0>     INFO: 41600 events read in total (3560ms).
[16:58:16.632] <TB0>     INFO: Test took 4694ms.
[16:58:16.635] <TB0>     INFO: scanning low vcal = 250
[16:58:17.052] <TB0>     INFO: Expecting 41600 events.
[16:58:21.325] <TB0>     INFO: 41600 events read in total (3558ms).
[16:58:21.326] <TB0>     INFO: Test took 4691ms.
[16:58:21.330] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:58:21.746] <TB0>     INFO: Expecting 41600 events.
[16:58:26.018] <TB0>     INFO: 41600 events read in total (3557ms).
[16:58:26.019] <TB0>     INFO: Test took 4689ms.
[16:58:26.022] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:58:26.438] <TB0>     INFO: Expecting 41600 events.
[16:58:30.721] <TB0>     INFO: 41600 events read in total (3568ms).
[16:58:30.722] <TB0>     INFO: Test took 4700ms.
[16:58:30.725] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:58:31.141] <TB0>     INFO: Expecting 41600 events.
[16:58:35.420] <TB0>     INFO: 41600 events read in total (3564ms).
[16:58:35.421] <TB0>     INFO: Test took 4696ms.
[16:58:35.424] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:58:35.843] <TB0>     INFO: Expecting 41600 events.
[16:58:40.123] <TB0>     INFO: 41600 events read in total (3565ms).
[16:58:40.124] <TB0>     INFO: Test took 4700ms.
[16:58:40.127] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:58:40.544] <TB0>     INFO: Expecting 41600 events.
[16:58:44.807] <TB0>     INFO: 41600 events read in total (3548ms).
[16:58:44.808] <TB0>     INFO: Test took 4681ms.
[16:58:45.340] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:58:45.343] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:58:45.344] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:58:45.344] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:58:45.344] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:58:45.344] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:58:45.344] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:58:45.344] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:58:45.345] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:58:45.345] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:58:45.345] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:58:45.345] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:58:45.345] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:58:45.346] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:58:45.346] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:58:45.346] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:58:45.346] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:59:23.769] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:59:23.769] <TB0>     INFO: non-linearity mean:  0.952 0.962 0.952 0.947 0.960 0.962 0.961 0.959 0.960 0.965 0.962 0.952 0.954 0.955 0.965 0.955
[16:59:23.769] <TB0>     INFO: non-linearity RMS:   0.006 0.004 0.006 0.007 0.007 0.007 0.007 0.006 0.007 0.004 0.006 0.006 0.007 0.007 0.004 0.007
[16:59:23.769] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:59:23.793] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:59:23.815] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:59:23.837] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:59:23.859] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:59:23.889] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:59:23.912] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:59:23.934] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:59:23.957] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:59:23.979] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:59:23.001] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:59:24.024] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:59:24.046] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:59:24.069] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:59:24.091] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:59:24.113] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-42_FPIXTest-17C-Nebraska-160920-1535-150V_2016-09-20_15h35m_1474403735//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:59:24.136] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:59:24.136] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:59:24.143] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:59:24.143] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:59:24.147] <TB0>     INFO: ######################################################################
[16:59:24.147] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:59:24.147] <TB0>     INFO: ######################################################################
[16:59:24.149] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:59:24.159] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:59:24.159] <TB0>     INFO:     run 1 of 1
[16:59:24.159] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:59:24.501] <TB0>     INFO: Expecting 3120000 events.
[17:00:15.779] <TB0>     INFO: 1311500 events read in total (50563ms).
[17:01:05.357] <TB0>     INFO: 2622600 events read in total (100141ms).
[17:01:23.900] <TB0>     INFO: 3120000 events read in total (118684ms).
[17:01:23.937] <TB0>     INFO: Test took 119779ms.
[17:01:24.017] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:01:24.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:01:25.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:01:27.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:01:28.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:01:29.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:01:31.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:01:32.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:01:33.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:01:35.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:01:36.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:01:38.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:01:39.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:01:41.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:01:42.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:01:44.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:01:45.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:01:47.014] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345522176
[17:01:47.208] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:01:47.208] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1238, RMS = 1.28834
[17:01:47.208] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:01:47.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:01:47.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0844, RMS = 1.63637
[17:01:47.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:01:47.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:01:47.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4073, RMS = 1.3994
[17:01:47.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:01:47.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:01:47.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5445, RMS = 1.38615
[17:01:47.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:01:47.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:01:47.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8469, RMS = 1.17521
[17:01:47.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:01:47.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:01:47.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4192, RMS = 1.31024
[17:01:47.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:01:47.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:01:47.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.7327, RMS = 1.48776
[17:01:47.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[17:01:47.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:01:47.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.8107, RMS = 1.50095
[17:01:47.273] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 71
[17:01:47.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:01:47.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.7549, RMS = 2.33617
[17:01:47.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[17:01:47.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:01:47.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.5794, RMS = 2.80041
[17:01:47.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[17:01:47.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:01:47.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4581, RMS = 1.37816
[17:01:47.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:01:47.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:01:47.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6689, RMS = 1.63829
[17:01:47.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:01:47.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:01:47.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.6339, RMS = 1.90077
[17:01:47.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:01:47.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:01:47.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2267, RMS = 2.16888
[17:01:47.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:01:47.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:01:47.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.401, RMS = 1.44241
[17:01:47.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:01:47.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:01:47.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5121, RMS = 1.42592
[17:01:47.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:01:47.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:01:47.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3677, RMS = 1.19363
[17:01:47.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:01:47.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:01:47.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1028, RMS = 1.27827
[17:01:47.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:01:47.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:01:47.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4515, RMS = 1.60917
[17:01:47.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:01:47.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:01:47.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6824, RMS = 2.10388
[17:01:47.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:01:47.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:01:47.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8301, RMS = 1.14
[17:01:47.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:01:47.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:01:47.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8402, RMS = 1.52494
[17:01:47.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:01:47.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:01:47.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4481, RMS = 1.45701
[17:01:47.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:01:47.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:01:47.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6369, RMS = 1.30333
[17:01:47.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:01:47.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:01:47.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1152, RMS = 1.65041
[17:01:47.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:01:47.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:01:47.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.2032, RMS = 1.86264
[17:01:47.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[17:01:47.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:01:47.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.121, RMS = 1.69431
[17:01:47.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:01:47.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:01:47.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.1774, RMS = 1.86467
[17:01:47.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[17:01:47.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:01:47.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8611, RMS = 1.25726
[17:01:47.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:01:47.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:01:47.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6689, RMS = 1.27956
[17:01:47.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:01:47.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:01:47.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9056, RMS = 0.897764
[17:01:47.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:01:47.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:01:47.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7922, RMS = 1.17331
[17:01:47.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:01:47.289] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[17:01:47.289] <TB0>     INFO: number of dead bumps (per ROC):     0    1    0    1    0    0    0    0    0    0    0    0    1    0    0    0
[17:01:47.289] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:01:48.203] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:01:48.203] <TB0>     INFO: enter test to run
[17:01:48.203] <TB0>     INFO:   test:  no parameter change
[17:01:48.203] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[17:01:48.204] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[17:01:48.204] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[17:01:48.204] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:01:48.988] <TB0>    QUIET: Connection to board 133 closed.
[17:01:49.012] <TB0>     INFO: pXar: this is the end, my friend
[17:01:49.012] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
