head	1.2;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.2
	gdb_7_6-2013-04-26-release:1.2
	gdb_7_6-branch:1.2.0.100
	gdb_7_6-2013-03-12-branchpoint:1.2
	gdb_7_5_1-2012-11-29-release:1.2
	gdb_7_5-2012-08-17-release:1.2
	gdb_7_5-branch:1.2.0.98
	gdb_7_5-2012-07-18-branchpoint:1.2
	gdb_7_4_1-2012-04-26-release:1.2
	gdb_7_4-2012-01-24-release:1.2
	gdb_7_4-branch:1.2.0.96
	gdb_7_4-2011-12-13-branchpoint:1.2
	gdb_7_3_1-2011-09-04-release:1.2
	gdb_7_3-2011-07-26-release:1.2
	gdb_7_3-branch:1.2.0.94
	gdb_7_3-2011-04-01-branchpoint:1.2
	gdb_7_2-2010-09-02-release:1.2
	gdb_7_2-branch:1.2.0.92
	gdb_7_2-2010-07-07-branchpoint:1.2
	gdb_7_1-2010-03-18-release:1.2
	gdb_7_1-branch:1.2.0.90
	gdb_7_1-2010-02-18-branchpoint:1.2
	gdb_7_0_1-2009-12-22-release:1.2
	gdb_7_0-2009-10-06-release:1.2
	gdb_7_0-branch:1.2.0.88
	gdb_7_0-2009-09-16-branchpoint:1.2
	arc-sim-20090309:1.2
	msnyder-checkpoint-072509-branch:1.2.0.86
	msnyder-checkpoint-072509-branchpoint:1.2
	arc-insight_6_8-branch:1.2.0.84
	arc-insight_6_8-branchpoint:1.2
	insight_6_8-branch:1.2.0.82
	insight_6_8-branchpoint:1.2
	reverse-20081226-branch:1.2.0.80
	reverse-20081226-branchpoint:1.2
	multiprocess-20081120-branch:1.2.0.78
	multiprocess-20081120-branchpoint:1.2
	reverse-20080930-branch:1.2.0.76
	reverse-20080930-branchpoint:1.2
	reverse-20080717-branch:1.2.0.74
	reverse-20080717-branchpoint:1.2
	msnyder-reverse-20080609-branch:1.2.0.72
	msnyder-reverse-20080609-branchpoint:1.2
	drow-reverse-20070409-branch:1.2.0.70
	drow-reverse-20070409-branchpoint:1.2
	gdb_6_8-2008-03-27-release:1.2
	gdb_6_8-branch:1.2.0.68
	gdb_6_8-2008-02-26-branchpoint:1.2
	gdb_6_7_1-2007-10-29-release:1.2
	gdb_6_7-2007-10-10-release:1.2
	gdb_6_7-branch:1.2.0.66
	gdb_6_7-2007-09-07-branchpoint:1.2
	insight_6_6-20070208-release:1.2
	gdb_6_6-2006-12-18-release:1.2
	gdb_6_6-branch:1.2.0.64
	gdb_6_6-2006-11-15-branchpoint:1.2
	insight_6_5-20061003-release:1.2
	gdb-csl-symbian-6_4_50_20060226-12:1.2
	gdb-csl-sourcerygxx-3_4_4-25:1.2
	nickrob-async-20060828-mergepoint:1.2
	gdb-csl-symbian-6_4_50_20060226-11:1.2
	gdb-csl-sourcerygxx-4_1-17:1.2
	gdb-csl-20060226-branch-local-2:1.2
	gdb-csl-sourcerygxx-4_1-14:1.2
	gdb-csl-sourcerygxx-4_1-13:1.2
	gdb-csl-sourcerygxx-4_1-12:1.2
	gdb-csl-sourcerygxx-3_4_4-21:1.2
	gdb_6_5-20060621-release:1.2
	gdb-csl-sourcerygxx-4_1-9:1.2
	gdb-csl-sourcerygxx-4_1-8:1.2
	gdb-csl-sourcerygxx-4_1-7:1.2
	gdb-csl-arm-2006q1-6:1.2
	gdb-csl-sourcerygxx-4_1-6:1.2
	gdb-csl-symbian-6_4_50_20060226-10:1.2
	gdb-csl-symbian-6_4_50_20060226-9:1.2
	gdb-csl-symbian-6_4_50_20060226-8:1.2
	gdb-csl-coldfire-4_1-11:1.2
	gdb-csl-sourcerygxx-3_4_4-19:1.2
	gdb-csl-coldfire-4_1-10:1.2
	gdb_6_5-branch:1.2.0.62
	gdb_6_5-2006-05-14-branchpoint:1.2
	gdb-csl-sourcerygxx-4_1-5:1.2
	nickrob-async-20060513-branch:1.2.0.60
	nickrob-async-20060513-branchpoint:1.2
	gdb-csl-sourcerygxx-4_1-4:1.2
	msnyder-reverse-20060502-branch:1.2.0.58
	msnyder-reverse-20060502-branchpoint:1.2
	gdb-csl-morpho-4_1-4:1.2
	gdb-csl-sourcerygxx-3_4_4-17:1.2
	readline_5_1-import-branch:1.2.0.56
	readline_5_1-import-branchpoint:1.2
	gdb-csl-20060226-branch-merge-to-csl-symbian-1:1.2
	gdb-csl-symbian-20060226-branch:1.2.0.54
	gdb-csl-symbian-20060226-branchpoint:1.2
	gdb-csl-20060226-branch-merge-to-csl-local-1:1.2
	msnyder-reverse-20060331-branch:1.2.0.52
	msnyder-reverse-20060331-branchpoint:1.2
	gdb-csl-available-20060303-branch:1.2.0.50
	gdb-csl-available-20060303-branchpoint:1.2
	gdb-csl-20060226-branch:1.2.0.48
	gdb-csl-20060226-branchpoint:1.2
	gdb_6_4-20051202-release:1.2
	msnyder-fork-checkpoint-branch:1.2.0.46
	msnyder-fork-checkpoint-branchpoint:1.2
	gdb-csl-gxxpro-6_3-branch:1.2.0.44
	gdb-csl-gxxpro-6_3-branchpoint:1.2
	gdb_6_4-branch:1.2.0.42
	gdb_6_4-2005-11-01-branchpoint:1.2
	gdb-csl-arm-20051020-branch:1.2.0.40
	gdb-csl-arm-20051020-branchpoint:1.2
	gdb-csl-arm-20050325-2005-q1b:1.2
	gdb-csl-arm-20050325-2005-q1a:1.2
	csl-arm-20050325-branch:1.2.0.38
	csl-arm-20050325-branchpoint:1.2
	gdb_6_3-20041109-release:1.2
	gdb_6_3-branch:1.2.0.34
	gdb_6_3-20041019-branchpoint:1.2
	drow_intercu-merge-20040921:1.2
	drow_intercu-merge-20040915:1.2
	jimb-gdb_6_2-e500-branch:1.2.0.36
	jimb-gdb_6_2-e500-branchpoint:1.2
	gdb_6_2-20040730-release:1.2
	gdb_6_2-branch:1.2.0.32
	gdb_6_2-2004-07-10-gmt-branchpoint:1.2
	gdb_6_1_1-20040616-release:1.2
	gdb_6_1-2004-04-05-release:1.2
	drow_intercu-merge-20040402:1.2
	drow_intercu-merge-20040327:1.2
	ezannoni_pie-20040323-branch:1.2.0.30
	ezannoni_pie-20040323-branchpoint:1.2
	cagney_tramp-20040321-mergepoint:1.2
	cagney_tramp-20040309-branch:1.2.0.28
	cagney_tramp-20040309-branchpoint:1.2
	gdb_6_1-branch:1.2.0.26
	gdb_6_1-2004-03-01-gmt-branchpoint:1.2
	drow_intercu-20040221-branch:1.2.0.24
	drow_intercu-20040221-branchpoint:1.2
	cagney_bfdfile-20040213-branch:1.2.0.22
	cagney_bfdfile-20040213-branchpoint:1.2
	drow-cplus-merge-20040208:1.2
	carlton_dictionary-20040126-merge:1.2
	cagney_bigcore-20040122-branch:1.2.0.20
	cagney_bigcore-20040122-branchpoint:1.2
	drow-cplus-merge-20040113:1.2
	drow-cplus-merge-20031224:1.2
	drow-cplus-merge-20031220:1.2
	carlton_dictionary-20031215-merge:1.2
	drow-cplus-branch:1.2.0.18
	drow-cplus-merge-20031214:1.2
	carlton-dictionary-20031111-merge:1.2
	gdb_6_0-2003-10-04-release:1.2
	kettenis_sparc-20030918-branch:1.2.0.16
	kettenis_sparc-20030918-branchpoint:1.2
	carlton_dictionary-20030917-merge:1.2
	ezannoni_pie-20030916-branchpoint:1.2
	ezannoni_pie-20030916-branch:1.2.0.14
	cagney_x86i386-20030821-branch:1.2.0.12
	cagney_x86i386-20030821-branchpoint:1.2
	carlton_dictionary-20030805-merge:1.2
	carlton_dictionary-20030627-merge:1.2
	gdb_6_0-branch:1.2.0.10
	gdb_6_0-2003-06-23-branchpoint:1.2
	jimb-ppc64-linux-20030613-branch:1.2.0.8
	jimb-ppc64-linux-20030613-branchpoint:1.2
	cagney_convert-20030606-branch:1.2.0.6
	cagney_convert-20030606-branchpoint:1.2
	jimb-ppc64-linux-20030528-branch:1.2.0.4
	jimb-ppc64-linux-20030528-branchpoint:1.2
	carlton_dictionary-20030523-merge:1.2
	cagney_fileio-20030521-branch:1.2.0.2
	cagney_fileio-20030521-branchpoint:1.2
	kettenis_i386newframe-20030517-mergepoint:1.2
	jimb-ppc64-linux-20030509-branch:1.1.0.4
	jimb-ppc64-linux-20030509-branchpoint:1.1
	kettenis_i386newframe-20030504-mergepoint:1.1
	carlton_dictionary-20030430-merge:1.1
	kettenis_i386newframe-20030419-branch:1.1.0.2
	kettenis_i386newframe-20030419-branchpoint:1.1
	carlton_dictionary-20030416-merge:1.1;
locks; strict;
comment	@# @;


1.2
date	2003.05.14.21.07.55;	author msnyder;	state Exp;
branches
	1.2.18.1;
next	1.1;

1.1
date	2003.04.13.16.44.57;	author msnyder;	state Exp;
branches;
next	;

1.2.18.1
date	2003.12.14.20.28.38;	author drow;	state Exp;
branches;
next	;


desc
@@


1.2
log
@2003-05-14  Michael Snyder  <msnyder@@redhat.com>

	* addb.s, addw.s, addl.s, addw.s, addx.s, andb.s, andw.s, andl.s,
        bfld.s, brabc.s, bra.s, bset.s, cmpb.s, cmpw.s, cmpl.s, daa.s,
        das.s, dec.s, extw.s, extl.s, inc.s, jmp.s, ldc.s, ldm.s, mac.s,
        mova.s, movb.s, movw.s, movl.s, movmd.s, movsd.s, neg.s, nop.s,
        not.s, orb.s, orw.s, orl.s, rotl.s, rotr.s, rotxl.s, rotxr.s,
        shal.s, shar.s, shll.s, shlr.s, stc.s,	subb.s, subw.s, subl.s,
        xorb.s,	xorw.s, xorl.s: New files.
        * allinsn.exp: New file.
@
text
@# Hitachi H8 testcase 'ldc'
# mach(): all
# as(h8300):	--defsym sim_cpu=0
# as(h8300h):	--defsym sim_cpu=1
# as(h8300s):	--defsym sim_cpu=2
# as(h8sx):	--defsym sim_cpu=3
# ld(h8300h):	-m h8300helf
# ld(h8300s):	-m h8300self
# ld(h8sx):	-m h8300sxelf

	.include "testutils.inc"
	.data
byte_pre:
	.byte	0
byte_src:
	.byte	0xff
byte_post:
	.byte	0
	
	start

ldc_imm8_ccr:
	set_grs_a5a5
	set_ccr_zero

	ldc	#0xff, ccr	; set all ccr flags high, immediate operand
	bcs	.L1		; carry flag set?
	fail
.L1:	bvs	.L2		; overflow flag set?
	fail
.L2:	beq	.L3		; zero flag set?
	fail
.L3:	bmi	.L4		; neg flag set?
	fail
.L4:
	ldc	#0, ccr		; set all ccr flags low, immediate operand
	bcc	.L5		; carry flag clear?
	fail
.L5:	bvc	.L6		; overflow flag clear?
	fail
.L6:	bne	.L7		; zero flag clear?
	fail
.L7:	bpl	.L8		; neg flag clear?
	fail
.L8:
	test_cc_clear
	test_grs_a5a5
	
ldc_reg8_ccr:
	set_grs_a5a5
	set_ccr_zero

	mov	#0xff, r0h
	ldc	r0h, ccr	; set all ccr flags high, reg operand
	bcs	.L11		; carry flag set?
	fail
.L11:	bvs	.L12		; overflow flag set?
	fail
.L12:	beq	.L13		; zero flag set?
	fail
.L13:	bmi	.L14		; neg flag set?
	fail
.L14:
	mov	#0, r0h
	ldc	r0h, ccr	; set all ccr flags low, reg operand
	bcc	.L15		; carry flag clear?
	fail
.L15:	bvc	.L16		; overflow flag clear?
	fail
.L16:	bne	.L17		; zero flag clear?
	fail
.L17:	bpl	.L18		; neg flag clear?
	fail
.L18:
	test_cc_clear
	test_h_gr16  0x00a5 r0	; Register 0 modified by test procedure.
	test_gr_a5a5 1		; Make sure other general regs not disturbed
	test_gr_a5a5 2
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

.if (sim_cpu == h8300s || sim_cpu == h8sx)	; Earlier versions, no exr
ldc_imm8_exr:
	set_grs_a5a5
	set_ccr_zero

	ldc	#0, exr
	ldc	#0x87, exr	; set exr to 0x87

	stc	exr, r0l	; retrieve and check exr value
	cmp.b	#0x87, r0l
	beq	.L19
	fail
.L19:
	test_h_gr16  0xa587 r0	; Register 0 modified by test procedure.
	test_gr_a5a5 1		; Make sure other general regs not disturbed
	test_gr_a5a5 2
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7
	
ldc_reg8_exr:	
	set_grs_a5a5
	set_ccr_zero

	ldc	#0, exr
	mov	#0x87, r0h
	ldc	r0h, exr	; set exr to 0x87

	stc	exr, r0l	; retrieve and check exr value
	cmp.b	#0x87, r0l
	beq	.L21
	fail
.L21:
	test_h_gr16  0x8787 r0	; Register 0 modified by test procedure.
	test_gr_a5a5 1		; Make sure other general regs not disturbed
	test_gr_a5a5 2
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_abs16_ccr:
	set_grs_a5a5
	set_ccr_zero

	ldc	@@byte_src:16, ccr	; abs16 src
	stc	ccr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a5ff er0	; ff in r0l, a5 elsewhere.
	test_gr_a5a5 1		; Make sure other general regs not disturbed
	test_gr_a5a5 2
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_abs16_exr:
	set_grs_a5a5
	set_ccr_zero

	ldc	#0, exr
	ldc	@@byte_src:16, exr	; abs16 src
	stc	exr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a587 er0	; 87 in r0l, a5 elsewhere.
	test_gr_a5a5 1		; Make sure other general regs not disturbed
	test_gr_a5a5 2
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_abs32_ccr:
	set_grs_a5a5
	set_ccr_zero

	ldc	@@byte_src:32, ccr	; abs32 src
	stc	ccr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a5ff er0	; ff in r0l, a5 elsewhere.
	test_gr_a5a5 1		; Make sure other general regs not disturbed
	test_gr_a5a5 2
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_abs32_exr:
	set_grs_a5a5
	set_ccr_zero

	ldc	#0, exr
	ldc	@@byte_src:32, exr	; abs32 src
	stc	exr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a587 er0	; 87 in r0l, a5 elsewhere.
	test_gr_a5a5 1		; Make sure other general regs not disturbed
	test_gr_a5a5 2
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_disp16_ccr:
	set_grs_a5a5
	set_ccr_zero

	mov	#byte_pre, er1
	ldc	@@(1:16, er1), ccr	; disp16 src
	stc	ccr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a5ff er0	; ff in r0l, a5 elsewhere.
	test_h_gr32 byte_pre, er1	; er1 still contains address
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_disp16_exr:
	set_grs_a5a5
	set_ccr_zero

	ldc	#0, exr
	mov	#byte_post, er1
	ldc	@@(-1:16, er1), exr	; disp16 src
	stc	exr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a587 er0	; 87 in r0l, a5 elsewhere.
	test_h_gr32 byte_post, er1	; er1 still contains address
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_disp32_ccr:
	set_grs_a5a5
	set_ccr_zero

	mov	#byte_pre, er1
	ldc	@@(1:32, er1), ccr	; disp32 src
	stc	ccr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a5ff er0	; ff in r0l, a5 elsewhere.
	test_h_gr32 byte_pre, er1	; er1 still contains address
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_disp32_exr:
	set_grs_a5a5
	set_ccr_zero

	ldc	#0, exr
	mov	#byte_post, er1
	ldc	@@(-1:32, er1), exr	; disp16 src
	stc	exr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a587 er0	; 87 in r0l, a5 elsewhere.
	test_h_gr32 byte_post, er1	; er1 still contains address
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_postinc_ccr:
	set_grs_a5a5
	set_ccr_zero

	mov	#byte_src, er1
	ldc	@@er1+, ccr	; postinc src
	stc	ccr, r0l	; copy into general reg

	test_h_gr32  0xa5a5a5ff er0	; ff in r0l, a5 elsewhere.
	test_h_gr32  byte_src+2, er1	; er1 still contains address
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7
	
ldc_postinc_exr:
	set_grs_a5a5
	set_ccr_zero

	ldc	#0, exr
	mov	#byte_src, er1
	ldc	@@er1+, exr	; postinc src
	stc	exr, r0l	; copy into general reg

	test_h_gr32  0xa5a5a587 er0	; 87 in r0l, a5 elsewhere.
	test_h_gr32  byte_src+2, er1	; er1 still contains address
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7
	
ldc_ind_ccr:
	set_grs_a5a5
	set_ccr_zero

	mov	#byte_src, er1
	ldc	@@er1, ccr	; postinc src
	stc	ccr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a5ff er0	; ff in r0l, a5 elsewhere.
	test_h_gr32 byte_src, er1	; er1 still contains address
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7
	
ldc_ind_exr:
	set_grs_a5a5
	set_ccr_zero

	ldc	#0, exr
	mov	#byte_src, er1
	ldc	@@er1, exr	; postinc src
	stc	exr, r0l	; copy into general reg

	test_h_gr32 0xa5a5a587 er0	; 87 in r0l, a5 elsewhere.
	test_h_gr32 byte_src, er1	; er1 still contains address
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7
	
.endif
	
.if (sim_cpu == h8sx)		; New vbr and sbr registers for h8sx
ldc_reg_sbr:	
	set_grs_a5a5
	set_ccr_zero

	mov	#0xaaaaaaaa, er0
	ldc	er0, sbr	; set sbr to 0xaaaaaaaa
 	stc	sbr, er1	; retreive and check sbr value

	test_h_gr32 0xaaaaaaaa er1
	test_h_gr32 0xaaaaaaaa er0 ; Register 0 modified by test procedure.
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

ldc_reg_vbr:	
	set_grs_a5a5
	set_ccr_zero

	mov	#0xaaaaaaaa, er0
	ldc	er0, vbr	; set sbr to 0xaaaaaaaa
	stc	vbr, er1	; retreive and check sbr value

	test_h_gr32 0xaaaaaaaa er1
	test_h_gr32 0xaaaaaaaa er0 ; Register 0 modified by test procedure.
	test_gr_a5a5 2		; Make sure other general regs not disturbed
	test_gr_a5a5 3
	test_gr_a5a5 4
	test_gr_a5a5 5
	test_gr_a5a5 6
	test_gr_a5a5 7

.endif
	pass

	exit 0
@


1.2.18.1
log
@Merge drow-cplus-branch to:
  cvs rtag -D 2003-12-14 00:00:00 UTC drow-cplus-merge-20031214 gdb+dejagnu
@
text
@@


1.1
log
@2003-04-13  Michael Snyder  <msnyder@@redhat.com>

	* configure.in: Add testsuite to extra_subdirs.
	* configure: Regenerate.

2003-04-13  Michael Snyder  <msnyder@@redhat.com>

	* sim/h8300: New directory.  Tests for Hitachi h8/300 family.
@
text
@d273 2
a274 2
	test_h_gr32 0xa5a5a5ff er0	; ff in r0l, a5 elsewhere.
	test_h_gr32 byte_post, er1	; er1 still contains address
d291 2
a292 2
	test_h_gr32 0xa5a5a587 er0	; 87 in r0l, a5 elsewhere.
	test_h_gr32 byte_post, er1	; er1 still contains address
@

