
DeviceProcessor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc7c  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800beb4  0800beb4  0000ceb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bfb4  0800bfb4  0000cfb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bfbc  0800bfbc  0000cfbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800bfc0  0800bfc0  0000cfc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000009  20000000  0800bfc4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000cec  2000000c  0800bfcd  0000d00c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000cf8  0800bfcd  0000dcf8  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000d009  2**0
                  CONTENTS, READONLY
 10 .debug_info   00022916  00000000  00000000  0000d03f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003fec  00000000  00000000  0002f955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001c68  00000000  00000000  00033948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001611  00000000  00000000  000355b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039b84  00000000  00000000  00036bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00025294  00000000  00000000  00070745  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00171b05  00000000  00000000  000959d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002074de  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007b5c  00000000  00000000  00207524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000074  00000000  00000000  0020f080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	0800be9c 	.word	0x0800be9c

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	0800be9c 	.word	0x0800be9c

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295
 8000288:	f04f 30ff 	movne.w	r0, #4294967295
 800028c:	f000 b97e 	b.w	800058c <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	460c      	mov	r4, r1
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d14d      	bne.n	8000350 <__udivmoddi4+0xa8>
 80002b4:	428a      	cmp	r2, r1
 80002b6:	460f      	mov	r7, r1
 80002b8:	4684      	mov	ip, r0
 80002ba:	4696      	mov	lr, r2
 80002bc:	fab2 f382 	clz	r3, r2
 80002c0:	d960      	bls.n	8000384 <__udivmoddi4+0xdc>
 80002c2:	b14b      	cbz	r3, 80002d8 <__udivmoddi4+0x30>
 80002c4:	fa02 fe03 	lsl.w	lr, r2, r3
 80002c8:	f1c3 0220 	rsb	r2, r3, #32
 80002cc:	409f      	lsls	r7, r3
 80002ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80002d2:	fa20 f202 	lsr.w	r2, r0, r2
 80002d6:	4317      	orrs	r7, r2
 80002d8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002dc:	fa1f f48e 	uxth.w	r4, lr
 80002e0:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80002e4:	fbb7 f1f6 	udiv	r1, r7, r6
 80002e8:	fb06 7711 	mls	r7, r6, r1, r7
 80002ec:	fb01 f004 	mul.w	r0, r1, r4
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	4290      	cmp	r0, r2
 80002f6:	d908      	bls.n	800030a <__udivmoddi4+0x62>
 80002f8:	eb1e 0202 	adds.w	r2, lr, r2
 80002fc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000300:	d202      	bcs.n	8000308 <__udivmoddi4+0x60>
 8000302:	4290      	cmp	r0, r2
 8000304:	f200 812d 	bhi.w	8000562 <__udivmoddi4+0x2ba>
 8000308:	4639      	mov	r1, r7
 800030a:	1a12      	subs	r2, r2, r0
 800030c:	fa1f fc8c 	uxth.w	ip, ip
 8000310:	fbb2 f0f6 	udiv	r0, r2, r6
 8000314:	fb06 2210 	mls	r2, r6, r0, r2
 8000318:	fb00 f404 	mul.w	r4, r0, r4
 800031c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000320:	4564      	cmp	r4, ip
 8000322:	d908      	bls.n	8000336 <__udivmoddi4+0x8e>
 8000324:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000328:	f100 32ff 	add.w	r2, r0, #4294967295
 800032c:	d202      	bcs.n	8000334 <__udivmoddi4+0x8c>
 800032e:	4564      	cmp	r4, ip
 8000330:	f200 811a 	bhi.w	8000568 <__udivmoddi4+0x2c0>
 8000334:	4610      	mov	r0, r2
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	ebac 0c04 	sub.w	ip, ip, r4
 800033e:	2100      	movs	r1, #0
 8000340:	b125      	cbz	r5, 800034c <__udivmoddi4+0xa4>
 8000342:	fa2c f303 	lsr.w	r3, ip, r3
 8000346:	2200      	movs	r2, #0
 8000348:	e9c5 3200 	strd	r3, r2, [r5]
 800034c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000350:	428b      	cmp	r3, r1
 8000352:	d905      	bls.n	8000360 <__udivmoddi4+0xb8>
 8000354:	b10d      	cbz	r5, 800035a <__udivmoddi4+0xb2>
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	2100      	movs	r1, #0
 800035c:	4608      	mov	r0, r1
 800035e:	e7f5      	b.n	800034c <__udivmoddi4+0xa4>
 8000360:	fab3 f183 	clz	r1, r3
 8000364:	2900      	cmp	r1, #0
 8000366:	d14d      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000368:	42a3      	cmp	r3, r4
 800036a:	f0c0 80f2 	bcc.w	8000552 <__udivmoddi4+0x2aa>
 800036e:	4290      	cmp	r0, r2
 8000370:	f080 80ef 	bcs.w	8000552 <__udivmoddi4+0x2aa>
 8000374:	4606      	mov	r6, r0
 8000376:	4623      	mov	r3, r4
 8000378:	4608      	mov	r0, r1
 800037a:	2d00      	cmp	r5, #0
 800037c:	d0e6      	beq.n	800034c <__udivmoddi4+0xa4>
 800037e:	e9c5 6300 	strd	r6, r3, [r5]
 8000382:	e7e3      	b.n	800034c <__udivmoddi4+0xa4>
 8000384:	2b00      	cmp	r3, #0
 8000386:	f040 80a2 	bne.w	80004ce <__udivmoddi4+0x226>
 800038a:	1a8a      	subs	r2, r1, r2
 800038c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000390:	fa1f f68e 	uxth.w	r6, lr
 8000394:	2101      	movs	r1, #1
 8000396:	fbb2 f4f7 	udiv	r4, r2, r7
 800039a:	fb07 2014 	mls	r0, r7, r4, r2
 800039e:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003a2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003a6:	fb06 f004 	mul.w	r0, r6, r4
 80003aa:	4290      	cmp	r0, r2
 80003ac:	d90f      	bls.n	80003ce <__udivmoddi4+0x126>
 80003ae:	eb1e 0202 	adds.w	r2, lr, r2
 80003b2:	f104 38ff 	add.w	r8, r4, #4294967295
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	4290      	cmp	r0, r2
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80c8 	beq.w	800055c <__udivmoddi4+0x2b4>
 80003cc:	4644      	mov	r4, r8
 80003ce:	1a12      	subs	r2, r2, r0
 80003d0:	fa1f fc8c 	uxth.w	ip, ip
 80003d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80003d8:	fb07 2210 	mls	r2, r7, r0, r2
 80003dc:	fb00 f606 	mul.w	r6, r0, r6
 80003e0:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80003e4:	4566      	cmp	r6, ip
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x152>
 80003e8:	eb1e 0c0c 	adds.w	ip, lr, ip
 80003ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f0:	d202      	bcs.n	80003f8 <__udivmoddi4+0x150>
 80003f2:	4566      	cmp	r6, ip
 80003f4:	f200 80bb 	bhi.w	800056e <__udivmoddi4+0x2c6>
 80003f8:	4610      	mov	r0, r2
 80003fa:	ebac 0c06 	sub.w	ip, ip, r6
 80003fe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa04 fe01 	lsl.w	lr, r4, r1
 800040e:	fa22 f706 	lsr.w	r7, r2, r6
 8000412:	fa20 fc06 	lsr.w	ip, r0, r6
 8000416:	40f4      	lsrs	r4, r6
 8000418:	408a      	lsls	r2, r1
 800041a:	431f      	orrs	r7, r3
 800041c:	ea4e 030c 	orr.w	r3, lr, ip
 8000420:	fa00 fe01 	lsl.w	lr, r0, r1
 8000424:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000428:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800042c:	fa1f fc87 	uxth.w	ip, r7
 8000430:	fbb4 f0f8 	udiv	r0, r4, r8
 8000434:	fb08 4410 	mls	r4, r8, r0, r4
 8000438:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800043c:	fb00 f90c 	mul.w	r9, r0, ip
 8000440:	45a1      	cmp	r9, r4
 8000442:	d90e      	bls.n	8000462 <__udivmoddi4+0x1ba>
 8000444:	193c      	adds	r4, r7, r4
 8000446:	f100 3aff 	add.w	sl, r0, #4294967295
 800044a:	bf2c      	ite	cs
 800044c:	f04f 0b01 	movcs.w	fp, #1
 8000450:	f04f 0b00 	movcc.w	fp, #0
 8000454:	45a1      	cmp	r9, r4
 8000456:	d903      	bls.n	8000460 <__udivmoddi4+0x1b8>
 8000458:	f1bb 0f00 	cmp.w	fp, #0
 800045c:	f000 8093 	beq.w	8000586 <__udivmoddi4+0x2de>
 8000460:	4650      	mov	r0, sl
 8000462:	eba4 0409 	sub.w	r4, r4, r9
 8000466:	fa1f f983 	uxth.w	r9, r3
 800046a:	fbb4 f3f8 	udiv	r3, r4, r8
 800046e:	fb08 4413 	mls	r4, r8, r3, r4
 8000472:	fb03 fc0c 	mul.w	ip, r3, ip
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	45a4      	cmp	ip, r4
 800047c:	d906      	bls.n	800048c <__udivmoddi4+0x1e4>
 800047e:	193c      	adds	r4, r7, r4
 8000480:	f103 38ff 	add.w	r8, r3, #4294967295
 8000484:	d201      	bcs.n	800048a <__udivmoddi4+0x1e2>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d87a      	bhi.n	8000580 <__udivmoddi4+0x2d8>
 800048a:	4643      	mov	r3, r8
 800048c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000490:	eba4 040c 	sub.w	r4, r4, ip
 8000494:	fba0 9802 	umull	r9, r8, r0, r2
 8000498:	4544      	cmp	r4, r8
 800049a:	46cc      	mov	ip, r9
 800049c:	4643      	mov	r3, r8
 800049e:	d302      	bcc.n	80004a6 <__udivmoddi4+0x1fe>
 80004a0:	d106      	bne.n	80004b0 <__udivmoddi4+0x208>
 80004a2:	45ce      	cmp	lr, r9
 80004a4:	d204      	bcs.n	80004b0 <__udivmoddi4+0x208>
 80004a6:	3801      	subs	r0, #1
 80004a8:	ebb9 0c02 	subs.w	ip, r9, r2
 80004ac:	eb68 0307 	sbc.w	r3, r8, r7
 80004b0:	b15d      	cbz	r5, 80004ca <__udivmoddi4+0x222>
 80004b2:	ebbe 020c 	subs.w	r2, lr, ip
 80004b6:	eb64 0403 	sbc.w	r4, r4, r3
 80004ba:	fa04 f606 	lsl.w	r6, r4, r6
 80004be:	fa22 f301 	lsr.w	r3, r2, r1
 80004c2:	40cc      	lsrs	r4, r1
 80004c4:	431e      	orrs	r6, r3
 80004c6:	e9c5 6400 	strd	r6, r4, [r5]
 80004ca:	2100      	movs	r1, #0
 80004cc:	e73e      	b.n	800034c <__udivmoddi4+0xa4>
 80004ce:	fa02 fe03 	lsl.w	lr, r2, r3
 80004d2:	f1c3 0120 	rsb	r1, r3, #32
 80004d6:	fa04 f203 	lsl.w	r2, r4, r3
 80004da:	fa00 fc03 	lsl.w	ip, r0, r3
 80004de:	40cc      	lsrs	r4, r1
 80004e0:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80004e4:	fa20 f101 	lsr.w	r1, r0, r1
 80004e8:	fa1f f68e 	uxth.w	r6, lr
 80004ec:	fbb4 f0f7 	udiv	r0, r4, r7
 80004f0:	430a      	orrs	r2, r1
 80004f2:	fb07 4410 	mls	r4, r7, r0, r4
 80004f6:	0c11      	lsrs	r1, r2, #16
 80004f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80004fc:	fb00 f406 	mul.w	r4, r0, r6
 8000500:	428c      	cmp	r4, r1
 8000502:	d90e      	bls.n	8000522 <__udivmoddi4+0x27a>
 8000504:	eb1e 0101 	adds.w	r1, lr, r1
 8000508:	f100 38ff 	add.w	r8, r0, #4294967295
 800050c:	bf2c      	ite	cs
 800050e:	f04f 0901 	movcs.w	r9, #1
 8000512:	f04f 0900 	movcc.w	r9, #0
 8000516:	428c      	cmp	r4, r1
 8000518:	d902      	bls.n	8000520 <__udivmoddi4+0x278>
 800051a:	f1b9 0f00 	cmp.w	r9, #0
 800051e:	d02c      	beq.n	800057a <__udivmoddi4+0x2d2>
 8000520:	4640      	mov	r0, r8
 8000522:	1b09      	subs	r1, r1, r4
 8000524:	b292      	uxth	r2, r2
 8000526:	fbb1 f4f7 	udiv	r4, r1, r7
 800052a:	fb07 1114 	mls	r1, r7, r4, r1
 800052e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000532:	fb04 f106 	mul.w	r1, r4, r6
 8000536:	4291      	cmp	r1, r2
 8000538:	d907      	bls.n	800054a <__udivmoddi4+0x2a2>
 800053a:	eb1e 0202 	adds.w	r2, lr, r2
 800053e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000542:	d201      	bcs.n	8000548 <__udivmoddi4+0x2a0>
 8000544:	4291      	cmp	r1, r2
 8000546:	d815      	bhi.n	8000574 <__udivmoddi4+0x2cc>
 8000548:	4644      	mov	r4, r8
 800054a:	1a52      	subs	r2, r2, r1
 800054c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000550:	e721      	b.n	8000396 <__udivmoddi4+0xee>
 8000552:	1a86      	subs	r6, r0, r2
 8000554:	eb64 0303 	sbc.w	r3, r4, r3
 8000558:	2001      	movs	r0, #1
 800055a:	e70e      	b.n	800037a <__udivmoddi4+0xd2>
 800055c:	3c02      	subs	r4, #2
 800055e:	4472      	add	r2, lr
 8000560:	e735      	b.n	80003ce <__udivmoddi4+0x126>
 8000562:	3902      	subs	r1, #2
 8000564:	4472      	add	r2, lr
 8000566:	e6d0      	b.n	800030a <__udivmoddi4+0x62>
 8000568:	44f4      	add	ip, lr
 800056a:	3802      	subs	r0, #2
 800056c:	e6e3      	b.n	8000336 <__udivmoddi4+0x8e>
 800056e:	44f4      	add	ip, lr
 8000570:	3802      	subs	r0, #2
 8000572:	e742      	b.n	80003fa <__udivmoddi4+0x152>
 8000574:	3c02      	subs	r4, #2
 8000576:	4472      	add	r2, lr
 8000578:	e7e7      	b.n	800054a <__udivmoddi4+0x2a2>
 800057a:	3802      	subs	r0, #2
 800057c:	4471      	add	r1, lr
 800057e:	e7d0      	b.n	8000522 <__udivmoddi4+0x27a>
 8000580:	3b02      	subs	r3, #2
 8000582:	443c      	add	r4, r7
 8000584:	e782      	b.n	800048c <__udivmoddi4+0x1e4>
 8000586:	3802      	subs	r0, #2
 8000588:	443c      	add	r4, r7
 800058a:	e76a      	b.n	8000462 <__udivmoddi4+0x1ba>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <LL_AHB2_GRP1_EnableClock>:
  *
  *        (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR1, Periphs);
 8000598:	4b0a      	ldr	r3, [pc, #40]	@ (80005c4 <LL_AHB2_GRP1_EnableClock+0x34>)
 800059a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800059e:	4909      	ldr	r1, [pc, #36]	@ (80005c4 <LL_AHB2_GRP1_EnableClock+0x34>)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	4313      	orrs	r3, r2
 80005a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR1, Periphs);
 80005a8:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <LL_AHB2_GRP1_EnableClock+0x34>)
 80005aa:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4013      	ands	r3, r2
 80005b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005b4:	68fb      	ldr	r3, [r7, #12]
}
 80005b6:	bf00      	nop
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	46020c00 	.word	0x46020c00

080005c8 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80005d0:	4b0a      	ldr	r3, [pc, #40]	@ (80005fc <LL_APB1_GRP2_EnableClock+0x34>)
 80005d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80005d6:	4909      	ldr	r1, [pc, #36]	@ (80005fc <LL_APB1_GRP2_EnableClock+0x34>)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	4313      	orrs	r3, r2
 80005dc:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80005e0:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <LL_APB1_GRP2_EnableClock+0x34>)
 80005e2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4013      	ands	r3, r2
 80005ea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005ec:	68fb      	ldr	r3, [r7, #12]
}
 80005ee:	bf00      	nop
 80005f0:	3714      	adds	r7, #20
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	46020c00 	.word	0x46020c00

08000600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000604:	f001 faea 	bl	8001bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000608:	f000 f88d 	bl	8000726 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 800060c:	f000 f820 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000610:	f000 fcb4 	bl	8000f7c <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000614:	f000 f8ee 	bl	80007f4 <MX_GPDMA1_Init>
  MX_ADC1_Init();
 8000618:	f000 f894 	bl	8000744 <MX_ADC1_Init>
  MX_ICACHE_Init();
 800061c:	f000 f90a 	bl	8000834 <MX_ICACHE_Init>
  MX_UCPD1_Init();
 8000620:	f000 fbf8 	bl	8000e14 <MX_UCPD1_Init>
  MX_USART1_UART_Init();
 8000624:	f000 fc2c 	bl	8000e80 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000628:	f000 f918 	bl	800085c <MX_SPI1_Init>
  MX_FLASH_Init();
 800062c:	f000 f8d0 	bl	80007d0 <MX_FLASH_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000630:	f000 fc72 	bl	8000f18 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM15_Init();
 8000634:	f000 faa8 	bl	8000b88 <MX_TIM15_Init>
  MX_TIM16_Init();
 8000638:	f000 faf8 	bl	8000c2c <MX_TIM16_Init>
  MX_TIM17_Init();
 800063c:	f000 fb70 	bl	8000d20 <MX_TIM17_Init>
  MX_TIM8_Init();
 8000640:	f000 f9ea 	bl	8000a18 <MX_TIM8_Init>
  MX_SPI3_Init();
 8000644:	f000 f97a 	bl	800093c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  //HAL_SPI_Transmit(&hspi1, spiTxBuffer1, 10, 1000);
  //HAL_DELAY(3000);
  run_device();
 8000648:	f001 fa74 	bl	8001b34 <run_device>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <main+0x4c>

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b09e      	sub	sp, #120	@ 0x78
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0318 	add.w	r3, r7, #24
 800065a:	2260      	movs	r2, #96	@ 0x60
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f00b fbef 	bl	800be42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	463b      	mov	r3, r7
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
 8000670:	611a      	str	r2, [r3, #16]
 8000672:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000674:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8000678:	f004 f950 	bl	800491c <HAL_PWREx_ControlVoltageScaling>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000682:	f000 fda9 	bl	80011d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8000686:	2362      	movs	r3, #98	@ 0x62
 8000688:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSIK;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800068e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000694:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000696:	2310      	movs	r3, #16
 8000698:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800069a:	2310      	movs	r3, #16
 800069c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIKClockRange = RCC_MSIKRANGE_4;
 800069e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80006a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIKState = RCC_MSIK_ON;
 80006a4:	2310      	movs	r3, #16
 80006a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a8:	2302      	movs	r3, #2
 80006aa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ac:	2302      	movs	r3, #2
 80006ae:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006b4:	2301      	movs	r3, #1
 80006b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 20;
 80006b8:	2314      	movs	r3, #20
 80006ba:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006bc:	2302      	movs	r3, #2
 80006be:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c4:	2302      	movs	r3, #2
 80006c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80006c8:	230c      	movs	r3, #12
 80006ca:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0318 	add.w	r3, r7, #24
 80006d4:	4618      	mov	r0, r3
 80006d6:	f004 fa2d 	bl	8004b34 <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e0:	f000 fd7a 	bl	80011d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	231f      	movs	r3, #31
 80006e6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2303      	movs	r3, #3
 80006ea:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006fc:	463b      	mov	r3, r7
 80006fe:	2104      	movs	r1, #4
 8000700:	4618      	mov	r0, r3
 8000702:	f005 f8f3 	bl	80058ec <HAL_RCC_ClockConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800070c:	f000 fd64 	bl	80011d8 <Error_Handler>
  }

  /** MCO configuration
  */
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_8);
 8000710:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8000714:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8000718:	2000      	movs	r0, #0
 800071a:	f005 fad9 	bl	8005cd0 <HAL_RCC_MCOConfig>
}
 800071e:	bf00      	nop
 8000720:	3778      	adds	r7, #120	@ 0x78
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 800072a:	f004 f9e3 	bl	8004af4 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800072e:	2002      	movs	r0, #2
 8000730:	f004 f980 	bl	8004a34 <HAL_PWREx_ConfigSupply>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemPower_Config+0x18>
  {
    Error_Handler();
 800073a:	f000 fd4d 	bl	80011d8 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
	...

08000744 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000748:	4b1f      	ldr	r3, [pc, #124]	@ (80007c8 <MX_ADC1_Init+0x84>)
 800074a:	4a20      	ldr	r2, [pc, #128]	@ (80007cc <MX_ADC1_Init+0x88>)
 800074c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 800074e:	4b1e      	ldr	r3, [pc, #120]	@ (80007c8 <MX_ADC1_Init+0x84>)
 8000750:	f44f 1230 	mov.w	r2, #2883584	@ 0x2c0000
 8000754:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 8000756:	4b1c      	ldr	r3, [pc, #112]	@ (80007c8 <MX_ADC1_Init+0x84>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 800075c:	4b1a      	ldr	r3, [pc, #104]	@ (80007c8 <MX_ADC1_Init+0x84>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000762:	4b19      	ldr	r3, [pc, #100]	@ (80007c8 <MX_ADC1_Init+0x84>)
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000768:	4b17      	ldr	r3, [pc, #92]	@ (80007c8 <MX_ADC1_Init+0x84>)
 800076a:	2204      	movs	r2, #4
 800076c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800076e:	4b16      	ldr	r3, [pc, #88]	@ (80007c8 <MX_ADC1_Init+0x84>)
 8000770:	2200      	movs	r2, #0
 8000772:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000774:	4b14      	ldr	r3, [pc, #80]	@ (80007c8 <MX_ADC1_Init+0x84>)
 8000776:	2201      	movs	r2, #1
 8000778:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 1;
 800077c:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <MX_ADC1_Init+0x84>)
 800077e:	2201      	movs	r2, #1
 8000780:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000782:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <MX_ADC1_Init+0x84>)
 8000784:	2200      	movs	r2, #0
 8000786:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800078a:	4b0f      	ldr	r3, [pc, #60]	@ (80007c8 <MX_ADC1_Init+0x84>)
 800078c:	2200      	movs	r2, #0
 800078e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000792:	4b0d      	ldr	r3, [pc, #52]	@ (80007c8 <MX_ADC1_Init+0x84>)
 8000794:	2200      	movs	r2, #0
 8000796:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000798:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_ADC1_Init+0x84>)
 800079a:	2200      	movs	r2, #0
 800079c:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800079e:	4b0a      	ldr	r3, [pc, #40]	@ (80007c8 <MX_ADC1_Init+0x84>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80007a4:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_ADC1_Init+0x84>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80007aa:	4b07      	ldr	r3, [pc, #28]	@ (80007c8 <MX_ADC1_Init+0x84>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_ADC1_Init+0x84>)
 80007b4:	f001 fbfa 	bl	8001fac <HAL_ADC_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 80007be:	f000 fd0b 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000028 	.word	0x20000028
 80007cc:	42028000 	.word	0x42028000

080007d0 <MX_FLASH_Init>:
  * @brief FLASH Initialization Function
  * @param None
  * @retval None
  */
static void MX_FLASH_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END FLASH_Init 0 */

  /* USER CODE BEGIN FLASH_Init 1 */

  /* USER CODE END FLASH_Init 1 */
  if (HAL_FLASH_Unlock() != HAL_OK)
 80007d4:	f002 fd92 	bl	80032fc <HAL_FLASH_Unlock>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_FLASH_Init+0x12>
  {
    Error_Handler();
 80007de:	f000 fcfb 	bl	80011d8 <Error_Handler>
  }
  if (HAL_FLASH_Lock() != HAL_OK)
 80007e2:	f002 fdad 	bl	8003340 <HAL_FLASH_Lock>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_FLASH_Init+0x20>
  {
    Error_Handler();
 80007ec:	f000 fcf4 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN FLASH_Init 2 */

  /* USER CODE END FLASH_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80007fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <MX_GPDMA1_Init+0x3c>)
 80007fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000800:	4a0b      	ldr	r2, [pc, #44]	@ (8000830 <MX_GPDMA1_Init+0x3c>)
 8000802:	f043 0301 	orr.w	r3, r3, #1
 8000806:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <MX_GPDMA1_Init+0x3c>)
 800080c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000810:	f003 0301 	and.w	r3, r3, #1
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel12_IRQn, 0, 0);
 8000818:	2200      	movs	r2, #0
 800081a:	2100      	movs	r1, #0
 800081c:	2054      	movs	r0, #84	@ 0x54
 800081e:	f001 ff47 	bl	80026b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel12_IRQn);
 8000822:	2054      	movs	r0, #84	@ 0x54
 8000824:	f001 ff5e 	bl	80026e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8000828:	bf00      	nop
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	46020c00 	.word	0x46020c00

08000834 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000838:	2000      	movs	r0, #0
 800083a:	f002 ffc7 	bl	80037cc <HAL_ICACHE_ConfigAssociativityMode>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000844:	f000 fcc8 	bl	80011d8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000848:	f002 ffe0 	bl	800380c <HAL_ICACHE_Enable>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000852:	f000 fcc1 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800086c:	4b31      	ldr	r3, [pc, #196]	@ (8000934 <MX_SPI1_Init+0xd8>)
 800086e:	4a32      	ldr	r2, [pc, #200]	@ (8000938 <MX_SPI1_Init+0xdc>)
 8000870:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000872:	4b30      	ldr	r3, [pc, #192]	@ (8000934 <MX_SPI1_Init+0xd8>)
 8000874:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000878:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800087a:	4b2e      	ldr	r3, [pc, #184]	@ (8000934 <MX_SPI1_Init+0xd8>)
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000880:	4b2c      	ldr	r3, [pc, #176]	@ (8000934 <MX_SPI1_Init+0xd8>)
 8000882:	2207      	movs	r2, #7
 8000884:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000886:	4b2b      	ldr	r3, [pc, #172]	@ (8000934 <MX_SPI1_Init+0xd8>)
 8000888:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800088c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800088e:	4b29      	ldr	r3, [pc, #164]	@ (8000934 <MX_SPI1_Init+0xd8>)
 8000890:	2200      	movs	r2, #0
 8000892:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000894:	4b27      	ldr	r3, [pc, #156]	@ (8000934 <MX_SPI1_Init+0xd8>)
 8000896:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800089a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800089c:	4b25      	ldr	r3, [pc, #148]	@ (8000934 <MX_SPI1_Init+0xd8>)
 800089e:	2200      	movs	r2, #0
 80008a0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008a2:	4b24      	ldr	r3, [pc, #144]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008a8:	4b22      	ldr	r3, [pc, #136]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008ae:	4b21      	ldr	r3, [pc, #132]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 80008b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008b6:	2207      	movs	r2, #7
 80008b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80008c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80008c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80008ce:	4b19      	ldr	r3, [pc, #100]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80008d4:	4b17      	ldr	r3, [pc, #92]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80008da:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008dc:	2200      	movs	r2, #0
 80008de:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80008e0:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80008e6:	4b13      	ldr	r3, [pc, #76]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80008ec:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80008f2:	4b10      	ldr	r3, [pc, #64]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008f8:	480e      	ldr	r0, [pc, #56]	@ (8000934 <MX_SPI1_Init+0xd8>)
 80008fa:	f008 f897 	bl	8008a2c <HAL_SPI_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_SPI1_Init+0xac>
  {
    Error_Handler();
 8000904:	f000 fc68 	bl	80011d8 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8000908:	2300      	movs	r3, #0
 800090a:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 800090c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000910:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	4619      	mov	r1, r3
 800091a:	4806      	ldr	r0, [pc, #24]	@ (8000934 <MX_SPI1_Init+0xd8>)
 800091c:	f008 f9b7 	bl	8008c8e <HAL_SPIEx_SetConfigAutonomousMode>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_SPI1_Init+0xce>
  {
    Error_Handler();
 8000926:	f000 fc57 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	3710      	adds	r7, #16
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	200000b4 	.word	0x200000b4
 8000938:	40013000 	.word	0x40013000

0800093c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800094c:	4b30      	ldr	r3, [pc, #192]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 800094e:	4a31      	ldr	r2, [pc, #196]	@ (8000a14 <MX_SPI3_Init+0xd8>)
 8000950:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000952:	4b2f      	ldr	r3, [pc, #188]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 8000954:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000958:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800095a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000960:	4b2b      	ldr	r3, [pc, #172]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 8000962:	2207      	movs	r2, #7
 8000964:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000966:	4b2a      	ldr	r3, [pc, #168]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800096c:	4b28      	ldr	r3, [pc, #160]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 800096e:	2200      	movs	r2, #0
 8000970:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000972:	4b27      	ldr	r3, [pc, #156]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 8000974:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000978:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800097a:	4b25      	ldr	r3, [pc, #148]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 800097c:	2200      	movs	r2, #0
 800097e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000980:	4b23      	ldr	r3, [pc, #140]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 8000982:	2200      	movs	r2, #0
 8000984:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000986:	4b22      	ldr	r3, [pc, #136]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 8000988:	2200      	movs	r2, #0
 800098a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800098c:	4b20      	ldr	r3, [pc, #128]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 800098e:	2200      	movs	r2, #0
 8000990:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x7;
 8000992:	4b1f      	ldr	r3, [pc, #124]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 8000994:	2207      	movs	r2, #7
 8000996:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000998:	4b1d      	ldr	r3, [pc, #116]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 800099a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800099e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80009ac:	4b18      	ldr	r3, [pc, #96]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80009b2:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80009b8:	4b15      	ldr	r3, [pc, #84]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80009be:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80009c4:	4b12      	ldr	r3, [pc, #72]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi3.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80009ca:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi3.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009d6:	480e      	ldr	r0, [pc, #56]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009d8:	f008 f828 	bl	8008a2c <HAL_SPI_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_SPI3_Init+0xaa>
  {
    Error_Handler();
 80009e2:	f000 fbf9 	bl	80011d8 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80009e6:	2300      	movs	r3, #0
 80009e8:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP2_LPDMA_CH0_TCF_TRG;
 80009ea:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80009ee:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80009f0:	2300      	movs	r3, #0
 80009f2:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi3, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80009f4:	1d3b      	adds	r3, r7, #4
 80009f6:	4619      	mov	r1, r3
 80009f8:	4805      	ldr	r0, [pc, #20]	@ (8000a10 <MX_SPI3_Init+0xd4>)
 80009fa:	f008 f948 	bl	8008c8e <HAL_SPIEx_SetConfigAutonomousMode>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_SPI3_Init+0xcc>
  {
    Error_Handler();
 8000a04:	f000 fbe8 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a08:	bf00      	nop
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000144 	.word	0x20000144
 8000a14:	46002000 	.word	0x46002000

08000a18 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b09c      	sub	sp, #112	@ 0x70
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a1e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a2c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a38:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
 8000a48:	615a      	str	r2, [r3, #20]
 8000a4a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	2234      	movs	r2, #52	@ 0x34
 8000a50:	2100      	movs	r1, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f00b f9f5 	bl	800be42 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000a58:	4b49      	ldr	r3, [pc, #292]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000a5a:	4a4a      	ldr	r2, [pc, #296]	@ (8000b84 <MX_TIM8_Init+0x16c>)
 8000a5c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000a5e:	4b48      	ldr	r3, [pc, #288]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a64:	4b46      	ldr	r3, [pc, #280]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000a6a:	4b45      	ldr	r3, [pc, #276]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000a6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a70:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a72:	4b43      	ldr	r3, [pc, #268]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000a78:	4b41      	ldr	r3, [pc, #260]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a7e:	4b40      	ldr	r3, [pc, #256]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000a80:	2280      	movs	r2, #128	@ 0x80
 8000a82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000a84:	483e      	ldr	r0, [pc, #248]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000a86:	f008 f943 	bl	8008d10 <HAL_TIM_Base_Init>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8000a90:	f000 fba2 	bl	80011d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a98:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000a9a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4837      	ldr	r0, [pc, #220]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000aa2:	f008 fd2f 	bl	8009504 <HAL_TIM_ConfigClockSource>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8000aac:	f000 fb94 	bl	80011d8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8000ab0:	4833      	ldr	r0, [pc, #204]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000ab2:	f008 f984 	bl	8008dbe <HAL_TIM_OC_Init>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8000abc:	f000 fb8c 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000acc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	482b      	ldr	r0, [pc, #172]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000ad4:	f009 fbb0 	bl	800a238 <HAL_TIMEx_MasterConfigSynchronization>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8000ade:	f000 fb7b 	bl	80011d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000ae2:	2330      	movs	r3, #48	@ 0x30
 8000ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 2;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aea:	2300      	movs	r3, #0
 8000aec:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000aee:	2300      	movs	r3, #0
 8000af0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000af6:	2300      	movs	r3, #0
 8000af8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000afa:	2300      	movs	r3, #0
 8000afc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000afe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b02:	2200      	movs	r2, #0
 8000b04:	4619      	mov	r1, r3
 8000b06:	481e      	ldr	r0, [pc, #120]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000b08:	f008 fb6e 	bl	80091e8 <HAL_TIM_OC_ConfigChannel>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8000b12:	f000 fb61 	bl	80011d8 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 8000b16:	4b1a      	ldr	r3, [pc, #104]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	699a      	ldr	r2, [r3, #24]
 8000b1c:	4b18      	ldr	r3, [pc, #96]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f042 0208 	orr.w	r2, r2, #8
 8000b24:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b26:	2300      	movs	r3, #0
 8000b28:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b36:	2300      	movs	r3, #0
 8000b38:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b3e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000b44:	2300      	movs	r3, #0
 8000b46:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000b4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000b50:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000b56:	2300      	movs	r3, #0
 8000b58:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	4619      	mov	r1, r3
 8000b62:	4807      	ldr	r0, [pc, #28]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000b64:	f009 fc2a 	bl	800a3bc <HAL_TIMEx_ConfigBreakDeadTime>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 8000b6e:	f000 fb33 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000b72:	4803      	ldr	r0, [pc, #12]	@ (8000b80 <MX_TIM8_Init+0x168>)
 8000b74:	f000 fd8e 	bl	8001694 <HAL_TIM_MspPostInit>

}
 8000b78:	bf00      	nop
 8000b7a:	3770      	adds	r7, #112	@ 0x70
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	200001d4 	.word	0x200001d4
 8000b84:	40013400 	.word	0x40013400

08000b88 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b088      	sub	sp, #32
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b8e:	f107 0310 	add.w	r3, r7, #16
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9c:	1d3b      	adds	r3, r7, #4
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]
 8000ba4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000ba8:	4a1f      	ldr	r2, [pc, #124]	@ (8000c28 <MX_TIM15_Init+0xa0>)
 8000baa:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000bac:	4b1d      	ldr	r3, [pc, #116]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8000bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000bba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bbe:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bc0:	4b18      	ldr	r3, [pc, #96]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000bc6:	4b17      	ldr	r3, [pc, #92]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000bcc:	4b15      	ldr	r3, [pc, #84]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000bce:	2280      	movs	r2, #128	@ 0x80
 8000bd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000bd2:	4814      	ldr	r0, [pc, #80]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000bd4:	f008 f89c 	bl	8008d10 <HAL_TIM_Base_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000bde:	f000 fafb 	bl	80011d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000be2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000be6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000be8:	f107 0310 	add.w	r3, r7, #16
 8000bec:	4619      	mov	r1, r3
 8000bee:	480d      	ldr	r0, [pc, #52]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000bf0:	f008 fc88 	bl	8009504 <HAL_TIM_ConfigClockSource>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8000bfa:	f000 faed 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4806      	ldr	r0, [pc, #24]	@ (8000c24 <MX_TIM15_Init+0x9c>)
 8000c0c:	f009 fb14 	bl	800a238 <HAL_TIMEx_MasterConfigSynchronization>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8000c16:	f000 fadf 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000c1a:	bf00      	nop
 8000c1c:	3720      	adds	r7, #32
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	20000220 	.word	0x20000220
 8000c28:	40014000 	.word	0x40014000

08000c2c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b094      	sub	sp, #80	@ 0x50
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c32:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
 8000c40:	611a      	str	r2, [r3, #16]
 8000c42:	615a      	str	r2, [r3, #20]
 8000c44:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c46:	463b      	mov	r3, r7
 8000c48:	2234      	movs	r2, #52	@ 0x34
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f00b f8f8 	bl	800be42 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000c52:	4b31      	ldr	r3, [pc, #196]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000c54:	4a31      	ldr	r2, [pc, #196]	@ (8000d1c <MX_TIM16_Init+0xf0>)
 8000c56:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8000c58:	4b2f      	ldr	r3, [pc, #188]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8000c64:	4b2c      	ldr	r3, [pc, #176]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000c66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c6a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c6c:	4b2a      	ldr	r3, [pc, #168]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000c72:	4b29      	ldr	r3, [pc, #164]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c78:	4b27      	ldr	r3, [pc, #156]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000c7a:	2280      	movs	r2, #128	@ 0x80
 8000c7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000c7e:	4826      	ldr	r0, [pc, #152]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000c80:	f008 f846 	bl	8008d10 <HAL_TIM_Base_Init>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8000c8a:	f000 faa5 	bl	80011d8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 8000c8e:	4822      	ldr	r0, [pc, #136]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000c90:	f008 f895 	bl	8008dbe <HAL_TIM_OC_Init>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8000c9a:	f000 fa9d 	bl	80011d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000caa:	2300      	movs	r3, #0
 8000cac:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4815      	ldr	r0, [pc, #84]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000cc4:	f008 fa90 	bl	80091e8 <HAL_TIM_OC_ConfigChannel>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8000cce:	f000 fa83 	bl	80011d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ce6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000cf4:	463b      	mov	r3, r7
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4807      	ldr	r0, [pc, #28]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000cfa:	f009 fb5f 	bl	800a3bc <HAL_TIMEx_ConfigBreakDeadTime>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8000d04:	f000 fa68 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8000d08:	4803      	ldr	r0, [pc, #12]	@ (8000d18 <MX_TIM16_Init+0xec>)
 8000d0a:	f000 fcc3 	bl	8001694 <HAL_TIM_MspPostInit>

}
 8000d0e:	bf00      	nop
 8000d10:	3750      	adds	r7, #80	@ 0x50
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	2000026c 	.word	0x2000026c
 8000d1c:	40014400 	.word	0x40014400

08000d20 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b094      	sub	sp, #80	@ 0x50
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d26:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	605a      	str	r2, [r3, #4]
 8000d30:	609a      	str	r2, [r3, #8]
 8000d32:	60da      	str	r2, [r3, #12]
 8000d34:	611a      	str	r2, [r3, #16]
 8000d36:	615a      	str	r2, [r3, #20]
 8000d38:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d3a:	463b      	mov	r3, r7
 8000d3c:	2234      	movs	r2, #52	@ 0x34
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f00b f87e 	bl	800be42 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000d46:	4b31      	ldr	r3, [pc, #196]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000d48:	4a31      	ldr	r2, [pc, #196]	@ (8000e10 <MX_TIM17_Init+0xf0>)
 8000d4a:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000d4c:	4b2f      	ldr	r3, [pc, #188]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d52:	4b2e      	ldr	r3, [pc, #184]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000d58:	4b2c      	ldr	r3, [pc, #176]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000d5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d5e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d60:	4b2a      	ldr	r3, [pc, #168]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000d66:	4b29      	ldr	r3, [pc, #164]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d6c:	4b27      	ldr	r3, [pc, #156]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000d6e:	2280      	movs	r2, #128	@ 0x80
 8000d70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000d72:	4826      	ldr	r0, [pc, #152]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000d74:	f007 ffcc 	bl	8008d10 <HAL_TIM_Base_Init>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8000d7e:	f000 fa2b 	bl	80011d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000d82:	4822      	ldr	r0, [pc, #136]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000d84:	f008 f9ce 	bl	8009124 <HAL_TIM_PWM_Init>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8000d8e:	f000 fa23 	bl	80011d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d92:	2360      	movs	r3, #96	@ 0x60
 8000d94:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8000d96:	2300      	movs	r3, #0
 8000d98:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000da2:	2300      	movs	r3, #0
 8000da4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000da6:	2300      	movs	r3, #0
 8000da8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000daa:	2300      	movs	r3, #0
 8000dac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dae:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000db2:	2200      	movs	r2, #0
 8000db4:	4619      	mov	r1, r3
 8000db6:	4815      	ldr	r0, [pc, #84]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000db8:	f008 fa90 	bl	80092dc <HAL_TIM_PWM_ConfigChannel>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8000dc2:	f000 fa09 	bl	80011d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000dda:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dde:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000de4:	2300      	movs	r3, #0
 8000de6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000de8:	463b      	mov	r3, r7
 8000dea:	4619      	mov	r1, r3
 8000dec:	4807      	ldr	r0, [pc, #28]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000dee:	f009 fae5 	bl	800a3bc <HAL_TIMEx_ConfigBreakDeadTime>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8000df8:	f000 f9ee 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000dfc:	4803      	ldr	r0, [pc, #12]	@ (8000e0c <MX_TIM17_Init+0xec>)
 8000dfe:	f000 fc49 	bl	8001694 <HAL_TIM_MspPostInit>

}
 8000e02:	bf00      	nop
 8000e04:	3750      	adds	r7, #80	@ 0x50
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	200002b8 	.word	0x200002b8
 8000e10:	40014800 	.word	0x40014800

08000e14 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	605a      	str	r2, [r3, #4]
 8000e22:	609a      	str	r2, [r3, #8]
 8000e24:	60da      	str	r2, [r3, #12]
 8000e26:	611a      	str	r2, [r3, #16]
 8000e28:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8000e2a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8000e2e:	f7ff fbcb 	bl	80005c8 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000e32:	2002      	movs	r0, #2
 8000e34:	f7ff fbac 	bl	8000590 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f7ff fba9 	bl	8000590 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA15 (JTDI)   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8000e3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e42:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000e44:	2303      	movs	r3, #3
 8000e46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e4c:	463b      	mov	r3, r7
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4809      	ldr	r0, [pc, #36]	@ (8000e78 <MX_UCPD1_Init+0x64>)
 8000e52:	f00a f9ac 	bl	800b1ae <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8000e56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e5a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e60:	2300      	movs	r3, #0
 8000e62:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e64:	463b      	mov	r3, r7
 8000e66:	4619      	mov	r1, r3
 8000e68:	4804      	ldr	r0, [pc, #16]	@ (8000e7c <MX_UCPD1_Init+0x68>)
 8000e6a:	f00a f9a0 	bl	800b1ae <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	42020400 	.word	0x42020400
 8000e7c:	42020000 	.word	0x42020000

08000e80 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e84:	4b22      	ldr	r3, [pc, #136]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000e86:	4a23      	ldr	r2, [pc, #140]	@ (8000f14 <MX_USART1_UART_Init+0x94>)
 8000e88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e8a:	4b21      	ldr	r3, [pc, #132]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000e8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e92:	4b1f      	ldr	r3, [pc, #124]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e98:	4b1d      	ldr	r3, [pc, #116]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000ea6:	220c      	movs	r2, #12
 8000ea8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eaa:	4b19      	ldr	r3, [pc, #100]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb0:	4b17      	ldr	r3, [pc, #92]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000eb6:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ebc:	4b14      	ldr	r3, [pc, #80]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ec2:	4b13      	ldr	r3, [pc, #76]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ec8:	4811      	ldr	r0, [pc, #68]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000eca:	f009 fb11 	bl	800a4f0 <HAL_UART_Init>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ed4:	f000 f980 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ed8:	2100      	movs	r1, #0
 8000eda:	480d      	ldr	r0, [pc, #52]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000edc:	f009 ff52 	bl	800ad84 <HAL_UARTEx_SetTxFifoThreshold>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000ee6:	f000 f977 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eea:	2100      	movs	r1, #0
 8000eec:	4808      	ldr	r0, [pc, #32]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000eee:	f009 ff87 	bl	800ae00 <HAL_UARTEx_SetRxFifoThreshold>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000ef8:	f000 f96e 	bl	80011d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000efc:	4804      	ldr	r0, [pc, #16]	@ (8000f10 <MX_USART1_UART_Init+0x90>)
 8000efe:	f009 ff08 	bl	800ad12 <HAL_UARTEx_DisableFifoMode>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000f08:	f000 f966 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	2000037c 	.word	0x2000037c
 8000f14:	40013800 	.word	0x40013800

08000f18 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f1c:	4b15      	ldr	r3, [pc, #84]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f1e:	4a16      	ldr	r2, [pc, #88]	@ (8000f78 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000f20:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000f22:	4b14      	ldr	r3, [pc, #80]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f24:	2206      	movs	r2, #6
 8000f26:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f28:	4b12      	ldr	r3, [pc, #72]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f2e:	4b11      	ldr	r3, [pc, #68]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f30:	2202      	movs	r2, #2
 8000f32:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000f34:	4b0f      	ldr	r3, [pc, #60]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000f40:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000f46:	4b0b      	ldr	r3, [pc, #44]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000f4c:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000f52:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000f5e:	4805      	ldr	r0, [pc, #20]	@ (8000f74 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f60:	f002 fc64 	bl	800382c <HAL_PCD_Init>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000f6a:	f000 f935 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000410 	.word	0x20000410
 8000f78:	42040000 	.word	0x42040000

08000f7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08c      	sub	sp, #48	@ 0x30
 8000f80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f82:	f107 031c 	add.w	r3, r7, #28
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]
 8000f90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f92:	4b87      	ldr	r3, [pc, #540]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f98:	4a85      	ldr	r2, [pc, #532]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000f9a:	f043 0310 	orr.w	r3, r3, #16
 8000f9e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fa2:	4b83      	ldr	r3, [pc, #524]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fa8:	f003 0310 	and.w	r3, r3, #16
 8000fac:	61bb      	str	r3, [r7, #24]
 8000fae:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb0:	4b7f      	ldr	r3, [pc, #508]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000fb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fb6:	4a7e      	ldr	r2, [pc, #504]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000fb8:	f043 0304 	orr.w	r3, r3, #4
 8000fbc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fc0:	4b7b      	ldr	r3, [pc, #492]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fc6:	f003 0304 	and.w	r3, r3, #4
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fce:	4b78      	ldr	r3, [pc, #480]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000fd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fd4:	4a76      	ldr	r2, [pc, #472]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000fd6:	f043 0320 	orr.w	r3, r3, #32
 8000fda:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fde:	4b74      	ldr	r3, [pc, #464]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000fe0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fe4:	f003 0320 	and.w	r3, r3, #32
 8000fe8:	613b      	str	r3, [r7, #16]
 8000fea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fec:	4b70      	ldr	r3, [pc, #448]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000fee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ff2:	4a6f      	ldr	r2, [pc, #444]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ffc:	4b6c      	ldr	r3, [pc, #432]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8000ffe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800100a:	4b69      	ldr	r3, [pc, #420]	@ (80011b0 <MX_GPIO_Init+0x234>)
 800100c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001010:	4a67      	ldr	r2, [pc, #412]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8001012:	f043 0302 	orr.w	r3, r3, #2
 8001016:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800101a:	4b65      	ldr	r3, [pc, #404]	@ (80011b0 <MX_GPIO_Init+0x234>)
 800101c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001028:	4b61      	ldr	r3, [pc, #388]	@ (80011b0 <MX_GPIO_Init+0x234>)
 800102a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800102e:	4a60      	ldr	r2, [pc, #384]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8001030:	f043 0308 	orr.w	r3, r3, #8
 8001034:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001038:	4b5d      	ldr	r3, [pc, #372]	@ (80011b0 <MX_GPIO_Init+0x234>)
 800103a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800103e:	f003 0308 	and.w	r3, r3, #8
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001046:	4b5a      	ldr	r3, [pc, #360]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8001048:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800104c:	4a58      	ldr	r2, [pc, #352]	@ (80011b0 <MX_GPIO_Init+0x234>)
 800104e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001052:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001056:	4b56      	ldr	r3, [pc, #344]	@ (80011b0 <MX_GPIO_Init+0x234>)
 8001058:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800105c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001060:	603b      	str	r3, [r7, #0]
 8001062:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|UCPD_DBn_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	f44f 614a 	mov.w	r1, #3232	@ 0xca0
 800106a:	4852      	ldr	r0, [pc, #328]	@ (80011b4 <MX_GPIO_Init+0x238>)
 800106c:	f002 fb5a 	bl	8003724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	2104      	movs	r1, #4
 8001074:	4850      	ldr	r0, [pc, #320]	@ (80011b8 <MX_GPIO_Init+0x23c>)
 8001076:	f002 fb55 	bl	8003724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	2180      	movs	r1, #128	@ 0x80
 800107e:	484f      	ldr	r0, [pc, #316]	@ (80011bc <MX_GPIO_Init+0x240>)
 8001080:	f002 fb50 	bl	8003724 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001084:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001088:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800108a:	2300      	movs	r3, #0
 800108c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001092:	f107 031c 	add.w	r3, r7, #28
 8001096:	4619      	mov	r1, r3
 8001098:	4849      	ldr	r0, [pc, #292]	@ (80011c0 <MX_GPIO_Init+0x244>)
 800109a:	f002 f96b 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 800109e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010a4:	4b47      	ldr	r3, [pc, #284]	@ (80011c4 <MX_GPIO_Init+0x248>)
 80010a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80010ac:	f107 031c 	add.w	r3, r7, #28
 80010b0:	4619      	mov	r1, r3
 80010b2:	4842      	ldr	r0, [pc, #264]	@ (80011bc <MX_GPIO_Init+0x240>)
 80010b4:	f002 f95e 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010b8:	2302      	movs	r3, #2
 80010ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010bc:	4b42      	ldr	r3, [pc, #264]	@ (80011c8 <MX_GPIO_Init+0x24c>)
 80010be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80010c4:	f107 031c 	add.w	r3, r7, #28
 80010c8:	4619      	mov	r1, r3
 80010ca:	4840      	ldr	r0, [pc, #256]	@ (80011cc <MX_GPIO_Init+0x250>)
 80010cc:	f002 f952 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 UCPD_DBn_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|UCPD_DBn_Pin;
 80010d0:	f44f 6342 	mov.w	r3, #3104	@ 0xc20
 80010d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d6:	2301      	movs	r3, #1
 80010d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010de:	2300      	movs	r3, #0
 80010e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e2:	f107 031c 	add.w	r3, r7, #28
 80010e6:	4619      	mov	r1, r3
 80010e8:	4832      	ldr	r0, [pc, #200]	@ (80011b4 <MX_GPIO_Init+0x238>)
 80010ea:	f002 f943 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 80010ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80010f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f4:	2300      	movs	r3, #0
 80010f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 80010fc:	f107 031c 	add.w	r3, r7, #28
 8001100:	4619      	mov	r1, r3
 8001102:	482c      	ldr	r0, [pc, #176]	@ (80011b4 <MX_GPIO_Init+0x238>)
 8001104:	f002 f936 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001108:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800110c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110e:	2300      	movs	r3, #0
 8001110:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001116:	f107 031c 	add.w	r3, r7, #28
 800111a:	4619      	mov	r1, r3
 800111c:	482c      	ldr	r0, [pc, #176]	@ (80011d0 <MX_GPIO_Init+0x254>)
 800111e:	f002 f929 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001122:	2304      	movs	r3, #4
 8001124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001126:	2301      	movs	r3, #1
 8001128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112e:	2300      	movs	r3, #0
 8001130:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001132:	f107 031c 	add.w	r3, r7, #28
 8001136:	4619      	mov	r1, r3
 8001138:	481f      	ldr	r0, [pc, #124]	@ (80011b8 <MX_GPIO_Init+0x23c>)
 800113a:	f002 f91b 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800113e:	2380      	movs	r3, #128	@ 0x80
 8001140:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001142:	2301      	movs	r3, #1
 8001144:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001146:	2301      	movs	r3, #1
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800114a:	2302      	movs	r3, #2
 800114c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800114e:	f107 031c 	add.w	r3, r7, #28
 8001152:	4619      	mov	r1, r3
 8001154:	4819      	ldr	r0, [pc, #100]	@ (80011bc <MX_GPIO_Init+0x240>)
 8001156:	f002 f90d 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800115a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800115e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001160:	2302      	movs	r3, #2
 8001162:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001168:	2302      	movs	r3, #2
 800116a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800116c:	2300      	movs	r3, #0
 800116e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001170:	f107 031c 	add.w	r3, r7, #28
 8001174:	4619      	mov	r1, r3
 8001176:	4817      	ldr	r0, [pc, #92]	@ (80011d4 <MX_GPIO_Init+0x258>)
 8001178:	f002 f8fc 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 800117c:	2380      	movs	r3, #128	@ 0x80
 800117e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001180:	2301      	movs	r3, #1
 8001182:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001184:	2301      	movs	r3, #1
 8001186:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001188:	2302      	movs	r3, #2
 800118a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 800118c:	f107 031c 	add.w	r3, r7, #28
 8001190:	4619      	mov	r1, r3
 8001192:	4808      	ldr	r0, [pc, #32]	@ (80011b4 <MX_GPIO_Init+0x238>)
 8001194:	f002 f8ee 	bl	8003374 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	2100      	movs	r1, #0
 800119c:	200c      	movs	r0, #12
 800119e:	f001 fa87 	bl	80026b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80011a2:	200c      	movs	r0, #12
 80011a4:	f001 fa9e 	bl	80026e4 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011a8:	bf00      	nop
 80011aa:	3730      	adds	r7, #48	@ 0x30
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	46020c00 	.word	0x46020c00
 80011b4:	42020400 	.word	0x42020400
 80011b8:	42021800 	.word	0x42021800
 80011bc:	42020800 	.word	0x42020800
 80011c0:	42021000 	.word	0x42021000
 80011c4:	10210000 	.word	0x10210000
 80011c8:	10110000 	.word	0x10110000
 80011cc:	42021400 	.word	0x42021400
 80011d0:	42020c00 	.word	0x42020c00
 80011d4:	42020000 	.word	0x42020000

080011d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011dc:	b672      	cpsid	i
}
 80011de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <Error_Handler+0x8>

080011e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80011ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001224 <HAL_MspInit+0x40>)
 80011ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001224 <HAL_MspInit+0x40>)
 80011f2:	f043 0304 	orr.w	r3, r3, #4
 80011f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80011fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001224 <HAL_MspInit+0x40>)
 80011fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001200:	f003 0304 	and.w	r3, r3, #4
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 8001208:	f003 fc64 	bl	8004ad4 <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddIO2();
 800120c:	f003 fc72 	bl	8004af4 <HAL_PWREx_EnableVddIO2>
  HAL_PWREx_EnableVddA();
 8001210:	f003 fc80 	bl	8004b14 <HAL_PWREx_EnableVddA>

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001214:	2004      	movs	r0, #4
 8001216:	f001 fa40 	bl	800269a <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	46020c00 	.word	0x46020c00

08001228 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b0bc      	sub	sp, #240	@ 0xf0
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001240:	f107 0318 	add.w	r3, r7, #24
 8001244:	22c0      	movs	r2, #192	@ 0xc0
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f00a fdfa 	bl	800be42 <memset>
  if(hadc->Instance==ADC1)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a33      	ldr	r2, [pc, #204]	@ (8001320 <HAL_ADC_MspInit+0xf8>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d15e      	bne.n	8001316 <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001258:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800125c:	f04f 0300 	mov.w	r3, #0
 8001260:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 8001264:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001268:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800126c:	f107 0318 	add.w	r3, r7, #24
 8001270:	4618      	mov	r0, r3
 8001272:	f004 ff43 	bl	80060fc <HAL_RCCEx_PeriphCLKConfig>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <HAL_ADC_MspInit+0x58>
    {
      Error_Handler();
 800127c:	f7ff ffac 	bl	80011d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001280:	4b28      	ldr	r3, [pc, #160]	@ (8001324 <HAL_ADC_MspInit+0xfc>)
 8001282:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001286:	4a27      	ldr	r2, [pc, #156]	@ (8001324 <HAL_ADC_MspInit+0xfc>)
 8001288:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800128c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001290:	4b24      	ldr	r3, [pc, #144]	@ (8001324 <HAL_ADC_MspInit+0xfc>)
 8001292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001296:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800129a:	617b      	str	r3, [r7, #20]
 800129c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800129e:	4b21      	ldr	r3, [pc, #132]	@ (8001324 <HAL_ADC_MspInit+0xfc>)
 80012a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012a4:	4a1f      	ldr	r2, [pc, #124]	@ (8001324 <HAL_ADC_MspInit+0xfc>)
 80012a6:	f043 0304 	orr.w	r3, r3, #4
 80012aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001324 <HAL_ADC_MspInit+0xfc>)
 80012b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012b4:	f003 0304 	and.w	r3, r3, #4
 80012b8:	613b      	str	r3, [r7, #16]
 80012ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012bc:	4b19      	ldr	r3, [pc, #100]	@ (8001324 <HAL_ADC_MspInit+0xfc>)
 80012be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012c2:	4a18      	ldr	r2, [pc, #96]	@ (8001324 <HAL_ADC_MspInit+0xfc>)
 80012c4:	f043 0302 	orr.w	r3, r3, #2
 80012c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012cc:	4b15      	ldr	r3, [pc, #84]	@ (8001324 <HAL_ADC_MspInit+0xfc>)
 80012ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN3
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 80012da:	2304      	movs	r3, #4
 80012dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e0:	2303      	movs	r3, #3
 80012e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 80012ec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012f0:	4619      	mov	r1, r3
 80012f2:	480d      	ldr	r0, [pc, #52]	@ (8001328 <HAL_ADC_MspInit+0x100>)
 80012f4:	f002 f83e 	bl	8003374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012f8:	2302      	movs	r3, #2
 80012fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012fe:	2303      	movs	r3, #3
 8001300:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800130e:	4619      	mov	r1, r3
 8001310:	4806      	ldr	r0, [pc, #24]	@ (800132c <HAL_ADC_MspInit+0x104>)
 8001312:	f002 f82f 	bl	8003374 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001316:	bf00      	nop
 8001318:	37f0      	adds	r7, #240	@ 0xf0
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	42028000 	.word	0x42028000
 8001324:	46020c00 	.word	0x46020c00
 8001328:	42020800 	.word	0x42020800
 800132c:	42020400 	.word	0x42020400

08001330 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b0be      	sub	sp, #248	@ 0xf8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001338:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001348:	f107 0320 	add.w	r3, r7, #32
 800134c:	22c0      	movs	r2, #192	@ 0xc0
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f00a fd76 	bl	800be42 <memset>
  if(hspi->Instance==SPI1)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a71      	ldr	r2, [pc, #452]	@ (8001520 <HAL_SPI_MspInit+0x1f0>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d16b      	bne.n	8001438 <HAL_SPI_MspInit+0x108>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001360:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001364:	f04f 0300 	mov.w	r3, #0
 8001368:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_MSIK;
 800136c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001370:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001374:	f107 0320 	add.w	r3, r7, #32
 8001378:	4618      	mov	r0, r3
 800137a:	f004 febf 	bl	80060fc <HAL_RCCEx_PeriphCLKConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8001384:	f7ff ff28 	bl	80011d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001388:	4b66      	ldr	r3, [pc, #408]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 800138a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800138e:	4a65      	ldr	r2, [pc, #404]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 8001390:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001394:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001398:	4b62      	ldr	r3, [pc, #392]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 800139a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800139e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013a2:	61fb      	str	r3, [r7, #28]
 80013a4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a6:	4b5f      	ldr	r3, [pc, #380]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 80013a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013ac:	4a5d      	ldr	r2, [pc, #372]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 80013ae:	f043 0301 	orr.w	r3, r3, #1
 80013b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013b6:	4b5b      	ldr	r3, [pc, #364]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 80013b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013bc:	f003 0301 	and.w	r3, r3, #1
 80013c0:	61bb      	str	r3, [r7, #24]
 80013c2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c4:	4b57      	ldr	r3, [pc, #348]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 80013c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013ca:	4a56      	ldr	r2, [pc, #344]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 80013cc:	f043 0302 	orr.w	r3, r3, #2
 80013d0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013d4:	4b53      	ldr	r3, [pc, #332]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 80013d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	697b      	ldr	r3, [r7, #20]
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB0     ------> SPI1_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80013e2:	23e0      	movs	r3, #224	@ 0xe0
 80013e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e8:	2302      	movs	r3, #2
 80013ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013fa:	2305      	movs	r3, #5
 80013fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001400:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001404:	4619      	mov	r1, r3
 8001406:	4848      	ldr	r0, [pc, #288]	@ (8001528 <HAL_SPI_MspInit+0x1f8>)
 8001408:	f001 ffb4 	bl	8003374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800140c:	2301      	movs	r3, #1
 800140e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001412:	2302      	movs	r3, #2
 8001414:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141e:	2300      	movs	r3, #0
 8001420:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001424:	2305      	movs	r3, #5
 8001426:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800142e:	4619      	mov	r1, r3
 8001430:	483e      	ldr	r0, [pc, #248]	@ (800152c <HAL_SPI_MspInit+0x1fc>)
 8001432:	f001 ff9f 	bl	8003374 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001436:	e06f      	b.n	8001518 <HAL_SPI_MspInit+0x1e8>
  else if(hspi->Instance==SPI3)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a3c      	ldr	r2, [pc, #240]	@ (8001530 <HAL_SPI_MspInit+0x200>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d16a      	bne.n	8001518 <HAL_SPI_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001442:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001446:	f04f 0300 	mov.w	r3, #0
 800144a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Spi3ClockSelection = RCC_SPI3CLKSOURCE_SYSCLK;
 800144e:	2308      	movs	r3, #8
 8001450:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001454:	f107 0320 	add.w	r3, r7, #32
 8001458:	4618      	mov	r0, r3
 800145a:	f004 fe4f 	bl	80060fc <HAL_RCCEx_PeriphCLKConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <HAL_SPI_MspInit+0x138>
      Error_Handler();
 8001464:	f7ff feb8 	bl	80011d8 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001468:	4b2e      	ldr	r3, [pc, #184]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 800146a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800146e:	4a2d      	ldr	r2, [pc, #180]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 8001470:	f043 0320 	orr.w	r3, r3, #32
 8001474:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001478:	4b2a      	ldr	r3, [pc, #168]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 800147a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800147e:	f003 0320 	and.w	r3, r3, #32
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001486:	4b27      	ldr	r3, [pc, #156]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 8001488:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800148c:	4a25      	ldr	r2, [pc, #148]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001496:	4b23      	ldr	r3, [pc, #140]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 8001498:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 80014a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 80014ac:	f043 0304 	orr.w	r3, r3, #4
 80014b0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001524 <HAL_SPI_MspInit+0x1f4>)
 80014b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80014c2:	2310      	movs	r3, #16
 80014c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	2302      	movs	r3, #2
 80014ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d4:	2300      	movs	r3, #0
 80014d6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014da:	2306      	movs	r3, #6
 80014dc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80014e4:	4619      	mov	r1, r3
 80014e6:	4810      	ldr	r0, [pc, #64]	@ (8001528 <HAL_SPI_MspInit+0x1f8>)
 80014e8:	f001 ff44 	bl	8003374 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80014ec:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80014f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f4:	2302      	movs	r3, #2
 80014f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001500:	2300      	movs	r3, #0
 8001502:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001506:	2306      	movs	r3, #6
 8001508:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800150c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001510:	4619      	mov	r1, r3
 8001512:	4808      	ldr	r0, [pc, #32]	@ (8001534 <HAL_SPI_MspInit+0x204>)
 8001514:	f001 ff2e 	bl	8003374 <HAL_GPIO_Init>
}
 8001518:	bf00      	nop
 800151a:	37f8      	adds	r7, #248	@ 0xf8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40013000 	.word	0x40013000
 8001524:	46020c00 	.word	0x46020c00
 8001528:	42020000 	.word	0x42020000
 800152c:	42020400 	.word	0x42020400
 8001530:	46002000 	.word	0x46002000
 8001534:	42020800 	.word	0x42020800

08001538 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a4c      	ldr	r2, [pc, #304]	@ (8001678 <HAL_TIM_Base_MspInit+0x140>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d153      	bne.n	80015f2 <HAL_TIM_Base_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800154a:	4b4c      	ldr	r3, [pc, #304]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 800154c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001550:	4a4a      	ldr	r2, [pc, #296]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 8001552:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001556:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800155a:	4b48      	ldr	r3, [pc, #288]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 800155c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001560:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001564:	617b      	str	r3, [r7, #20]
 8001566:	697b      	ldr	r3, [r7, #20]

    /* TIM8 DMA Init */
    /* GPDMA1_REQUEST_TIM8_UP Init */
    handle_GPDMA1_Channel12.Instance = GPDMA1_Channel12;
 8001568:	4b45      	ldr	r3, [pc, #276]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 800156a:	4a46      	ldr	r2, [pc, #280]	@ (8001684 <HAL_TIM_Base_MspInit+0x14c>)
 800156c:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel12.Init.Request = GPDMA1_REQUEST_TIM8_UP;
 800156e:	4b44      	ldr	r3, [pc, #272]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 8001570:	2235      	movs	r2, #53	@ 0x35
 8001572:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel12.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001574:	4b42      	ldr	r3, [pc, #264]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel12.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800157a:	4b41      	ldr	r3, [pc, #260]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 800157c:	2200      	movs	r2, #0
 800157e:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel12.Init.SrcInc = DMA_SINC_FIXED;
 8001580:	4b3f      	ldr	r3, [pc, #252]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 8001582:	2200      	movs	r2, #0
 8001584:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel12.Init.DestInc = DMA_DINC_INCREMENTED;
 8001586:	4b3e      	ldr	r3, [pc, #248]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 8001588:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800158c:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel12.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 800158e:	4b3c      	ldr	r3, [pc, #240]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 8001590:	2201      	movs	r2, #1
 8001592:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel12.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8001594:	4b3a      	ldr	r3, [pc, #232]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 8001596:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800159a:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel12.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 800159c:	4b38      	ldr	r3, [pc, #224]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 800159e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80015a2:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel12.Init.SrcBurstLength = 1;
 80015a4:	4b36      	ldr	r3, [pc, #216]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel12.Init.DestBurstLength = 1;
 80015aa:	4b35      	ldr	r3, [pc, #212]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 80015ac:	2201      	movs	r2, #1
 80015ae:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel12.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 80015b0:	4b33      	ldr	r3, [pc, #204]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel12.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 80015b6:	4b32      	ldr	r3, [pc, #200]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel12.Init.Mode = DMA_NORMAL;
 80015bc:	4b30      	ldr	r3, [pc, #192]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 80015be:	2200      	movs	r2, #0
 80015c0:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel12) != HAL_OK)
 80015c2:	482f      	ldr	r0, [pc, #188]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 80015c4:	f001 f950 	bl	8002868 <HAL_DMA_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <HAL_TIM_Base_MspInit+0x9a>
    {
      Error_Handler();
 80015ce:	f7ff fe03 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_UPDATE], handle_GPDMA1_Channel12);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a2a      	ldr	r2, [pc, #168]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 80015d6:	621a      	str	r2, [r3, #32]
 80015d8:	4a29      	ldr	r2, [pc, #164]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel12, DMA_CHANNEL_NPRIV) != HAL_OK)
 80015de:	2110      	movs	r1, #16
 80015e0:	4827      	ldr	r0, [pc, #156]	@ (8001680 <HAL_TIM_Base_MspInit+0x148>)
 80015e2:	f001 fbce 	bl	8002d82 <HAL_DMA_ConfigChannelAttributes>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d040      	beq.n	800166e <HAL_TIM_Base_MspInit+0x136>
    {
      Error_Handler();
 80015ec:	f7ff fdf4 	bl	80011d8 <Error_Handler>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80015f0:	e03d      	b.n	800166e <HAL_TIM_Base_MspInit+0x136>
  else if(htim_base->Instance==TIM15)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a24      	ldr	r2, [pc, #144]	@ (8001688 <HAL_TIM_Base_MspInit+0x150>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d10f      	bne.n	800161c <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80015fc:	4b1f      	ldr	r3, [pc, #124]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 80015fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001602:	4a1e      	ldr	r2, [pc, #120]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 8001604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001608:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800160c:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 800160e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001612:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	693b      	ldr	r3, [r7, #16]
}
 800161a:	e028      	b.n	800166e <HAL_TIM_Base_MspInit+0x136>
  else if(htim_base->Instance==TIM16)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a1a      	ldr	r2, [pc, #104]	@ (800168c <HAL_TIM_Base_MspInit+0x154>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d10f      	bne.n	8001646 <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001626:	4b15      	ldr	r3, [pc, #84]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 8001628:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800162c:	4a13      	ldr	r2, [pc, #76]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 800162e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001632:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001636:	4b11      	ldr	r3, [pc, #68]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 8001638:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800163c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]
}
 8001644:	e013      	b.n	800166e <HAL_TIM_Base_MspInit+0x136>
  else if(htim_base->Instance==TIM17)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a11      	ldr	r2, [pc, #68]	@ (8001690 <HAL_TIM_Base_MspInit+0x158>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d10e      	bne.n	800166e <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001650:	4b0a      	ldr	r3, [pc, #40]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 8001652:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001656:	4a09      	ldr	r2, [pc, #36]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 8001658:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800165c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <HAL_TIM_Base_MspInit+0x144>)
 8001662:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001666:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800166a:	60bb      	str	r3, [r7, #8]
 800166c:	68bb      	ldr	r3, [r7, #8]
}
 800166e:	bf00      	nop
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40013400 	.word	0x40013400
 800167c:	46020c00 	.word	0x46020c00
 8001680:	20000304 	.word	0x20000304
 8001684:	40020650 	.word	0x40020650
 8001688:	40014000 	.word	0x40014000
 800168c:	40014400 	.word	0x40014400
 8001690:	40014800 	.word	0x40014800

08001694 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b08a      	sub	sp, #40	@ 0x28
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a38      	ldr	r2, [pc, #224]	@ (8001794 <HAL_TIM_MspPostInit+0x100>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d11f      	bne.n	80016f6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b6:	4b38      	ldr	r3, [pc, #224]	@ (8001798 <HAL_TIM_MspPostInit+0x104>)
 80016b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016bc:	4a36      	ldr	r2, [pc, #216]	@ (8001798 <HAL_TIM_MspPostInit+0x104>)
 80016be:	f043 0304 	orr.w	r3, r3, #4
 80016c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016c6:	4b34      	ldr	r3, [pc, #208]	@ (8001798 <HAL_TIM_MspPostInit+0x104>)
 80016c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016cc:	f003 0304 	and.w	r3, r3, #4
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016d4:	2340      	movs	r3, #64	@ 0x40
 80016d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d8:	2302      	movs	r3, #2
 80016da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e0:	2303      	movs	r3, #3
 80016e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80016e4:	2303      	movs	r3, #3
 80016e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	4619      	mov	r1, r3
 80016ee:	482b      	ldr	r0, [pc, #172]	@ (800179c <HAL_TIM_MspPostInit+0x108>)
 80016f0:	f001 fe40 	bl	8003374 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80016f4:	e04a      	b.n	800178c <HAL_TIM_MspPostInit+0xf8>
  else if(htim->Instance==TIM16)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a29      	ldr	r2, [pc, #164]	@ (80017a0 <HAL_TIM_MspPostInit+0x10c>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d120      	bne.n	8001742 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001700:	4b25      	ldr	r3, [pc, #148]	@ (8001798 <HAL_TIM_MspPostInit+0x104>)
 8001702:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001706:	4a24      	ldr	r2, [pc, #144]	@ (8001798 <HAL_TIM_MspPostInit+0x104>)
 8001708:	f043 0302 	orr.w	r3, r3, #2
 800170c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001710:	4b21      	ldr	r3, [pc, #132]	@ (8001798 <HAL_TIM_MspPostInit+0x104>)
 8001712:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800171e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001722:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001724:	2302      	movs	r3, #2
 8001726:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172c:	2300      	movs	r3, #0
 800172e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8001730:	230e      	movs	r3, #14
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001734:	f107 0314 	add.w	r3, r7, #20
 8001738:	4619      	mov	r1, r3
 800173a:	481a      	ldr	r0, [pc, #104]	@ (80017a4 <HAL_TIM_MspPostInit+0x110>)
 800173c:	f001 fe1a 	bl	8003374 <HAL_GPIO_Init>
}
 8001740:	e024      	b.n	800178c <HAL_TIM_MspPostInit+0xf8>
  else if(htim->Instance==TIM17)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a18      	ldr	r2, [pc, #96]	@ (80017a8 <HAL_TIM_MspPostInit+0x114>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d11f      	bne.n	800178c <HAL_TIM_MspPostInit+0xf8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800174c:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <HAL_TIM_MspPostInit+0x104>)
 800174e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001752:	4a11      	ldr	r2, [pc, #68]	@ (8001798 <HAL_TIM_MspPostInit+0x104>)
 8001754:	f043 0302 	orr.w	r3, r3, #2
 8001758:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800175c:	4b0e      	ldr	r3, [pc, #56]	@ (8001798 <HAL_TIM_MspPostInit+0x104>)
 800175e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	60bb      	str	r3, [r7, #8]
 8001768:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800176a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800176e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001770:	2302      	movs	r3, #2
 8001772:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001778:	2300      	movs	r3, #0
 800177a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM17;
 800177c:	230e      	movs	r3, #14
 800177e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	4619      	mov	r1, r3
 8001786:	4807      	ldr	r0, [pc, #28]	@ (80017a4 <HAL_TIM_MspPostInit+0x110>)
 8001788:	f001 fdf4 	bl	8003374 <HAL_GPIO_Init>
}
 800178c:	bf00      	nop
 800178e:	3728      	adds	r7, #40	@ 0x28
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40013400 	.word	0x40013400
 8001798:	46020c00 	.word	0x46020c00
 800179c:	42020800 	.word	0x42020800
 80017a0:	40014400 	.word	0x40014400
 80017a4:	42020400 	.word	0x42020400
 80017a8:	40014800 	.word	0x40014800

080017ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b0ba      	sub	sp, #232	@ 0xe8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017c4:	f107 0310 	add.w	r3, r7, #16
 80017c8:	22c0      	movs	r2, #192	@ 0xc0
 80017ca:	2100      	movs	r1, #0
 80017cc:	4618      	mov	r0, r3
 80017ce:	f00a fb38 	bl	800be42 <memset>
  if(huart->Instance==USART1)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a26      	ldr	r2, [pc, #152]	@ (8001870 <HAL_UART_MspInit+0xc4>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d145      	bne.n	8001868 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80017dc:	f04f 0201 	mov.w	r2, #1
 80017e0:	f04f 0300 	mov.w	r3, #0
 80017e4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80017e8:	2300      	movs	r3, #0
 80017ea:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017ec:	f107 0310 	add.w	r3, r7, #16
 80017f0:	4618      	mov	r0, r3
 80017f2:	f004 fc83 	bl	80060fc <HAL_RCCEx_PeriphCLKConfig>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80017fc:	f7ff fcec 	bl	80011d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001800:	4b1c      	ldr	r3, [pc, #112]	@ (8001874 <HAL_UART_MspInit+0xc8>)
 8001802:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001806:	4a1b      	ldr	r2, [pc, #108]	@ (8001874 <HAL_UART_MspInit+0xc8>)
 8001808:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800180c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001810:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <HAL_UART_MspInit+0xc8>)
 8001812:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001816:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <HAL_UART_MspInit+0xc8>)
 8001820:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001824:	4a13      	ldr	r2, [pc, #76]	@ (8001874 <HAL_UART_MspInit+0xc8>)
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800182e:	4b11      	ldr	r3, [pc, #68]	@ (8001874 <HAL_UART_MspInit+0xc8>)
 8001830:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	60bb      	str	r3, [r7, #8]
 800183a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin|USART1_RX_Pin;
 800183c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001840:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001844:	2302      	movs	r3, #2
 8001846:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800184a:	2302      	movs	r3, #2
 800184c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001850:	2303      	movs	r3, #3
 8001852:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001856:	2307      	movs	r3, #7
 8001858:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001860:	4619      	mov	r1, r3
 8001862:	4805      	ldr	r0, [pc, #20]	@ (8001878 <HAL_UART_MspInit+0xcc>)
 8001864:	f001 fd86 	bl	8003374 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001868:	bf00      	nop
 800186a:	37e8      	adds	r7, #232	@ 0xe8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40013800 	.word	0x40013800
 8001874:	46020c00 	.word	0x46020c00
 8001878:	42020000 	.word	0x42020000

0800187c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b0bc      	sub	sp, #240	@ 0xf0
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001894:	f107 0318 	add.w	r3, r7, #24
 8001898:	22c0      	movs	r2, #192	@ 0xc0
 800189a:	2100      	movs	r1, #0
 800189c:	4618      	mov	r0, r3
 800189e:	f00a fad0 	bl	800be42 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a3c      	ldr	r2, [pc, #240]	@ (8001998 <HAL_PCD_MspInit+0x11c>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d171      	bne.n	8001990 <HAL_PCD_MspInit+0x114>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80018ac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80018b0:	f04f 0300 	mov.w	r3, #0
 80018b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 80018b8:	2300      	movs	r3, #0
 80018ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018be:	f107 0318 	add.w	r3, r7, #24
 80018c2:	4618      	mov	r0, r3
 80018c4:	f004 fc1a 	bl	80060fc <HAL_RCCEx_PeriphCLKConfig>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 80018ce:	f7ff fc83 	bl	80011d8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	4b32      	ldr	r3, [pc, #200]	@ (800199c <HAL_PCD_MspInit+0x120>)
 80018d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018d8:	4a30      	ldr	r2, [pc, #192]	@ (800199c <HAL_PCD_MspInit+0x120>)
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018e2:	4b2e      	ldr	r3, [pc, #184]	@ (800199c <HAL_PCD_MspInit+0x120>)
 80018e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	617b      	str	r3, [r7, #20]
 80018ee:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80018f0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80018f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	2302      	movs	r3, #2
 80018fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001904:	2303      	movs	r3, #3
 8001906:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800190a:	230a      	movs	r3, #10
 800190c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001910:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001914:	4619      	mov	r1, r3
 8001916:	4822      	ldr	r0, [pc, #136]	@ (80019a0 <HAL_PCD_MspInit+0x124>)
 8001918:	f001 fd2c 	bl	8003374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800191c:	4b1f      	ldr	r3, [pc, #124]	@ (800199c <HAL_PCD_MspInit+0x120>)
 800191e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001922:	4a1e      	ldr	r2, [pc, #120]	@ (800199c <HAL_PCD_MspInit+0x120>)
 8001924:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001928:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800192c:	4b1b      	ldr	r3, [pc, #108]	@ (800199c <HAL_PCD_MspInit+0x120>)
 800192e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800193a:	4b18      	ldr	r3, [pc, #96]	@ (800199c <HAL_PCD_MspInit+0x120>)
 800193c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	2b00      	cmp	r3, #0
 8001946:	d119      	bne.n	800197c <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001948:	4b14      	ldr	r3, [pc, #80]	@ (800199c <HAL_PCD_MspInit+0x120>)
 800194a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800194e:	4a13      	ldr	r2, [pc, #76]	@ (800199c <HAL_PCD_MspInit+0x120>)
 8001950:	f043 0304 	orr.w	r3, r3, #4
 8001954:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001958:	4b10      	ldr	r3, [pc, #64]	@ (800199c <HAL_PCD_MspInit+0x120>)
 800195a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8001966:	f003 f8b5 	bl	8004ad4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800196a:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <HAL_PCD_MspInit+0x120>)
 800196c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001970:	4a0a      	ldr	r2, [pc, #40]	@ (800199c <HAL_PCD_MspInit+0x120>)
 8001972:	f023 0304 	bic.w	r3, r3, #4
 8001976:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800197a:	e001      	b.n	8001980 <HAL_PCD_MspInit+0x104>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800197c:	f003 f8aa 	bl	8004ad4 <HAL_PWREx_EnableVddUSB>
    }
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001980:	2200      	movs	r2, #0
 8001982:	2100      	movs	r1, #0
 8001984:	2049      	movs	r0, #73	@ 0x49
 8001986:	f000 fe93 	bl	80026b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800198a:	2049      	movs	r0, #73	@ 0x49
 800198c:	f000 feaa 	bl	80026e4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001990:	bf00      	nop
 8001992:	37f0      	adds	r7, #240	@ 0xf0
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	42040000 	.word	0x42040000
 800199c:	46020c00 	.word	0x46020c00
 80019a0:	42020000 	.word	0x42020000

080019a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <NMI_Handler+0x4>

080019ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <HardFault_Handler+0x4>

080019b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <MemManage_Handler+0x4>

080019bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <BusFault_Handler+0x4>

080019c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <UsageFault_Handler+0x4>

080019cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019fa:	f000 f995 	bl	8001d28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001a06:	2002      	movs	r0, #2
 8001a08:	f001 fea4 	bl	8003754 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a14:	4802      	ldr	r0, [pc, #8]	@ (8001a20 <OTG_FS_IRQHandler+0x10>)
 8001a16:	f002 f821 	bl	8003a5c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000410 	.word	0x20000410

08001a24 <GPDMA1_Channel12_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 12 global interrupt.
  */
void GPDMA1_Channel12_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 0 */

  /* USER CODE END GPDMA1_Channel12_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel12);
 8001a28:	4802      	ldr	r0, [pc, #8]	@ (8001a34 <GPDMA1_Channel12_IRQHandler+0x10>)
 8001a2a:	f001 f849 	bl	8002ac0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 1 */

  /* USER CODE END GPDMA1_Channel12_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000304 	.word	0x20000304

08001a38 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a3c:	4b18      	ldr	r3, [pc, #96]	@ (8001aa0 <SystemInit+0x68>)
 8001a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a42:	4a17      	ldr	r2, [pc, #92]	@ (8001aa0 <SystemInit+0x68>)
 8001a44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001a4c:	4b15      	ldr	r3, [pc, #84]	@ (8001aa4 <SystemInit+0x6c>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001a52:	4b14      	ldr	r3, [pc, #80]	@ (8001aa4 <SystemInit+0x6c>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001a58:	4b12      	ldr	r3, [pc, #72]	@ (8001aa4 <SystemInit+0x6c>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8001a5e:	4b11      	ldr	r3, [pc, #68]	@ (8001aa4 <SystemInit+0x6c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001a64:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <SystemInit+0x6c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a0e      	ldr	r2, [pc, #56]	@ (8001aa4 <SystemInit+0x6c>)
 8001a6a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001a6e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001a72:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001a74:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa4 <SystemInit+0x6c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa4 <SystemInit+0x6c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a09      	ldr	r2, [pc, #36]	@ (8001aa4 <SystemInit+0x6c>)
 8001a80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a84:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001a86:	4b07      	ldr	r3, [pc, #28]	@ (8001aa4 <SystemInit+0x6c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a8c:	4b04      	ldr	r3, [pc, #16]	@ (8001aa0 <SystemInit+0x68>)
 8001a8e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a92:	609a      	str	r2, [r3, #8]
  #endif
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	e000ed00 	.word	0xe000ed00
 8001aa4:	46020c00 	.word	0x46020c00

08001aa8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001aa8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ae0 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001aac:	f7ff ffc4 	bl	8001a38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ab0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001ab2:	e003      	b.n	8001abc <LoopCopyDataInit>

08001ab4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001ab6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001ab8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001aba:	3104      	adds	r1, #4

08001abc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001abc:	480a      	ldr	r0, [pc, #40]	@ (8001ae8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001abe:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ac0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ac2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001ac4:	d3f6      	bcc.n	8001ab4 <CopyDataInit>
	ldr	r2, =_sbss
 8001ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8001af0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ac8:	e002      	b.n	8001ad0 <LoopFillZerobss>

08001aca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001aca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001acc:	f842 3b04 	str.w	r3, [r2], #4

08001ad0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001ad0:	4b08      	ldr	r3, [pc, #32]	@ (8001af4 <LoopForever+0x16>)
	cmp	r2, r3
 8001ad2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001ad4:	d3f9      	bcc.n	8001aca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ad6:	f00a f9bd 	bl	800be54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ada:	f7fe fd91 	bl	8000600 <main>

08001ade <LoopForever>:

LoopForever:
    b LoopForever
 8001ade:	e7fe      	b.n	8001ade <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001ae0:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001ae4:	0800bfc4 	.word	0x0800bfc4
	ldr	r0, =_sdata
 8001ae8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001aec:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 8001af0:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8001af4:	20000cf8 	.word	0x20000cf8

08001af8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001af8:	e7fe      	b.n	8001af8 <ADC1_IRQHandler>
	...

08001afc <init_register_map>:
 *      Author: User
 */

#include "../Inc/device_registers.h"

void init_register_map(RegisterMap_TypeDef* RegMap){
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < DVC_TOTAL_REGISTER_NUMBER; i++){
 8001b04:	2300      	movs	r3, #0
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	e007      	b.n	8001b1a <init_register_map+0x1e>
		RegMap->RegisterArray[i].RegData = 0xdeadbeef;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	4908      	ldr	r1, [pc, #32]	@ (8001b30 <init_register_map+0x34>)
 8001b10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i = 0; i < DVC_TOTAL_REGISTER_NUMBER; i++){
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	3301      	adds	r3, #1
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2bff      	cmp	r3, #255	@ 0xff
 8001b1e:	ddf4      	ble.n	8001b0a <init_register_map+0xe>
	}
}
 8001b20:	bf00      	nop
 8001b22:	bf00      	nop
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	deadbeef 	.word	0xdeadbeef

08001b34 <run_device>:
uint8_t spiTxBuffer14[] = {0,64}; //0.040

uint8_t uartRxBuffer[4];  // 12Hz
uint16_t uartTxBuffer[16];  // 12Hz

void run_device(){
 8001b34:	b580      	push	{r7, lr}
 8001b36:	f5ad 6dfb 	sub.w	sp, sp, #2008	@ 0x7d8
 8001b3a:	af00      	add	r7, sp, #0
	uint16_t dmaValCheck[500];
	uint16_t dmaValCheck2[500];
	for(int i = 0; i < 500; i++){
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f8c7 37d4 	str.w	r3, [r7, #2004]	@ 0x7d4
 8001b42:	e00f      	b.n	8001b64 <run_device+0x30>
	  dmaValCheck[i] = i;
 8001b44:	f8d7 37d4 	ldr.w	r3, [r7, #2004]	@ 0x7d4
 8001b48:	b299      	uxth	r1, r3
 8001b4a:	f507 63fb 	add.w	r3, r7, #2008	@ 0x7d8
 8001b4e:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 8001b52:	f8d7 27d4 	ldr.w	r2, [r7, #2004]	@ 0x7d4
 8001b56:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i < 500; i++){
 8001b5a:	f8d7 37d4 	ldr.w	r3, [r7, #2004]	@ 0x7d4
 8001b5e:	3301      	adds	r3, #1
 8001b60:	f8c7 37d4 	str.w	r3, [r7, #2004]	@ 0x7d4
 8001b64:	f8d7 37d4 	ldr.w	r3, [r7, #2004]	@ 0x7d4
 8001b68:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001b6c:	dbea      	blt.n	8001b44 <run_device+0x10>
	}
	for(int i = 0; i < 500; i++){
 8001b6e:	2300      	movs	r3, #0
 8001b70:	f8c7 37d0 	str.w	r3, [r7, #2000]	@ 0x7d0
 8001b74:	e00f      	b.n	8001b96 <run_device+0x62>
		dmaValCheck2[i] = i;
 8001b76:	f8d7 37d0 	ldr.w	r3, [r7, #2000]	@ 0x7d0
 8001b7a:	b299      	uxth	r1, r3
 8001b7c:	f507 63fb 	add.w	r3, r7, #2008	@ 0x7d8
 8001b80:	f5a3 63fb 	sub.w	r3, r3, #2008	@ 0x7d8
 8001b84:	f8d7 27d0 	ldr.w	r2, [r7, #2000]	@ 0x7d0
 8001b88:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i < 500; i++){
 8001b8c:	f8d7 37d0 	ldr.w	r3, [r7, #2000]	@ 0x7d0
 8001b90:	3301      	adds	r3, #1
 8001b92:	f8c7 37d0 	str.w	r3, [r7, #2000]	@ 0x7d0
 8001b96:	f8d7 37d0 	ldr.w	r3, [r7, #2000]	@ 0x7d0
 8001b9a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001b9e:	dbea      	blt.n	8001b76 <run_device+0x42>
	}
	init_register_map(&device_registers);
 8001ba0:	480b      	ldr	r0, [pc, #44]	@ (8001bd0 <run_device+0x9c>)
 8001ba2:	f7ff ffab 	bl	8001afc <init_register_map>
	HAL_Delay(100);
 8001ba6:	2064      	movs	r0, #100	@ 0x64
 8001ba8:	f000 f8de 	bl	8001d68 <HAL_Delay>
	TIM8->ARR = 32-1;
 8001bac:	4b09      	ldr	r3, [pc, #36]	@ (8001bd4 <run_device+0xa0>)
 8001bae:	221f      	movs	r2, #31
 8001bb0:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM8->DIER = TIM_DIER_UDE;
 8001bb2:	4b08      	ldr	r3, [pc, #32]	@ (8001bd4 <run_device+0xa0>)
 8001bb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bb8:	60da      	str	r2, [r3, #12]
	HAL_TIM_OC_Start(&htim8, TIM_CHANNEL_1);
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4806      	ldr	r0, [pc, #24]	@ (8001bd8 <run_device+0xa4>)
 8001bbe:	f007 f95f 	bl	8008e80 <HAL_TIM_OC_Start>
	TIM8->DIER = TIM_DIER_UDE;
 8001bc2:	4b04      	ldr	r3, [pc, #16]	@ (8001bd4 <run_device+0xa0>)
 8001bc4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bc8:	60da      	str	r2, [r3, #12]
	while(1){
 8001bca:	bf00      	nop
 8001bcc:	e7fd      	b.n	8001bca <run_device+0x96>
 8001bce:	bf00      	nop
 8001bd0:	200008f4 	.word	0x200008f4
 8001bd4:	40013400 	.word	0x40013400
 8001bd8:	200001d4 	.word	0x200001d4

08001bdc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be0:	4b12      	ldr	r3, [pc, #72]	@ (8001c2c <HAL_Init+0x50>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a11      	ldr	r2, [pc, #68]	@ (8001c2c <HAL_Init+0x50>)
 8001be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bec:	2003      	movs	r0, #3
 8001bee:	f000 fd54 	bl	800269a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001bf2:	f004 f8a5 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <HAL_Init+0x54>)
 8001bfa:	6a1b      	ldr	r3, [r3, #32]
 8001bfc:	f003 030f 	and.w	r3, r3, #15
 8001c00:	490c      	ldr	r1, [pc, #48]	@ (8001c34 <HAL_Init+0x58>)
 8001c02:	5ccb      	ldrb	r3, [r1, r3]
 8001c04:	fa22 f303 	lsr.w	r3, r2, r3
 8001c08:	4a0b      	ldr	r2, [pc, #44]	@ (8001c38 <HAL_Init+0x5c>)
 8001c0a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001c0c:	2004      	movs	r0, #4
 8001c0e:	f000 fd99 	bl	8002744 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c12:	2000      	movs	r0, #0
 8001c14:	f000 f812 	bl	8001c3c <HAL_InitTick>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e002      	b.n	8001c28 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c22:	f7ff fadf 	bl	80011e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40022000 	.word	0x40022000
 8001c30:	46020c00 	.word	0x46020c00
 8001c34:	0800beb4 	.word	0x0800beb4
 8001c38:	20000000 	.word	0x20000000

08001c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001c48:	4b33      	ldr	r3, [pc, #204]	@ (8001d18 <HAL_InitTick+0xdc>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d101      	bne.n	8001c54 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e05c      	b.n	8001d0e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001c54:	4b31      	ldr	r3, [pc, #196]	@ (8001d1c <HAL_InitTick+0xe0>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 0304 	and.w	r3, r3, #4
 8001c5c:	2b04      	cmp	r3, #4
 8001c5e:	d10c      	bne.n	8001c7a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001c60:	4b2f      	ldr	r3, [pc, #188]	@ (8001d20 <HAL_InitTick+0xe4>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4b2c      	ldr	r3, [pc, #176]	@ (8001d18 <HAL_InitTick+0xdc>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	e037      	b.n	8001cea <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001c7a:	f000 fdbb 	bl	80027f4 <HAL_SYSTICK_GetCLKSourceConfig>
 8001c7e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d023      	beq.n	8001cce <HAL_InitTick+0x92>
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d82d      	bhi.n	8001ce8 <HAL_InitTick+0xac>
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_InitTick+0x5e>
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d00d      	beq.n	8001cb4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001c98:	e026      	b.n	8001ce8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001c9a:	4b21      	ldr	r3, [pc, #132]	@ (8001d20 <HAL_InitTick+0xe4>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d18 <HAL_InitTick+0xdc>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001ca8:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb0:	60fb      	str	r3, [r7, #12]
        break;
 8001cb2:	e01a      	b.n	8001cea <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001cb4:	4b18      	ldr	r3, [pc, #96]	@ (8001d18 <HAL_InitTick+0xdc>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cbe:	fbb3 f3f2 	udiv	r3, r3, r2
 8001cc2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cca:	60fb      	str	r3, [r7, #12]
        break;
 8001ccc:	e00d      	b.n	8001cea <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001cce:	4b12      	ldr	r3, [pc, #72]	@ (8001d18 <HAL_InitTick+0xdc>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001cdc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ce0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce4:	60fb      	str	r3, [r7, #12]
        break;
 8001ce6:	e000      	b.n	8001cea <HAL_InitTick+0xae>
        break;
 8001ce8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001cea:	68f8      	ldr	r0, [r7, #12]
 8001cec:	f000 fd08 	bl	8002700 <HAL_SYSTICK_Config>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e009      	b.n	8001d0e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8001d02:	f000 fcd5 	bl	80026b0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001d06:	4a07      	ldr	r2, [pc, #28]	@ (8001d24 <HAL_InitTick+0xe8>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000008 	.word	0x20000008
 8001d1c:	e000e010 	.word	0xe000e010
 8001d20:	20000000 	.word	0x20000000
 8001d24:	20000004 	.word	0x20000004

08001d28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d2c:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <HAL_IncTick+0x20>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	461a      	mov	r2, r3
 8001d32:	4b06      	ldr	r3, [pc, #24]	@ (8001d4c <HAL_IncTick+0x24>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4413      	add	r3, r2
 8001d38:	4a04      	ldr	r2, [pc, #16]	@ (8001d4c <HAL_IncTick+0x24>)
 8001d3a:	6013      	str	r3, [r2, #0]
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	20000008 	.word	0x20000008
 8001d4c:	20000cf4 	.word	0x20000cf4

08001d50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return uwTick;
 8001d54:	4b03      	ldr	r3, [pc, #12]	@ (8001d64 <HAL_GetTick+0x14>)
 8001d56:	681b      	ldr	r3, [r3, #0]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	20000cf4 	.word	0x20000cf4

08001d68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d70:	f7ff ffee 	bl	8001d50 <HAL_GetTick>
 8001d74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d80:	d005      	beq.n	8001d8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d82:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <HAL_Delay+0x44>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	461a      	mov	r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d8e:	bf00      	nop
 8001d90:	f7ff ffde 	bl	8001d50 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d8f7      	bhi.n	8001d90 <HAL_Delay+0x28>
  {
  }
}
 8001da0:	bf00      	nop
 8001da2:	bf00      	nop
 8001da4:	3710      	adds	r7, #16
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000008 	.word	0x20000008

08001db0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	431a      	orrs	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	601a      	str	r2, [r3, #0]
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
	...

08001dd8 <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <LL_ADC_SetResolution+0x3c>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d104      	bne.n	8001df8 <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	3b01      	subs	r3, #1
 8001df2:	f003 030c 	and.w	r3, r3, #12
 8001df6:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	f023 020c 	bic.w	r2, r3, #12
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	60da      	str	r2, [r3, #12]
}
 8001e08:	bf00      	nop
 8001e0a:	3714      	adds	r7, #20
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr
 8001e14:	46021000 	.word	0x46021000

08001e18 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e26:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001e2a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	431a      	orrs	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	2a00      	cmp	r2, #0
 8001e42:	d002      	beq.n	8001e4a <LL_ADC_SetGainCompensation+0x32>
 8001e44:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001e48:	e000      	b.n	8001e4c <LL_ADC_SetGainCompensation+0x34>
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b085      	sub	sp, #20
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	60f8      	str	r0, [r7, #12]
 8001e66:	60b9      	str	r1, [r7, #8]
 8001e68:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	695a      	ldr	r2, [r3, #20]
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	f003 0304 	and.w	r3, r3, #4
 8001e74:	2107      	movs	r1, #7
 8001e76:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	401a      	ands	r2, r3
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	f003 0304 	and.w	r3, r3, #4
 8001e84:	6879      	ldr	r1, [r7, #4]
 8001e86:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001e90:	bf00      	nop
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001eac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	6093      	str	r3, [r2, #8]
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ed0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ed4:	d101      	bne.n	8001eda <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001ef8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001efc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	609a      	str	r2, [r3, #8]
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f24:	d101      	bne.n	8001f2a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f26:	2301      	movs	r3, #1
 8001f28:	e000      	b.n	8001f2c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d101      	bne.n	8001f50 <LL_ADC_IsEnabled+0x18>
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e000      	b.n	8001f52 <LL_ADC_IsEnabled+0x1a>
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d101      	bne.n	8001f76 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f72:	2301      	movs	r3, #1
 8001f74:	e000      	b.n	8001f78 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f003 0308 	and.w	r3, r3, #8
 8001f94:	2b08      	cmp	r3, #8
 8001f96:	d101      	bne.n	8001f9c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e000      	b.n	8001f9e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
	...

08001fac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	@ 0x28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e2b3      	b.n	8002534 <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	691b      	ldr	r3, [r3, #16]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d003      	beq.n	8001fdc <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a8b      	ldr	r2, [pc, #556]	@ (8002208 <HAL_ADC_Init+0x25c>)
 8001fda:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d109      	bne.n	8001ff8 <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff f91f 	bl	8001228 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff ff5f 	bl	8001ec0 <LL_ADC_IsDeepPowerDownEnabled>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d004      	beq.n	8002012 <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff ff45 	bl	8001e9c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff ff7a 	bl	8001f10 <LL_ADC_IsInternalRegulatorEnabled>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d115      	bne.n	800204e <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff ff5e 	bl	8001ee8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800202c:	4b77      	ldr	r3, [pc, #476]	@ (800220c <HAL_ADC_Init+0x260>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	099b      	lsrs	r3, r3, #6
 8002032:	4a77      	ldr	r2, [pc, #476]	@ (8002210 <HAL_ADC_Init+0x264>)
 8002034:	fba2 2303 	umull	r2, r3, r2, r3
 8002038:	099b      	lsrs	r3, r3, #6
 800203a:	3301      	adds	r3, #1
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002040:	e002      	b.n	8002048 <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	3b01      	subs	r3, #1
 8002046:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f9      	bne.n	8002042 <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff ff5c 	bl	8001f10 <LL_ADC_IsInternalRegulatorEnabled>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10e      	bne.n	800207c <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002062:	f043 0210 	orr.w	r2, r3, #16
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800206e:	f043 0201 	orr.w	r2, r3, #1
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff ff6c 	bl	8001f5e <LL_ADC_REG_IsConversionOngoing>
 8002086:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800208c:	f003 0310 	and.w	r3, r3, #16
 8002090:	2b00      	cmp	r3, #0
 8002092:	f040 8244 	bne.w	800251e <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	2b00      	cmp	r3, #0
 800209a:	f040 8240 	bne.w	800251e <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80020a2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80020a6:	f043 0202 	orr.w	r2, r3, #2
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff ff40 	bl	8001f38 <LL_ADC_IsEnabled>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d140      	bne.n	8002140 <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a51      	ldr	r2, [pc, #324]	@ (8002208 <HAL_ADC_Init+0x25c>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d028      	beq.n	800211a <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a51      	ldr	r2, [pc, #324]	@ (8002214 <HAL_ADC_Init+0x268>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d109      	bne.n	80020e6 <HAL_ADC_Init+0x13a>
 80020d2:	4850      	ldr	r0, [pc, #320]	@ (8002214 <HAL_ADC_Init+0x268>)
 80020d4:	f7ff ff30 	bl	8001f38 <LL_ADC_IsEnabled>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	bf0c      	ite	eq
 80020de:	2301      	moveq	r3, #1
 80020e0:	2300      	movne	r3, #0
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	e008      	b.n	80020f8 <HAL_ADC_Init+0x14c>
 80020e6:	4848      	ldr	r0, [pc, #288]	@ (8002208 <HAL_ADC_Init+0x25c>)
 80020e8:	f7ff ff26 	bl	8001f38 <LL_ADC_IsEnabled>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	bf0c      	ite	eq
 80020f2:	2301      	moveq	r3, #1
 80020f4:	2300      	movne	r3, #0
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d021      	beq.n	8002140 <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a44      	ldr	r2, [pc, #272]	@ (8002214 <HAL_ADC_Init+0x268>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d101      	bne.n	800210a <HAL_ADC_Init+0x15e>
 8002106:	4a44      	ldr	r2, [pc, #272]	@ (8002218 <HAL_ADC_Init+0x26c>)
 8002108:	e000      	b.n	800210c <HAL_ADC_Init+0x160>
 800210a:	4a44      	ldr	r2, [pc, #272]	@ (800221c <HAL_ADC_Init+0x270>)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4619      	mov	r1, r3
 8002112:	4610      	mov	r0, r2
 8002114:	f7ff fe4c 	bl	8001db0 <LL_ADC_SetCommonClock>
 8002118:	e012      	b.n	8002140 <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	4619      	mov	r1, r3
 8002124:	4610      	mov	r0, r2
 8002126:	f7ff fe57 	bl	8001dd8 <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 800212a:	4b3c      	ldr	r3, [pc, #240]	@ (800221c <HAL_ADC_Init+0x270>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800213a:	4938      	ldr	r1, [pc, #224]	@ (800221c <HAL_ADC_Init+0x270>)
 800213c:	4313      	orrs	r3, r2
 800213e:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a30      	ldr	r2, [pc, #192]	@ (8002208 <HAL_ADC_Init+0x25c>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d010      	beq.n	800216c <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002150:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002156:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 800215c:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002164:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8002166:	4313      	orrs	r3, r2
 8002168:	623b      	str	r3, [r7, #32]
 800216a:	e030      	b.n	80021ce <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	7f1b      	ldrb	r3, [r3, #28]
 8002170:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002178:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800217a:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002180:	2a00      	cmp	r2, #0
 8002182:	d002      	beq.n	800218a <HAL_ADC_Init+0x1de>
 8002184:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002188:	e000      	b.n	800218c <HAL_ADC_Init+0x1e0>
 800218a:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800218c:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8002192:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	2b00      	cmp	r3, #0
 800219a:	da04      	bge.n	80021a6 <HAL_ADC_Init+0x1fa>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021a4:	e001      	b.n	80021aa <HAL_ADC_Init+0x1fe>
 80021a6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 80021aa:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4918      	ldr	r1, [pc, #96]	@ (8002214 <HAL_ADC_Init+0x268>)
 80021b2:	428b      	cmp	r3, r1
 80021b4:	d103      	bne.n	80021be <HAL_ADC_Init+0x212>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021bc:	e003      	b.n	80021c6 <HAL_ADC_Init+0x21a>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021c4:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80021c6:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80021c8:	6a3a      	ldr	r2, [r7, #32]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d12f      	bne.n	8002238 <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002208 <HAL_ADC_Init+0x25c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d007      	beq.n	80021f2 <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	3b01      	subs	r3, #1
 80021e8:	045b      	lsls	r3, r3, #17
 80021ea:	6a3a      	ldr	r2, [r7, #32]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	623b      	str	r3, [r7, #32]
 80021f0:	e022      	b.n	8002238 <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d111      	bne.n	8002220 <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80021fc:	6a3b      	ldr	r3, [r7, #32]
 80021fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002202:	623b      	str	r3, [r7, #32]
 8002204:	e018      	b.n	8002238 <HAL_ADC_Init+0x28c>
 8002206:	bf00      	nop
 8002208:	46021000 	.word	0x46021000
 800220c:	20000000 	.word	0x20000000
 8002210:	053e2d63 	.word	0x053e2d63
 8002214:	42028000 	.word	0x42028000
 8002218:	42028308 	.word	0x42028308
 800221c:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002224:	f043 0220 	orr.w	r2, r3, #32
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002230:	f043 0201 	orr.w	r2, r3, #1
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a92      	ldr	r2, [pc, #584]	@ (8002488 <HAL_ADC_Init+0x4dc>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d018      	beq.n	8002274 <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002246:	2b00      	cmp	r3, #0
 8002248:	d009      	beq.n	800225e <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800224e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002256:	4313      	orrs	r3, r2
 8002258:	6a3a      	ldr	r2, [r7, #32]
 800225a:	4313      	orrs	r3, r2
 800225c:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68da      	ldr	r2, [r3, #12]
 8002264:	4b89      	ldr	r3, [pc, #548]	@ (800248c <HAL_ADC_Init+0x4e0>)
 8002266:	4013      	ands	r3, r2
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	6812      	ldr	r2, [r2, #0]
 800226c:	6a39      	ldr	r1, [r7, #32]
 800226e:	430b      	orrs	r3, r1
 8002270:	60d3      	str	r3, [r2, #12]
 8002272:	e031      	b.n	80022d8 <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002278:	2b00      	cmp	r3, #0
 800227a:	d009      	beq.n	8002290 <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002280:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002288:	4313      	orrs	r3, r2
 800228a:	6a3a      	ldr	r2, [r7, #32]
 800228c:	4313      	orrs	r3, r2
 800228e:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	68da      	ldr	r2, [r3, #12]
 8002296:	4b7e      	ldr	r3, [pc, #504]	@ (8002490 <HAL_ADC_Init+0x4e4>)
 8002298:	4013      	ands	r3, r2
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	6812      	ldr	r2, [r2, #0]
 800229e:	6a39      	ldr	r1, [r7, #32]
 80022a0:	430b      	orrs	r3, r1
 80022a2:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d008      	beq.n	80022be <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a1a      	ldr	r2, [r3, #32]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d008      	beq.n	80022d8 <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a6a      	ldr	r2, [pc, #424]	@ (8002488 <HAL_ADC_Init+0x4dc>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	f000 8093 	beq.w	800240a <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff fe38 	bl	8001f5e <LL_ADC_REG_IsConversionOngoing>
 80022ee:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7ff fe45 	bl	8001f84 <LL_ADC_INJ_IsConversionOngoing>
 80022fa:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d161      	bne.n	80023c6 <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d15e      	bne.n	80023c6 <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	7f1b      	ldrb	r3, [r3, #28]
 800230c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4960      	ldr	r1, [pc, #384]	@ (8002494 <HAL_ADC_Init+0x4e8>)
 8002314:	428b      	cmp	r3, r1
 8002316:	d102      	bne.n	800231e <HAL_ADC_Init+0x372>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800231c:	e002      	b.n	8002324 <HAL_ADC_Init+0x378>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002322:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002324:	4313      	orrs	r3, r2
 8002326:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002332:	f023 0303 	bic.w	r3, r3, #3
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	6812      	ldr	r2, [r2, #0]
 800233a:	6a39      	ldr	r1, [r7, #32]
 800233c:	430b      	orrs	r3, r1
 800233e:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d007      	beq.n	8002358 <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	4619      	mov	r1, r3
 8002352:	4610      	mov	r0, r2
 8002354:	f7ff fd60 	bl	8001e18 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800235e:	2b01      	cmp	r3, #1
 8002360:	d11e      	bne.n	80023a0 <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002366:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	691a      	ldr	r2, [r3, #16]
 800236e:	4b4a      	ldr	r3, [pc, #296]	@ (8002498 <HAL_ADC_Init+0x4ec>)
 8002370:	4013      	ands	r3, r2
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002376:	0411      	lsls	r1, r2, #16
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800237c:	4311      	orrs	r1, r2
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8002382:	4311      	orrs	r1, r2
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8002388:	4311      	orrs	r1, r2
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800238e:	0892      	lsrs	r2, r2, #2
 8002390:	430a      	orrs	r2, r1
 8002392:	431a      	orrs	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	611a      	str	r2, [r3, #16]
 800239e:	e007      	b.n	80023b0 <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	691a      	ldr	r2, [r3, #16]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 0201 	bic.w	r2, r2, #1
 80023ae:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d10c      	bne.n	80023e8 <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d4:	f023 010f 	bic.w	r1, r3, #15
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023dc:	1e5a      	subs	r2, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80023e6:	e007      	b.n	80023f8 <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 020f 	bic.w	r2, r2, #15
 80023f6:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023fc:	f023 0303 	bic.w	r3, r3, #3
 8002400:	f043 0201 	orr.w	r2, r3, #1
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002408:	e092      	b.n	8002530 <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002410:	2b01      	cmp	r3, #1
 8002412:	d111      	bne.n	8002438 <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800241c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8002422:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 8002428:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800242a:	69fa      	ldr	r2, [r7, #28]
 800242c:	4313      	orrs	r3, r2
 800242e:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f043 0301 	orr.w	r3, r3, #1
 8002436:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	691a      	ldr	r2, [r3, #16]
 800243e:	4b17      	ldr	r3, [pc, #92]	@ (800249c <HAL_ADC_Init+0x4f0>)
 8002440:	4013      	ands	r3, r2
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6812      	ldr	r2, [r2, #0]
 8002446:	69f9      	ldr	r1, [r7, #28]
 8002448:	430b      	orrs	r3, r1
 800244a:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6818      	ldr	r0, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002454:	461a      	mov	r2, r3
 8002456:	2100      	movs	r1, #0
 8002458:	f7ff fd01 	bl	8001e5e <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6818      	ldr	r0, [r3, #0]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002464:	461a      	mov	r2, r3
 8002466:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 800246a:	f7ff fcf8 	bl	8001e5e <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d114      	bne.n	80024a0 <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f062 020f 	orn	r2, r2, #15
 8002484:	629a      	str	r2, [r3, #40]	@ 0x28
 8002486:	e024      	b.n	80024d2 <HAL_ADC_Init+0x526>
 8002488:	46021000 	.word	0x46021000
 800248c:	fff0c013 	.word	0xfff0c013
 8002490:	ffde800d 	.word	0xffde800d
 8002494:	42028000 	.word	0x42028000
 8002498:	fc00f81e 	.word	0xfc00f81e
 800249c:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	691b      	ldr	r3, [r3, #16]
 80024a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80024a8:	d113      	bne.n	80024d2 <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b4:	3b01      	subs	r3, #1
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	f003 031c 	and.w	r3, r3, #28
 80024bc:	f06f 020f 	mvn.w	r2, #15
 80024c0:	fa02 f103 	lsl.w	r1, r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68da      	ldr	r2, [r3, #12]
 80024d8:	4b18      	ldr	r3, [pc, #96]	@ (800253c <HAL_ADC_Init+0x590>)
 80024da:	4013      	ands	r3, r2
 80024dc:	6a3a      	ldr	r2, [r7, #32]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d10b      	bne.n	80024fa <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024ec:	f023 0303 	bic.w	r3, r3, #3
 80024f0:	f043 0201 	orr.w	r2, r3, #1
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80024f8:	e01a      	b.n	8002530 <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024fe:	f023 0312 	bic.w	r3, r3, #18
 8002502:	f043 0210 	orr.w	r2, r3, #16
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800250e:	f043 0201 	orr.w	r2, r3, #1
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800251c:	e008      	b.n	8002530 <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002522:	f043 0210 	orr.w	r2, r3, #16
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 8002530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002534:	4618      	mov	r0, r3
 8002536:	3728      	adds	r7, #40	@ 0x28
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	833ffff3 	.word	0x833ffff3

08002540 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f003 0307 	and.w	r3, r3, #7
 800254e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002550:	4b0c      	ldr	r3, [pc, #48]	@ (8002584 <__NVIC_SetPriorityGrouping+0x44>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800255c:	4013      	ands	r3, r2
 800255e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002568:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800256c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002570:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002572:	4a04      	ldr	r2, [pc, #16]	@ (8002584 <__NVIC_SetPriorityGrouping+0x44>)
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	60d3      	str	r3, [r2, #12]
}
 8002578:	bf00      	nop
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800258c:	4b04      	ldr	r3, [pc, #16]	@ (80025a0 <__NVIC_GetPriorityGrouping+0x18>)
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	0a1b      	lsrs	r3, r3, #8
 8002592:	f003 0307 	and.w	r3, r3, #7
}
 8002596:	4618      	mov	r0, r3
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr
 80025a0:	e000ed00 	.word	0xe000ed00

080025a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4603      	mov	r3, r0
 80025ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	db0b      	blt.n	80025ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025b6:	79fb      	ldrb	r3, [r7, #7]
 80025b8:	f003 021f 	and.w	r2, r3, #31
 80025bc:	4907      	ldr	r1, [pc, #28]	@ (80025dc <__NVIC_EnableIRQ+0x38>)
 80025be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c2:	095b      	lsrs	r3, r3, #5
 80025c4:	2001      	movs	r0, #1
 80025c6:	fa00 f202 	lsl.w	r2, r0, r2
 80025ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ce:	bf00      	nop
 80025d0:	370c      	adds	r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	e000e100 	.word	0xe000e100

080025e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	4603      	mov	r3, r0
 80025e8:	6039      	str	r1, [r7, #0]
 80025ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	db0a      	blt.n	800260a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	490c      	ldr	r1, [pc, #48]	@ (800262c <__NVIC_SetPriority+0x4c>)
 80025fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fe:	0112      	lsls	r2, r2, #4
 8002600:	b2d2      	uxtb	r2, r2
 8002602:	440b      	add	r3, r1
 8002604:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002608:	e00a      	b.n	8002620 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	b2da      	uxtb	r2, r3
 800260e:	4908      	ldr	r1, [pc, #32]	@ (8002630 <__NVIC_SetPriority+0x50>)
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	3b04      	subs	r3, #4
 8002618:	0112      	lsls	r2, r2, #4
 800261a:	b2d2      	uxtb	r2, r2
 800261c:	440b      	add	r3, r1
 800261e:	761a      	strb	r2, [r3, #24]
}
 8002620:	bf00      	nop
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	e000e100 	.word	0xe000e100
 8002630:	e000ed00 	.word	0xe000ed00

08002634 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002634:	b480      	push	{r7}
 8002636:	b089      	sub	sp, #36	@ 0x24
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f003 0307 	and.w	r3, r3, #7
 8002646:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	f1c3 0307 	rsb	r3, r3, #7
 800264e:	2b04      	cmp	r3, #4
 8002650:	bf28      	it	cs
 8002652:	2304      	movcs	r3, #4
 8002654:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	3304      	adds	r3, #4
 800265a:	2b06      	cmp	r3, #6
 800265c:	d902      	bls.n	8002664 <NVIC_EncodePriority+0x30>
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	3b03      	subs	r3, #3
 8002662:	e000      	b.n	8002666 <NVIC_EncodePriority+0x32>
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002668:	f04f 32ff 	mov.w	r2, #4294967295
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	43da      	mvns	r2, r3
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	401a      	ands	r2, r3
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800267c:	f04f 31ff 	mov.w	r1, #4294967295
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	fa01 f303 	lsl.w	r3, r1, r3
 8002686:	43d9      	mvns	r1, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800268c:	4313      	orrs	r3, r2
         );
}
 800268e:	4618      	mov	r0, r3
 8002690:	3724      	adds	r7, #36	@ 0x24
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b082      	sub	sp, #8
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7ff ff4c 	bl	8002540 <__NVIC_SetPriorityGrouping>
}
 80026a8:	bf00      	nop
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026be:	f7ff ff63 	bl	8002588 <__NVIC_GetPriorityGrouping>
 80026c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	68b9      	ldr	r1, [r7, #8]
 80026c8:	6978      	ldr	r0, [r7, #20]
 80026ca:	f7ff ffb3 	bl	8002634 <NVIC_EncodePriority>
 80026ce:	4602      	mov	r2, r0
 80026d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026d4:	4611      	mov	r1, r2
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff ff82 	bl	80025e0 <__NVIC_SetPriority>
}
 80026dc:	bf00      	nop
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff ff56 	bl	80025a4 <__NVIC_EnableIRQ>
}
 80026f8:	bf00      	nop
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3b01      	subs	r3, #1
 800270c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002710:	d301      	bcc.n	8002716 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002712:	2301      	movs	r3, #1
 8002714:	e00d      	b.n	8002732 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002716:	4a0a      	ldr	r2, [pc, #40]	@ (8002740 <HAL_SYSTICK_Config+0x40>)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3b01      	subs	r3, #1
 800271c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800271e:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <HAL_SYSTICK_Config+0x40>)
 8002720:	2200      	movs	r2, #0
 8002722:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002724:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <HAL_SYSTICK_Config+0x40>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a05      	ldr	r2, [pc, #20]	@ (8002740 <HAL_SYSTICK_Config+0x40>)
 800272a:	f043 0303 	orr.w	r3, r3, #3
 800272e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	e000e010 	.word	0xe000e010

08002744 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b04      	cmp	r3, #4
 8002750:	d844      	bhi.n	80027dc <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002752:	a201      	add	r2, pc, #4	@ (adr r2, 8002758 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002758:	0800277b 	.word	0x0800277b
 800275c:	08002799 	.word	0x08002799
 8002760:	080027bb 	.word	0x080027bb
 8002764:	080027dd 	.word	0x080027dd
 8002768:	0800276d 	.word	0x0800276d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800276c:	4b1f      	ldr	r3, [pc, #124]	@ (80027ec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a1e      	ldr	r2, [pc, #120]	@ (80027ec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002772:	f043 0304 	orr.w	r3, r3, #4
 8002776:	6013      	str	r3, [r2, #0]
      break;
 8002778:	e031      	b.n	80027de <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800277a:	4b1c      	ldr	r3, [pc, #112]	@ (80027ec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a1b      	ldr	r2, [pc, #108]	@ (80027ec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002780:	f023 0304 	bic.w	r3, r3, #4
 8002784:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8002786:	4b1a      	ldr	r3, [pc, #104]	@ (80027f0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002788:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800278c:	4a18      	ldr	r2, [pc, #96]	@ (80027f0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800278e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002792:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002796:	e022      	b.n	80027de <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002798:	4b14      	ldr	r3, [pc, #80]	@ (80027ec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a13      	ldr	r2, [pc, #76]	@ (80027ec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800279e:	f023 0304 	bic.w	r3, r3, #4
 80027a2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80027a4:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027aa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80027ae:	4a10      	ldr	r2, [pc, #64]	@ (80027f0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80027b8:	e011      	b.n	80027de <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80027ba:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a0b      	ldr	r2, [pc, #44]	@ (80027ec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80027c0:	f023 0304 	bic.w	r3, r3, #4
 80027c4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80027c6:	4b0a      	ldr	r3, [pc, #40]	@ (80027f0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027cc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80027d0:	4a07      	ldr	r2, [pc, #28]	@ (80027f0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80027d2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80027d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80027da:	e000      	b.n	80027de <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80027dc:	bf00      	nop
  }
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000e010 	.word	0xe000e010
 80027f0:	46020c00 	.word	0x46020c00

080027f4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80027fa:	4b19      	ldr	r3, [pc, #100]	@ (8002860 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0304 	and.w	r3, r3, #4
 8002802:	2b00      	cmp	r3, #0
 8002804:	d002      	beq.n	800280c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002806:	2304      	movs	r3, #4
 8002808:	607b      	str	r3, [r7, #4]
 800280a:	e021      	b.n	8002850 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 800280c:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 800280e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002812:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002816:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800281e:	d011      	beq.n	8002844 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002826:	d810      	bhi.n	800284a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d004      	beq.n	8002838 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002834:	d003      	beq.n	800283e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002836:	e008      	b.n	800284a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002838:	2300      	movs	r3, #0
 800283a:	607b      	str	r3, [r7, #4]
        break;
 800283c:	e008      	b.n	8002850 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800283e:	2301      	movs	r3, #1
 8002840:	607b      	str	r3, [r7, #4]
        break;
 8002842:	e005      	b.n	8002850 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002844:	2302      	movs	r3, #2
 8002846:	607b      	str	r3, [r7, #4]
        break;
 8002848:	e002      	b.n	8002850 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800284a:	2300      	movs	r3, #0
 800284c:	607b      	str	r3, [r7, #4]
        break;
 800284e:	bf00      	nop
    }
  }
  return systick_source;
 8002850:	687b      	ldr	r3, [r7, #4]
}
 8002852:	4618      	mov	r0, r3
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	e000e010 	.word	0xe000e010
 8002864:	46020c00 	.word	0x46020c00

08002868 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8002870:	f7ff fa6e 	bl	8001d50 <HAL_GetTick>
 8002874:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e0db      	b.n	8002a38 <HAL_DMA_Init+0x1d0>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a6e      	ldr	r2, [pc, #440]	@ (8002a40 <HAL_DMA_Init+0x1d8>)
 8002886:	4293      	cmp	r3, r2
 8002888:	f000 809f 	beq.w	80029ca <HAL_DMA_Init+0x162>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a6c      	ldr	r2, [pc, #432]	@ (8002a44 <HAL_DMA_Init+0x1dc>)
 8002892:	4293      	cmp	r3, r2
 8002894:	f000 8099 	beq.w	80029ca <HAL_DMA_Init+0x162>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a6a      	ldr	r2, [pc, #424]	@ (8002a48 <HAL_DMA_Init+0x1e0>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	f000 8093 	beq.w	80029ca <HAL_DMA_Init+0x162>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a68      	ldr	r2, [pc, #416]	@ (8002a4c <HAL_DMA_Init+0x1e4>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	f000 808d 	beq.w	80029ca <HAL_DMA_Init+0x162>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a66      	ldr	r2, [pc, #408]	@ (8002a50 <HAL_DMA_Init+0x1e8>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	f000 8087 	beq.w	80029ca <HAL_DMA_Init+0x162>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a64      	ldr	r2, [pc, #400]	@ (8002a54 <HAL_DMA_Init+0x1ec>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	f000 8081 	beq.w	80029ca <HAL_DMA_Init+0x162>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a62      	ldr	r2, [pc, #392]	@ (8002a58 <HAL_DMA_Init+0x1f0>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d07b      	beq.n	80029ca <HAL_DMA_Init+0x162>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a61      	ldr	r2, [pc, #388]	@ (8002a5c <HAL_DMA_Init+0x1f4>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d076      	beq.n	80029ca <HAL_DMA_Init+0x162>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a5f      	ldr	r2, [pc, #380]	@ (8002a60 <HAL_DMA_Init+0x1f8>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d071      	beq.n	80029ca <HAL_DMA_Init+0x162>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a5e      	ldr	r2, [pc, #376]	@ (8002a64 <HAL_DMA_Init+0x1fc>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d06c      	beq.n	80029ca <HAL_DMA_Init+0x162>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a5c      	ldr	r2, [pc, #368]	@ (8002a68 <HAL_DMA_Init+0x200>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d067      	beq.n	80029ca <HAL_DMA_Init+0x162>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a5b      	ldr	r2, [pc, #364]	@ (8002a6c <HAL_DMA_Init+0x204>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d062      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a59      	ldr	r2, [pc, #356]	@ (8002a70 <HAL_DMA_Init+0x208>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d05d      	beq.n	80029ca <HAL_DMA_Init+0x162>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a58      	ldr	r2, [pc, #352]	@ (8002a74 <HAL_DMA_Init+0x20c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d058      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a56      	ldr	r2, [pc, #344]	@ (8002a78 <HAL_DMA_Init+0x210>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d053      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a55      	ldr	r2, [pc, #340]	@ (8002a7c <HAL_DMA_Init+0x214>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d04e      	beq.n	80029ca <HAL_DMA_Init+0x162>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a53      	ldr	r2, [pc, #332]	@ (8002a80 <HAL_DMA_Init+0x218>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d049      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a52      	ldr	r2, [pc, #328]	@ (8002a84 <HAL_DMA_Init+0x21c>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d044      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a50      	ldr	r2, [pc, #320]	@ (8002a88 <HAL_DMA_Init+0x220>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d03f      	beq.n	80029ca <HAL_DMA_Init+0x162>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a4f      	ldr	r2, [pc, #316]	@ (8002a8c <HAL_DMA_Init+0x224>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d03a      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a4d      	ldr	r2, [pc, #308]	@ (8002a90 <HAL_DMA_Init+0x228>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d035      	beq.n	80029ca <HAL_DMA_Init+0x162>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a4c      	ldr	r2, [pc, #304]	@ (8002a94 <HAL_DMA_Init+0x22c>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d030      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a98 <HAL_DMA_Init+0x230>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d02b      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a49      	ldr	r2, [pc, #292]	@ (8002a9c <HAL_DMA_Init+0x234>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d026      	beq.n	80029ca <HAL_DMA_Init+0x162>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a47      	ldr	r2, [pc, #284]	@ (8002aa0 <HAL_DMA_Init+0x238>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d021      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a46      	ldr	r2, [pc, #280]	@ (8002aa4 <HAL_DMA_Init+0x23c>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d01c      	beq.n	80029ca <HAL_DMA_Init+0x162>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a44      	ldr	r2, [pc, #272]	@ (8002aa8 <HAL_DMA_Init+0x240>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d017      	beq.n	80029ca <HAL_DMA_Init+0x162>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a43      	ldr	r2, [pc, #268]	@ (8002aac <HAL_DMA_Init+0x244>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d012      	beq.n	80029ca <HAL_DMA_Init+0x162>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a41      	ldr	r2, [pc, #260]	@ (8002ab0 <HAL_DMA_Init+0x248>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d00d      	beq.n	80029ca <HAL_DMA_Init+0x162>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a40      	ldr	r2, [pc, #256]	@ (8002ab4 <HAL_DMA_Init+0x24c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d008      	beq.n	80029ca <HAL_DMA_Init+0x162>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a3e      	ldr	r2, [pc, #248]	@ (8002ab8 <HAL_DMA_Init+0x250>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d003      	beq.n	80029ca <HAL_DMA_Init+0x162>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a3d      	ldr	r2, [pc, #244]	@ (8002abc <HAL_DMA_Init+0x254>)
 80029c8:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2202      	movs	r2, #2
 80029d6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0206 	orr.w	r2, r2, #6
 80029e8:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80029ea:	e00f      	b.n	8002a0c <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80029ec:	f7ff f9b0 	bl	8001d50 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b05      	cmp	r3, #5
 80029f8:	d908      	bls.n	8002a0c <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2210      	movs	r2, #16
 80029fe:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2203      	movs	r2, #3
 8002a04:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e015      	b.n	8002a38 <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1e8      	bne.n	80029ec <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f9ee 	bl	8002dfc <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40020050 	.word	0x40020050
 8002a44:	50020050 	.word	0x50020050
 8002a48:	400200d0 	.word	0x400200d0
 8002a4c:	500200d0 	.word	0x500200d0
 8002a50:	40020150 	.word	0x40020150
 8002a54:	50020150 	.word	0x50020150
 8002a58:	400201d0 	.word	0x400201d0
 8002a5c:	500201d0 	.word	0x500201d0
 8002a60:	40020250 	.word	0x40020250
 8002a64:	50020250 	.word	0x50020250
 8002a68:	400202d0 	.word	0x400202d0
 8002a6c:	500202d0 	.word	0x500202d0
 8002a70:	40020350 	.word	0x40020350
 8002a74:	50020350 	.word	0x50020350
 8002a78:	400203d0 	.word	0x400203d0
 8002a7c:	500203d0 	.word	0x500203d0
 8002a80:	40020450 	.word	0x40020450
 8002a84:	50020450 	.word	0x50020450
 8002a88:	400204d0 	.word	0x400204d0
 8002a8c:	500204d0 	.word	0x500204d0
 8002a90:	40020550 	.word	0x40020550
 8002a94:	50020550 	.word	0x50020550
 8002a98:	400205d0 	.word	0x400205d0
 8002a9c:	500205d0 	.word	0x500205d0
 8002aa0:	40020650 	.word	0x40020650
 8002aa4:	50020650 	.word	0x50020650
 8002aa8:	400206d0 	.word	0x400206d0
 8002aac:	500206d0 	.word	0x500206d0
 8002ab0:	40020750 	.word	0x40020750
 8002ab4:	50020750 	.word	0x50020750
 8002ab8:	400207d0 	.word	0x400207d0
 8002abc:	500207d0 	.word	0x500207d0

08002ac0 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002ad0:	f023 030f 	bic.w	r3, r3, #15
 8002ad4:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ade:	3b50      	subs	r3, #80	@ 0x50
 8002ae0:	09db      	lsrs	r3, r3, #7
 8002ae2:	f003 031f 	and.w	r3, r3, #31
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	4013      	ands	r3, r2
 8002af6:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 813b 	beq.w	8002d76 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d011      	beq.n	8002b32 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00a      	beq.n	8002b32 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b24:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2a:	f043 0201 	orr.w	r2, r3, #1
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d011      	beq.n	8002b64 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00a      	beq.n	8002b64 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b56:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b5c:	f043 0202 	orr.w	r2, r3, #2
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d011      	beq.n	8002b96 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00a      	beq.n	8002b96 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002b88:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b8e:	f043 0204 	orr.w	r2, r3, #4
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d011      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00a      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002bba:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc0:	f043 0208 	orr.w	r2, r3, #8
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d013      	beq.n	8002bfe <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d00c      	beq.n	8002bfe <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bec:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d04c      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d045      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c22:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d12e      	bne.n	8002c8e <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	695a      	ldr	r2, [r3, #20]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c3e:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695a      	ldr	r2, [r3, #20]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0202 	orr.w	r2, r2, #2
 8002c4e:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d007      	beq.n	8002c74 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c68:	2201      	movs	r2, #1
 8002c6a:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2200      	movs	r2, #0
 8002c72:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d07a      	beq.n	8002d7a <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	4798      	blx	r3
        }

        return;
 8002c8c:	e075      	b.n	8002d7a <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2205      	movs	r2, #5
 8002c92:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d003      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d039      	beq.n	8002d28 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	695b      	ldr	r3, [r3, #20]
 8002cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d032      	beq.n	8002d28 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d012      	beq.n	8002cf4 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d116      	bne.n	8002d06 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d111      	bne.n	8002d06 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cee:	2201      	movs	r2, #1
 8002cf0:	731a      	strb	r2, [r3, #12]
 8002cf2:	e008      	b.n	8002d06 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d103      	bne.n	8002d06 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2201      	movs	r2, #1
 8002d02:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002d0e:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d003      	beq.n	8002d28 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d025      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	695a      	ldr	r2, [r3, #20]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0202 	orr.w	r2, r2, #2
 8002d3e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d58:	2201      	movs	r2, #1
 8002d5a:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d007      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	4798      	blx	r3
 8002d74:	e002      	b.n	8002d7c <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8002d76:	bf00      	nop
 8002d78:	e000      	b.n	8002d7c <HAL_DMA_IRQHandler+0x2bc>
        return;
 8002d7a:	bf00      	nop
    }
  }
}
 8002d7c:	3718      	adds	r7, #24
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b085      	sub	sp, #20
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
 8002d8a:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e02b      	b.n	8002dee <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002d9e:	f023 030f 	bic.w	r3, r3, #15
 8002da2:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dac:	3b50      	subs	r3, #80	@ 0x50
 8002dae:	09db      	lsrs	r3, r3, #7
 8002db0:	f003 031f 	and.w	r3, r3, #31
 8002db4:	2201      	movs	r2, #1
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	f003 0310 	and.w	r3, r3, #16
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d012      	beq.n	8002dec <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	f003 0311 	and.w	r3, r3, #17
 8002dcc:	2b11      	cmp	r3, #17
 8002dce:	d106      	bne.n	8002dde <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	605a      	str	r2, [r3, #4]
 8002ddc:	e006      	b.n	8002dec <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	43db      	mvns	r3, r3
 8002de6:	401a      	ands	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3714      	adds	r7, #20
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
	...

08002dfc <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	695b      	ldr	r3, [r3, #20]
 8002e10:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	695a      	ldr	r2, [r3, #20]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a53      	ldr	r2, [pc, #332]	@ (8002f88 <DMA_Init+0x18c>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	f000 80a0 	beq.w	8002f82 <DMA_Init+0x186>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a51      	ldr	r2, [pc, #324]	@ (8002f8c <DMA_Init+0x190>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	f000 809a 	beq.w	8002f82 <DMA_Init+0x186>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a4f      	ldr	r2, [pc, #316]	@ (8002f90 <DMA_Init+0x194>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	f000 8094 	beq.w	8002f82 <DMA_Init+0x186>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a4d      	ldr	r2, [pc, #308]	@ (8002f94 <DMA_Init+0x198>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	f000 808e 	beq.w	8002f82 <DMA_Init+0x186>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a4b      	ldr	r2, [pc, #300]	@ (8002f98 <DMA_Init+0x19c>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	f000 8088 	beq.w	8002f82 <DMA_Init+0x186>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a49      	ldr	r2, [pc, #292]	@ (8002f9c <DMA_Init+0x1a0>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	f000 8082 	beq.w	8002f82 <DMA_Init+0x186>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a47      	ldr	r2, [pc, #284]	@ (8002fa0 <DMA_Init+0x1a4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d07c      	beq.n	8002f82 <DMA_Init+0x186>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a45      	ldr	r2, [pc, #276]	@ (8002fa4 <DMA_Init+0x1a8>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d077      	beq.n	8002f82 <DMA_Init+0x186>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a44      	ldr	r2, [pc, #272]	@ (8002fa8 <DMA_Init+0x1ac>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d072      	beq.n	8002f82 <DMA_Init+0x186>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a42      	ldr	r2, [pc, #264]	@ (8002fac <DMA_Init+0x1b0>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d06d      	beq.n	8002f82 <DMA_Init+0x186>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a41      	ldr	r2, [pc, #260]	@ (8002fb0 <DMA_Init+0x1b4>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d068      	beq.n	8002f82 <DMA_Init+0x186>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a3f      	ldr	r2, [pc, #252]	@ (8002fb4 <DMA_Init+0x1b8>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d063      	beq.n	8002f82 <DMA_Init+0x186>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a3e      	ldr	r2, [pc, #248]	@ (8002fb8 <DMA_Init+0x1bc>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d05e      	beq.n	8002f82 <DMA_Init+0x186>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a3c      	ldr	r2, [pc, #240]	@ (8002fbc <DMA_Init+0x1c0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d059      	beq.n	8002f82 <DMA_Init+0x186>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a3b      	ldr	r2, [pc, #236]	@ (8002fc0 <DMA_Init+0x1c4>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d054      	beq.n	8002f82 <DMA_Init+0x186>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a39      	ldr	r2, [pc, #228]	@ (8002fc4 <DMA_Init+0x1c8>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d04f      	beq.n	8002f82 <DMA_Init+0x186>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a38      	ldr	r2, [pc, #224]	@ (8002fc8 <DMA_Init+0x1cc>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d04a      	beq.n	8002f82 <DMA_Init+0x186>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a36      	ldr	r2, [pc, #216]	@ (8002fcc <DMA_Init+0x1d0>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d045      	beq.n	8002f82 <DMA_Init+0x186>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a35      	ldr	r2, [pc, #212]	@ (8002fd0 <DMA_Init+0x1d4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d040      	beq.n	8002f82 <DMA_Init+0x186>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a33      	ldr	r2, [pc, #204]	@ (8002fd4 <DMA_Init+0x1d8>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d03b      	beq.n	8002f82 <DMA_Init+0x186>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a32      	ldr	r2, [pc, #200]	@ (8002fd8 <DMA_Init+0x1dc>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d036      	beq.n	8002f82 <DMA_Init+0x186>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a30      	ldr	r2, [pc, #192]	@ (8002fdc <DMA_Init+0x1e0>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d031      	beq.n	8002f82 <DMA_Init+0x186>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a2f      	ldr	r2, [pc, #188]	@ (8002fe0 <DMA_Init+0x1e4>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d02c      	beq.n	8002f82 <DMA_Init+0x186>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a2d      	ldr	r2, [pc, #180]	@ (8002fe4 <DMA_Init+0x1e8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d027      	beq.n	8002f82 <DMA_Init+0x186>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a2c      	ldr	r2, [pc, #176]	@ (8002fe8 <DMA_Init+0x1ec>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d022      	beq.n	8002f82 <DMA_Init+0x186>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a2a      	ldr	r2, [pc, #168]	@ (8002fec <DMA_Init+0x1f0>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d01d      	beq.n	8002f82 <DMA_Init+0x186>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a29      	ldr	r2, [pc, #164]	@ (8002ff0 <DMA_Init+0x1f4>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d018      	beq.n	8002f82 <DMA_Init+0x186>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a27      	ldr	r2, [pc, #156]	@ (8002ff4 <DMA_Init+0x1f8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d013      	beq.n	8002f82 <DMA_Init+0x186>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a26      	ldr	r2, [pc, #152]	@ (8002ff8 <DMA_Init+0x1fc>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d00e      	beq.n	8002f82 <DMA_Init+0x186>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a24      	ldr	r2, [pc, #144]	@ (8002ffc <DMA_Init+0x200>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d009      	beq.n	8002f82 <DMA_Init+0x186>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a23      	ldr	r2, [pc, #140]	@ (8003000 <DMA_Init+0x204>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d004      	beq.n	8002f82 <DMA_Init+0x186>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a21      	ldr	r2, [pc, #132]	@ (8003004 <DMA_Init+0x208>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d142      	bne.n	8003008 <DMA_Init+0x20c>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e041      	b.n	800300a <DMA_Init+0x20e>
 8002f86:	bf00      	nop
 8002f88:	40020050 	.word	0x40020050
 8002f8c:	50020050 	.word	0x50020050
 8002f90:	400200d0 	.word	0x400200d0
 8002f94:	500200d0 	.word	0x500200d0
 8002f98:	40020150 	.word	0x40020150
 8002f9c:	50020150 	.word	0x50020150
 8002fa0:	400201d0 	.word	0x400201d0
 8002fa4:	500201d0 	.word	0x500201d0
 8002fa8:	40020250 	.word	0x40020250
 8002fac:	50020250 	.word	0x50020250
 8002fb0:	400202d0 	.word	0x400202d0
 8002fb4:	500202d0 	.word	0x500202d0
 8002fb8:	40020350 	.word	0x40020350
 8002fbc:	50020350 	.word	0x50020350
 8002fc0:	400203d0 	.word	0x400203d0
 8002fc4:	500203d0 	.word	0x500203d0
 8002fc8:	40020450 	.word	0x40020450
 8002fcc:	50020450 	.word	0x50020450
 8002fd0:	400204d0 	.word	0x400204d0
 8002fd4:	500204d0 	.word	0x500204d0
 8002fd8:	40020550 	.word	0x40020550
 8002fdc:	50020550 	.word	0x50020550
 8002fe0:	400205d0 	.word	0x400205d0
 8002fe4:	500205d0 	.word	0x500205d0
 8002fe8:	40020650 	.word	0x40020650
 8002fec:	50020650 	.word	0x50020650
 8002ff0:	400206d0 	.word	0x400206d0
 8002ff4:	500206d0 	.word	0x500206d0
 8002ff8:	40020750 	.word	0x40020750
 8002ffc:	50020750 	.word	0x50020750
 8003000:	400207d0 	.word	0x400207d0
 8003004:	500207d0 	.word	0x500207d0
 8003008:	2300      	movs	r3, #0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d012      	beq.n	8003034 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003016:	3b01      	subs	r3, #1
 8003018:	051b      	lsls	r3, r3, #20
 800301a:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800301e:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003024:	3b01      	subs	r3, #1
 8003026:	011b      	lsls	r3, r3, #4
 8003028:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800302c:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4313      	orrs	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303a:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	430a      	orrs	r2, r1
 8003046:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003054:	431a      	orrs	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305a:	4313      	orrs	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003066:	f040 80b0 	bne.w	80031ca <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a82      	ldr	r2, [pc, #520]	@ (8003278 <DMA_Init+0x47c>)
 8003070:	4293      	cmp	r3, r2
 8003072:	f000 80a0 	beq.w	80031b6 <DMA_Init+0x3ba>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a80      	ldr	r2, [pc, #512]	@ (800327c <DMA_Init+0x480>)
 800307c:	4293      	cmp	r3, r2
 800307e:	f000 809a 	beq.w	80031b6 <DMA_Init+0x3ba>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a7e      	ldr	r2, [pc, #504]	@ (8003280 <DMA_Init+0x484>)
 8003088:	4293      	cmp	r3, r2
 800308a:	f000 8094 	beq.w	80031b6 <DMA_Init+0x3ba>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a7c      	ldr	r2, [pc, #496]	@ (8003284 <DMA_Init+0x488>)
 8003094:	4293      	cmp	r3, r2
 8003096:	f000 808e 	beq.w	80031b6 <DMA_Init+0x3ba>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a7a      	ldr	r2, [pc, #488]	@ (8003288 <DMA_Init+0x48c>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	f000 8088 	beq.w	80031b6 <DMA_Init+0x3ba>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a78      	ldr	r2, [pc, #480]	@ (800328c <DMA_Init+0x490>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	f000 8082 	beq.w	80031b6 <DMA_Init+0x3ba>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a76      	ldr	r2, [pc, #472]	@ (8003290 <DMA_Init+0x494>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d07c      	beq.n	80031b6 <DMA_Init+0x3ba>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a74      	ldr	r2, [pc, #464]	@ (8003294 <DMA_Init+0x498>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d077      	beq.n	80031b6 <DMA_Init+0x3ba>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a73      	ldr	r2, [pc, #460]	@ (8003298 <DMA_Init+0x49c>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d072      	beq.n	80031b6 <DMA_Init+0x3ba>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a71      	ldr	r2, [pc, #452]	@ (800329c <DMA_Init+0x4a0>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d06d      	beq.n	80031b6 <DMA_Init+0x3ba>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a70      	ldr	r2, [pc, #448]	@ (80032a0 <DMA_Init+0x4a4>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d068      	beq.n	80031b6 <DMA_Init+0x3ba>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a6e      	ldr	r2, [pc, #440]	@ (80032a4 <DMA_Init+0x4a8>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d063      	beq.n	80031b6 <DMA_Init+0x3ba>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a6d      	ldr	r2, [pc, #436]	@ (80032a8 <DMA_Init+0x4ac>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d05e      	beq.n	80031b6 <DMA_Init+0x3ba>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a6b      	ldr	r2, [pc, #428]	@ (80032ac <DMA_Init+0x4b0>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d059      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a6a      	ldr	r2, [pc, #424]	@ (80032b0 <DMA_Init+0x4b4>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d054      	beq.n	80031b6 <DMA_Init+0x3ba>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a68      	ldr	r2, [pc, #416]	@ (80032b4 <DMA_Init+0x4b8>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d04f      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a67      	ldr	r2, [pc, #412]	@ (80032b8 <DMA_Init+0x4bc>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d04a      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a65      	ldr	r2, [pc, #404]	@ (80032bc <DMA_Init+0x4c0>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d045      	beq.n	80031b6 <DMA_Init+0x3ba>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a64      	ldr	r2, [pc, #400]	@ (80032c0 <DMA_Init+0x4c4>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d040      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a62      	ldr	r2, [pc, #392]	@ (80032c4 <DMA_Init+0x4c8>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d03b      	beq.n	80031b6 <DMA_Init+0x3ba>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a61      	ldr	r2, [pc, #388]	@ (80032c8 <DMA_Init+0x4cc>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d036      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a5f      	ldr	r2, [pc, #380]	@ (80032cc <DMA_Init+0x4d0>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d031      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a5e      	ldr	r2, [pc, #376]	@ (80032d0 <DMA_Init+0x4d4>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d02c      	beq.n	80031b6 <DMA_Init+0x3ba>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a5c      	ldr	r2, [pc, #368]	@ (80032d4 <DMA_Init+0x4d8>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d027      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a5b      	ldr	r2, [pc, #364]	@ (80032d8 <DMA_Init+0x4dc>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d022      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a59      	ldr	r2, [pc, #356]	@ (80032dc <DMA_Init+0x4e0>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d01d      	beq.n	80031b6 <DMA_Init+0x3ba>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a58      	ldr	r2, [pc, #352]	@ (80032e0 <DMA_Init+0x4e4>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d018      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a56      	ldr	r2, [pc, #344]	@ (80032e4 <DMA_Init+0x4e8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d013      	beq.n	80031b6 <DMA_Init+0x3ba>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a55      	ldr	r2, [pc, #340]	@ (80032e8 <DMA_Init+0x4ec>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d00e      	beq.n	80031b6 <DMA_Init+0x3ba>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a53      	ldr	r2, [pc, #332]	@ (80032ec <DMA_Init+0x4f0>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d009      	beq.n	80031b6 <DMA_Init+0x3ba>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a52      	ldr	r2, [pc, #328]	@ (80032f0 <DMA_Init+0x4f4>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d004      	beq.n	80031b6 <DMA_Init+0x3ba>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a50      	ldr	r2, [pc, #320]	@ (80032f4 <DMA_Init+0x4f8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d101      	bne.n	80031ba <DMA_Init+0x3be>
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <DMA_Init+0x3c0>
 80031ba:	2300      	movs	r3, #0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00d      	beq.n	80031dc <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031c6:	60fb      	str	r3, [r7, #12]
 80031c8:	e008      	b.n	80031dc <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031d2:	d103      	bne.n	80031dc <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031da:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031e2:	4b45      	ldr	r3, [pc, #276]	@ (80032f8 <DMA_Init+0x4fc>)
 80031e4:	4013      	ands	r3, r2
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	6812      	ldr	r2, [r2, #0]
 80031ea:	68f9      	ldr	r1, [r7, #12]
 80031ec:	430b      	orrs	r3, r1
 80031ee:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2200      	movs	r2, #0
 80031f6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a36      	ldr	r2, [pc, #216]	@ (80032d8 <DMA_Init+0x4dc>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d022      	beq.n	8003248 <DMA_Init+0x44c>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a35      	ldr	r2, [pc, #212]	@ (80032dc <DMA_Init+0x4e0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d01d      	beq.n	8003248 <DMA_Init+0x44c>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a33      	ldr	r2, [pc, #204]	@ (80032e0 <DMA_Init+0x4e4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d018      	beq.n	8003248 <DMA_Init+0x44c>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a32      	ldr	r2, [pc, #200]	@ (80032e4 <DMA_Init+0x4e8>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d013      	beq.n	8003248 <DMA_Init+0x44c>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a30      	ldr	r2, [pc, #192]	@ (80032e8 <DMA_Init+0x4ec>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d00e      	beq.n	8003248 <DMA_Init+0x44c>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a2f      	ldr	r2, [pc, #188]	@ (80032ec <DMA_Init+0x4f0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d009      	beq.n	8003248 <DMA_Init+0x44c>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a2d      	ldr	r2, [pc, #180]	@ (80032f0 <DMA_Init+0x4f4>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d004      	beq.n	8003248 <DMA_Init+0x44c>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a2c      	ldr	r2, [pc, #176]	@ (80032f4 <DMA_Init+0x4f8>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d101      	bne.n	800324c <DMA_Init+0x450>
 8003248:	2301      	movs	r3, #1
 800324a:	e000      	b.n	800324e <DMA_Init+0x452>
 800324c:	2300      	movs	r3, #0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d007      	beq.n	8003262 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2200      	movs	r2, #0
 8003258:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2200      	movs	r2, #0
 8003260:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2200      	movs	r2, #0
 8003268:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800326a:	bf00      	nop
 800326c:	3714      	adds	r7, #20
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40020050 	.word	0x40020050
 800327c:	50020050 	.word	0x50020050
 8003280:	400200d0 	.word	0x400200d0
 8003284:	500200d0 	.word	0x500200d0
 8003288:	40020150 	.word	0x40020150
 800328c:	50020150 	.word	0x50020150
 8003290:	400201d0 	.word	0x400201d0
 8003294:	500201d0 	.word	0x500201d0
 8003298:	40020250 	.word	0x40020250
 800329c:	50020250 	.word	0x50020250
 80032a0:	400202d0 	.word	0x400202d0
 80032a4:	500202d0 	.word	0x500202d0
 80032a8:	40020350 	.word	0x40020350
 80032ac:	50020350 	.word	0x50020350
 80032b0:	400203d0 	.word	0x400203d0
 80032b4:	500203d0 	.word	0x500203d0
 80032b8:	40020450 	.word	0x40020450
 80032bc:	50020450 	.word	0x50020450
 80032c0:	400204d0 	.word	0x400204d0
 80032c4:	500204d0 	.word	0x500204d0
 80032c8:	40020550 	.word	0x40020550
 80032cc:	50020550 	.word	0x50020550
 80032d0:	400205d0 	.word	0x400205d0
 80032d4:	500205d0 	.word	0x500205d0
 80032d8:	40020650 	.word	0x40020650
 80032dc:	50020650 	.word	0x50020650
 80032e0:	400206d0 	.word	0x400206d0
 80032e4:	500206d0 	.word	0x500206d0
 80032e8:	40020750 	.word	0x40020750
 80032ec:	50020750 	.word	0x50020750
 80032f0:	400207d0 	.word	0x400207d0
 80032f4:	500207d0 	.word	0x500207d0
 80032f8:	3cc03180 	.word	0x3cc03180

080032fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 8003306:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <HAL_FLASH_Unlock+0x38>)
 8003308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800330a:	2b00      	cmp	r3, #0
 800330c:	da0b      	bge.n	8003326 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 800330e:	4b09      	ldr	r3, [pc, #36]	@ (8003334 <HAL_FLASH_Unlock+0x38>)
 8003310:	4a09      	ldr	r2, [pc, #36]	@ (8003338 <HAL_FLASH_Unlock+0x3c>)
 8003312:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8003314:	4b07      	ldr	r3, [pc, #28]	@ (8003334 <HAL_FLASH_Unlock+0x38>)
 8003316:	4a09      	ldr	r2, [pc, #36]	@ (800333c <HAL_FLASH_Unlock+0x40>)
 8003318:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 800331a:	4b06      	ldr	r3, [pc, #24]	@ (8003334 <HAL_FLASH_Unlock+0x38>)
 800331c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800331e:	2b00      	cmp	r3, #0
 8003320:	da01      	bge.n	8003326 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8003326:	79fb      	ldrb	r3, [r7, #7]
}
 8003328:	4618      	mov	r0, r3
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr
 8003334:	40022000 	.word	0x40022000
 8003338:	45670123 	.word	0x45670123
 800333c:	cdef89ab 	.word	0xcdef89ab

08003340 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
 800334a:	4b09      	ldr	r3, [pc, #36]	@ (8003370 <HAL_FLASH_Lock+0x30>)
 800334c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800334e:	4a08      	ldr	r2, [pc, #32]	@ (8003370 <HAL_FLASH_Lock+0x30>)
 8003350:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003354:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 8003356:	4b06      	ldr	r3, [pc, #24]	@ (8003370 <HAL_FLASH_Lock+0x30>)
 8003358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335a:	2b00      	cmp	r3, #0
 800335c:	da01      	bge.n	8003362 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8003362:	79fb      	ldrb	r3, [r7, #7]
}
 8003364:	4618      	mov	r0, r3
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	40022000 	.word	0x40022000

08003374 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003374:	b480      	push	{r7}
 8003376:	b089      	sub	sp, #36	@ 0x24
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800337e:	2300      	movs	r3, #0
 8003380:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003386:	e1ba      	b.n	80036fe <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	2101      	movs	r1, #1
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	fa01 f303 	lsl.w	r3, r1, r3
 8003394:	4013      	ands	r3, r2
 8003396:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f000 81aa 	beq.w	80036f8 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a55      	ldr	r2, [pc, #340]	@ (80034fc <HAL_GPIO_Init+0x188>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d15d      	bne.n	8003468 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80033b2:	2201      	movs	r2, #1
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43db      	mvns	r3, r3
 80033bc:	69fa      	ldr	r2, [r7, #28]
 80033be:	4013      	ands	r3, r2
 80033c0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f003 0201 	and.w	r2, r3, #1
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	69fa      	ldr	r2, [r7, #28]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	69fa      	ldr	r2, [r7, #28]
 80033da:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80033dc:	4a48      	ldr	r2, [pc, #288]	@ (8003500 <HAL_GPIO_Init+0x18c>)
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80033e4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80033e6:	4a46      	ldr	r2, [pc, #280]	@ (8003500 <HAL_GPIO_Init+0x18c>)
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	4413      	add	r3, r2
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	08da      	lsrs	r2, r3, #3
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	3208      	adds	r2, #8
 80033fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033fe:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	220f      	movs	r2, #15
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43db      	mvns	r3, r3
 8003410:	69fa      	ldr	r2, [r7, #28]
 8003412:	4013      	ands	r3, r2
 8003414:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	220b      	movs	r2, #11
 8003420:	fa02 f303 	lsl.w	r3, r2, r3
 8003424:	69fa      	ldr	r2, [r7, #28]
 8003426:	4313      	orrs	r3, r2
 8003428:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	08da      	lsrs	r2, r3, #3
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	3208      	adds	r2, #8
 8003432:	69f9      	ldr	r1, [r7, #28]
 8003434:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	2203      	movs	r2, #3
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	43db      	mvns	r3, r3
 800344a:	69fa      	ldr	r2, [r7, #28]
 800344c:	4013      	ands	r3, r2
 800344e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	2202      	movs	r2, #2
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	69fa      	ldr	r2, [r7, #28]
 800345c:	4313      	orrs	r3, r2
 800345e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	69fa      	ldr	r2, [r7, #28]
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	e067      	b.n	8003538 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	2b02      	cmp	r3, #2
 800346e:	d003      	beq.n	8003478 <HAL_GPIO_Init+0x104>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	2b12      	cmp	r3, #18
 8003476:	d145      	bne.n	8003504 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	08da      	lsrs	r2, r3, #3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	3208      	adds	r2, #8
 8003480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003484:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	220f      	movs	r2, #15
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	43db      	mvns	r3, r3
 8003496:	69fa      	ldr	r2, [r7, #28]
 8003498:	4013      	ands	r3, r2
 800349a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	f003 020f 	and.w	r2, r3, #15
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	69fa      	ldr	r2, [r7, #28]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	08da      	lsrs	r2, r3, #3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	3208      	adds	r2, #8
 80034be:	69f9      	ldr	r1, [r7, #28]
 80034c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	2203      	movs	r2, #3
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	43db      	mvns	r3, r3
 80034d6:	69fa      	ldr	r2, [r7, #28]
 80034d8:	4013      	ands	r3, r2
 80034da:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 0203 	and.w	r2, r3, #3
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	69fa      	ldr	r2, [r7, #28]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	69fa      	ldr	r2, [r7, #28]
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	e01e      	b.n	8003538 <HAL_GPIO_Init+0x1c4>
 80034fa:	bf00      	nop
 80034fc:	46020000 	.word	0x46020000
 8003500:	0800bf0c 	.word	0x0800bf0c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	2203      	movs	r2, #3
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	43db      	mvns	r3, r3
 8003516:	69fa      	ldr	r2, [r7, #28]
 8003518:	4013      	ands	r3, r2
 800351a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f003 0203 	and.w	r2, r3, #3
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	69fa      	ldr	r2, [r7, #28]
 800352e:	4313      	orrs	r3, r2
 8003530:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	69fa      	ldr	r2, [r7, #28]
 8003536:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d00b      	beq.n	8003558 <HAL_GPIO_Init+0x1e4>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b02      	cmp	r3, #2
 8003546:	d007      	beq.n	8003558 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800354c:	2b11      	cmp	r3, #17
 800354e:	d003      	beq.n	8003558 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	2b12      	cmp	r3, #18
 8003556:	d130      	bne.n	80035ba <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	2203      	movs	r2, #3
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	69fa      	ldr	r2, [r7, #28]
 800356c:	4013      	ands	r3, r2
 800356e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	69fa      	ldr	r2, [r7, #28]
 800357e:	4313      	orrs	r3, r2
 8003580:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	69fa      	ldr	r2, [r7, #28]
 8003586:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800358e:	2201      	movs	r2, #1
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	43db      	mvns	r3, r3
 8003598:	69fa      	ldr	r2, [r7, #28]
 800359a:	4013      	ands	r3, r2
 800359c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	091b      	lsrs	r3, r3, #4
 80035a4:	f003 0201 	and.w	r2, r3, #1
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	69fa      	ldr	r2, [r7, #28]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	69fa      	ldr	r2, [r7, #28]
 80035b8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d017      	beq.n	80035f2 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	2203      	movs	r2, #3
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	69fa      	ldr	r2, [r7, #28]
 80035d6:	4013      	ands	r3, r2
 80035d8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	689a      	ldr	r2, [r3, #8]
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	fa02 f303 	lsl.w	r3, r2, r3
 80035e6:	69fa      	ldr	r2, [r7, #28]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	69fa      	ldr	r2, [r7, #28]
 80035f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d07c      	beq.n	80036f8 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80035fe:	4a47      	ldr	r2, [pc, #284]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	089b      	lsrs	r3, r3, #2
 8003604:	3318      	adds	r3, #24
 8003606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800360a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	f003 0303 	and.w	r3, r3, #3
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	220f      	movs	r2, #15
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43db      	mvns	r3, r3
 800361c:	69fa      	ldr	r2, [r7, #28]
 800361e:	4013      	ands	r3, r2
 8003620:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	0a9a      	lsrs	r2, r3, #10
 8003626:	4b3e      	ldr	r3, [pc, #248]	@ (8003720 <HAL_GPIO_Init+0x3ac>)
 8003628:	4013      	ands	r3, r2
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	f002 0203 	and.w	r2, r2, #3
 8003630:	00d2      	lsls	r2, r2, #3
 8003632:	4093      	lsls	r3, r2
 8003634:	69fa      	ldr	r2, [r7, #28]
 8003636:	4313      	orrs	r3, r2
 8003638:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 800363a:	4938      	ldr	r1, [pc, #224]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	089b      	lsrs	r3, r3, #2
 8003640:	3318      	adds	r3, #24
 8003642:	69fa      	ldr	r2, [r7, #28]
 8003644:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003648:	4b34      	ldr	r3, [pc, #208]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	43db      	mvns	r3, r3
 8003652:	69fa      	ldr	r2, [r7, #28]
 8003654:	4013      	ands	r3, r2
 8003656:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d003      	beq.n	800366c <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8003664:	69fa      	ldr	r2, [r7, #28]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	4313      	orrs	r3, r2
 800366a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 800366c:	4a2b      	ldr	r2, [pc, #172]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8003672:	4b2a      	ldr	r3, [pc, #168]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	43db      	mvns	r3, r3
 800367c:	69fa      	ldr	r2, [r7, #28]
 800367e:	4013      	ands	r3, r2
 8003680:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800368e:	69fa      	ldr	r2, [r7, #28]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4313      	orrs	r3, r2
 8003694:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8003696:	4a21      	ldr	r2, [pc, #132]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800369c:	4b1f      	ldr	r3, [pc, #124]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 800369e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036a2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	43db      	mvns	r3, r3
 80036a8:	69fa      	ldr	r2, [r7, #28]
 80036aa:	4013      	ands	r3, r2
 80036ac:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 80036ba:	69fa      	ldr	r2, [r7, #28]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4313      	orrs	r3, r2
 80036c0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80036c2:	4a16      	ldr	r2, [pc, #88]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80036ca:	4b14      	ldr	r3, [pc, #80]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 80036cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036d0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	43db      	mvns	r3, r3
 80036d6:	69fa      	ldr	r2, [r7, #28]
 80036d8:	4013      	ands	r3, r2
 80036da:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d003      	beq.n	80036f0 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 80036e8:	69fa      	ldr	r2, [r7, #28]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80036f0:	4a0a      	ldr	r2, [pc, #40]	@ (800371c <HAL_GPIO_Init+0x3a8>)
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	3301      	adds	r3, #1
 80036fc:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	fa22 f303 	lsr.w	r3, r2, r3
 8003708:	2b00      	cmp	r3, #0
 800370a:	f47f ae3d 	bne.w	8003388 <HAL_GPIO_Init+0x14>
  }
}
 800370e:	bf00      	nop
 8003710:	bf00      	nop
 8003712:	3724      	adds	r7, #36	@ 0x24
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr
 800371c:	46022000 	.word	0x46022000
 8003720:	002f7f7f 	.word	0x002f7f7f

08003724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	460b      	mov	r3, r1
 800372e:	807b      	strh	r3, [r7, #2]
 8003730:	4613      	mov	r3, r2
 8003732:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003734:	787b      	ldrb	r3, [r7, #1]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800373a:	887a      	ldrh	r2, [r7, #2]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8003740:	e002      	b.n	8003748 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8003742:	887a      	ldrh	r2, [r7, #2]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	4603      	mov	r3, r0
 800375c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 800375e:	4b0f      	ldr	r3, [pc, #60]	@ (800379c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003760:	68da      	ldr	r2, [r3, #12]
 8003762:	88fb      	ldrh	r3, [r7, #6]
 8003764:	4013      	ands	r3, r2
 8003766:	2b00      	cmp	r3, #0
 8003768:	d006      	beq.n	8003778 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800376a:	4a0c      	ldr	r2, [pc, #48]	@ (800379c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800376c:	88fb      	ldrh	r3, [r7, #6]
 800376e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003770:	88fb      	ldrh	r3, [r7, #6]
 8003772:	4618      	mov	r0, r3
 8003774:	f000 f814 	bl	80037a0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8003778:	4b08      	ldr	r3, [pc, #32]	@ (800379c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	88fb      	ldrh	r3, [r7, #6]
 800377e:	4013      	ands	r3, r2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d006      	beq.n	8003792 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003784:	4a05      	ldr	r2, [pc, #20]	@ (800379c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003786:	88fb      	ldrh	r3, [r7, #6]
 8003788:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800378a:	88fb      	ldrh	r3, [r7, #6]
 800378c:	4618      	mov	r0, r3
 800378e:	f000 f812 	bl	80037b6 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	46022000 	.word	0x46022000

080037a0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	4603      	mov	r3, r0
 80037a8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80037aa:	bf00      	nop
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr

080037b6 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80037b6:	b480      	push	{r7}
 80037b8:	b083      	sub	sp, #12
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	4603      	mov	r3, r0
 80037be:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b085      	sub	sp, #20
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037d4:	2300      	movs	r3, #0
 80037d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80037d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003808 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d002      	beq.n	80037ea <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	73fb      	strb	r3, [r7, #15]
 80037e8:	e007      	b.n	80037fa <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80037ea:	4b07      	ldr	r3, [pc, #28]	@ (8003808 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f023 0204 	bic.w	r2, r3, #4
 80037f2:	4905      	ldr	r1, [pc, #20]	@ (8003808 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	600b      	str	r3, [r1, #0]
  }

  return status;
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	40030400 	.word	0x40030400

0800380c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003810:	4b05      	ldr	r3, [pc, #20]	@ (8003828 <HAL_ICACHE_Enable+0x1c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a04      	ldr	r2, [pc, #16]	@ (8003828 <HAL_ICACHE_Enable+0x1c>)
 8003816:	f043 0301 	orr.w	r3, r3, #1
 800381a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr
 8003828:	40030400 	.word	0x40030400

0800382c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af02      	add	r7, sp, #8
 8003832:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e108      	b.n	8003a50 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d106      	bne.n	800385e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7fe f80f 	bl	800187c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2203      	movs	r2, #3
 8003862:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	4a7b      	ldr	r2, [pc, #492]	@ (8003a58 <HAL_PCD_Init+0x22c>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d102      	bne.n	8003874 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4618      	mov	r0, r3
 800387a:	f007 fde5 	bl	800b448 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6818      	ldr	r0, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	7c1a      	ldrb	r2, [r3, #16]
 8003886:	f88d 2000 	strb.w	r2, [sp]
 800388a:	3304      	adds	r3, #4
 800388c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800388e:	f007 fd0c 	bl	800b2aa <USB_CoreInit>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d005      	beq.n	80038a4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2202      	movs	r2, #2
 800389c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e0d5      	b.n	8003a50 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2100      	movs	r1, #0
 80038aa:	4618      	mov	r0, r3
 80038ac:	f007 fddd 	bl	800b46a <USB_SetCurrentMode>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d005      	beq.n	80038c2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2202      	movs	r2, #2
 80038ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e0c6      	b.n	8003a50 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038c2:	2300      	movs	r3, #0
 80038c4:	73fb      	strb	r3, [r7, #15]
 80038c6:	e04a      	b.n	800395e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80038c8:	7bfa      	ldrb	r2, [r7, #15]
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	4613      	mov	r3, r2
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	4413      	add	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	3315      	adds	r3, #21
 80038d8:	2201      	movs	r2, #1
 80038da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80038dc:	7bfa      	ldrb	r2, [r7, #15]
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	4613      	mov	r3, r2
 80038e2:	00db      	lsls	r3, r3, #3
 80038e4:	4413      	add	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	440b      	add	r3, r1
 80038ea:	3314      	adds	r3, #20
 80038ec:	7bfa      	ldrb	r2, [r7, #15]
 80038ee:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80038f0:	7bfa      	ldrb	r2, [r7, #15]
 80038f2:	7bfb      	ldrb	r3, [r7, #15]
 80038f4:	b298      	uxth	r0, r3
 80038f6:	6879      	ldr	r1, [r7, #4]
 80038f8:	4613      	mov	r3, r2
 80038fa:	00db      	lsls	r3, r3, #3
 80038fc:	4413      	add	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	332e      	adds	r3, #46	@ 0x2e
 8003904:	4602      	mov	r2, r0
 8003906:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003908:	7bfa      	ldrb	r2, [r7, #15]
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	4613      	mov	r3, r2
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	4413      	add	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	440b      	add	r3, r1
 8003916:	3318      	adds	r3, #24
 8003918:	2200      	movs	r2, #0
 800391a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800391c:	7bfa      	ldrb	r2, [r7, #15]
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	00db      	lsls	r3, r3, #3
 8003924:	4413      	add	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	331c      	adds	r3, #28
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003930:	7bfa      	ldrb	r2, [r7, #15]
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	4613      	mov	r3, r2
 8003936:	00db      	lsls	r3, r3, #3
 8003938:	4413      	add	r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	440b      	add	r3, r1
 800393e:	3320      	adds	r3, #32
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003944:	7bfa      	ldrb	r2, [r7, #15]
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	4613      	mov	r3, r2
 800394a:	00db      	lsls	r3, r3, #3
 800394c:	4413      	add	r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	440b      	add	r3, r1
 8003952:	3324      	adds	r3, #36	@ 0x24
 8003954:	2200      	movs	r2, #0
 8003956:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003958:	7bfb      	ldrb	r3, [r7, #15]
 800395a:	3301      	adds	r3, #1
 800395c:	73fb      	strb	r3, [r7, #15]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	791b      	ldrb	r3, [r3, #4]
 8003962:	7bfa      	ldrb	r2, [r7, #15]
 8003964:	429a      	cmp	r2, r3
 8003966:	d3af      	bcc.n	80038c8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003968:	2300      	movs	r3, #0
 800396a:	73fb      	strb	r3, [r7, #15]
 800396c:	e044      	b.n	80039f8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800396e:	7bfa      	ldrb	r2, [r7, #15]
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	4613      	mov	r3, r2
 8003974:	00db      	lsls	r3, r3, #3
 8003976:	4413      	add	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	440b      	add	r3, r1
 800397c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003980:	2200      	movs	r2, #0
 8003982:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003984:	7bfa      	ldrb	r2, [r7, #15]
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	4613      	mov	r3, r2
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	4413      	add	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003996:	7bfa      	ldrb	r2, [r7, #15]
 8003998:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800399a:	7bfa      	ldrb	r2, [r7, #15]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	4413      	add	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	440b      	add	r3, r1
 80039a8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80039ac:	2200      	movs	r2, #0
 80039ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80039b0:	7bfa      	ldrb	r2, [r7, #15]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	4413      	add	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80039c6:	7bfa      	ldrb	r2, [r7, #15]
 80039c8:	6879      	ldr	r1, [r7, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	00db      	lsls	r3, r3, #3
 80039ce:	4413      	add	r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80039d8:	2200      	movs	r2, #0
 80039da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039dc:	7bfa      	ldrb	r2, [r7, #15]
 80039de:	6879      	ldr	r1, [r7, #4]
 80039e0:	4613      	mov	r3, r2
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	4413      	add	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80039ee:	2200      	movs	r2, #0
 80039f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039f2:	7bfb      	ldrb	r3, [r7, #15]
 80039f4:	3301      	adds	r3, #1
 80039f6:	73fb      	strb	r3, [r7, #15]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	791b      	ldrb	r3, [r3, #4]
 80039fc:	7bfa      	ldrb	r2, [r7, #15]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d3b5      	bcc.n	800396e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6818      	ldr	r0, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	7c1a      	ldrb	r2, [r3, #16]
 8003a0a:	f88d 2000 	strb.w	r2, [sp]
 8003a0e:	3304      	adds	r3, #4
 8003a10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a12:	f007 fd77 	bl	800b504 <USB_DevInit>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d005      	beq.n	8003a28 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2202      	movs	r2, #2
 8003a20:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e013      	b.n	8003a50 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	7b1b      	ldrb	r3, [r3, #12]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d102      	bne.n	8003a44 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 ff3c 	bl	80048bc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f008 f885 	bl	800bb58 <USB_DevDisconnect>

  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	42040000 	.word	0x42040000

08003a5c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003a5c:	b590      	push	{r4, r7, lr}
 8003a5e:	b08d      	sub	sp, #52	@ 0x34
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a6a:	6a3b      	ldr	r3, [r7, #32]
 8003a6c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f008 f924 	bl	800bcc0 <USB_GetMode>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f040 84b9 	bne.w	80043f2 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4618      	mov	r0, r3
 8003a86:	f008 f888 	bl	800bb9a <USB_ReadInterrupts>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 84af 	beq.w	80043f0 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	0a1b      	lsrs	r3, r3, #8
 8003a9c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f008 f875 	bl	800bb9a <USB_ReadInterrupts>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d107      	bne.n	8003aca <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	695a      	ldr	r2, [r3, #20]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f002 0202 	and.w	r2, r2, #2
 8003ac8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f008 f863 	bl	800bb9a <USB_ReadInterrupts>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	f003 0310 	and.w	r3, r3, #16
 8003ada:	2b10      	cmp	r3, #16
 8003adc:	d161      	bne.n	8003ba2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699a      	ldr	r2, [r3, #24]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0210 	bic.w	r2, r2, #16
 8003aec:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	f003 020f 	and.w	r2, r3, #15
 8003afa:	4613      	mov	r3, r2
 8003afc:	00db      	lsls	r3, r3, #3
 8003afe:	4413      	add	r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	4413      	add	r3, r2
 8003b0a:	3304      	adds	r3, #4
 8003b0c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	0c5b      	lsrs	r3, r3, #17
 8003b12:	f003 030f 	and.w	r3, r3, #15
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d124      	bne.n	8003b64 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003b1a:	69ba      	ldr	r2, [r7, #24]
 8003b1c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003b20:	4013      	ands	r3, r2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d035      	beq.n	8003b92 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	091b      	lsrs	r3, r3, #4
 8003b2e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	461a      	mov	r2, r3
 8003b38:	6a38      	ldr	r0, [r7, #32]
 8003b3a:	f007 ffb5 	bl	800baa8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	68da      	ldr	r2, [r3, #12]
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	091b      	lsrs	r3, r3, #4
 8003b46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b4a:	441a      	add	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	695a      	ldr	r2, [r3, #20]
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	091b      	lsrs	r3, r3, #4
 8003b58:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b5c:	441a      	add	r2, r3
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	615a      	str	r2, [r3, #20]
 8003b62:	e016      	b.n	8003b92 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	0c5b      	lsrs	r3, r3, #17
 8003b68:	f003 030f 	and.w	r3, r3, #15
 8003b6c:	2b06      	cmp	r3, #6
 8003b6e:	d110      	bne.n	8003b92 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b76:	2208      	movs	r2, #8
 8003b78:	4619      	mov	r1, r3
 8003b7a:	6a38      	ldr	r0, [r7, #32]
 8003b7c:	f007 ff94 	bl	800baa8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	695a      	ldr	r2, [r3, #20]
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	091b      	lsrs	r3, r3, #4
 8003b88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b8c:	441a      	add	r2, r3
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	699a      	ldr	r2, [r3, #24]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f042 0210 	orr.w	r2, r2, #16
 8003ba0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f007 fff7 	bl	800bb9a <USB_ReadInterrupts>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bb2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003bb6:	f040 80a7 	bne.w	8003d08 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f007 fffc 	bl	800bbc0 <USB_ReadDevAllOutEpInterrupt>
 8003bc8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003bca:	e099      	b.n	8003d00 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f000 808e 	beq.w	8003cf4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bde:	b2d2      	uxtb	r2, r2
 8003be0:	4611      	mov	r1, r2
 8003be2:	4618      	mov	r0, r3
 8003be4:	f008 f820 	bl	800bc28 <USB_ReadDevOutEPInterrupt>
 8003be8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00c      	beq.n	8003c0e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf6:	015a      	lsls	r2, r3, #5
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c00:	461a      	mov	r2, r3
 8003c02:	2301      	movs	r3, #1
 8003c04:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003c06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 fd29 	bl	8004660 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	f003 0308 	and.w	r3, r3, #8
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00c      	beq.n	8003c32 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1a:	015a      	lsls	r2, r3, #5
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	4413      	add	r3, r2
 8003c20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c24:	461a      	mov	r2, r3
 8003c26:	2308      	movs	r3, #8
 8003c28:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003c2a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 fdff 	bl	8004830 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	f003 0310 	and.w	r3, r3, #16
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d008      	beq.n	8003c4e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3e:	015a      	lsls	r2, r3, #5
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	4413      	add	r3, r2
 8003c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c48:	461a      	mov	r2, r3
 8003c4a:	2310      	movs	r3, #16
 8003c4c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d030      	beq.n	8003cba <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c60:	2b80      	cmp	r3, #128	@ 0x80
 8003c62:	d109      	bne.n	8003c78 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	69fa      	ldr	r2, [r7, #28]
 8003c6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c76:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	00db      	lsls	r3, r3, #3
 8003c7e:	4413      	add	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	4413      	add	r3, r2
 8003c8a:	3304      	adds	r3, #4
 8003c8c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	78db      	ldrb	r3, [r3, #3]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d108      	bne.n	8003ca8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 fbf2 	bl	800448c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003caa:	015a      	lsls	r2, r3, #5
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	4413      	add	r3, r2
 8003cb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	f003 0320 	and.w	r3, r3, #32
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d008      	beq.n	8003cd6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc6:	015a      	lsls	r2, r3, #5
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	4413      	add	r3, r2
 8003ccc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	2320      	movs	r3, #32
 8003cd4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d009      	beq.n	8003cf4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce2:	015a      	lsls	r2, r3, #5
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cec:	461a      	mov	r2, r3
 8003cee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003cf2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cfc:	085b      	lsrs	r3, r3, #1
 8003cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f47f af62 	bne.w	8003bcc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f007 ff44 	bl	800bb9a <USB_ReadInterrupts>
 8003d12:	4603      	mov	r3, r0
 8003d14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d18:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d1c:	f040 80db 	bne.w	8003ed6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f007 ff65 	bl	800bbf4 <USB_ReadDevAllInEpInterrupt>
 8003d2a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003d30:	e0cd      	b.n	8003ece <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 80c2 	beq.w	8003ec2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d44:	b2d2      	uxtb	r2, r2
 8003d46:	4611      	mov	r1, r2
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f007 ff8b 	bl	800bc64 <USB_ReadDevInEPInterrupt>
 8003d4e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d057      	beq.n	8003e0a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5c:	f003 030f 	and.w	r3, r3, #15
 8003d60:	2201      	movs	r2, #1
 8003d62:	fa02 f303 	lsl.w	r3, r2, r3
 8003d66:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	43db      	mvns	r3, r3
 8003d74:	69f9      	ldr	r1, [r7, #28]
 8003d76:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d80:	015a      	lsls	r2, r3, #5
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	4413      	add	r3, r2
 8003d86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	799b      	ldrb	r3, [r3, #6]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d132      	bne.n	8003dfe <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003d98:	6879      	ldr	r1, [r7, #4]
 8003d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	4413      	add	r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	3320      	adds	r3, #32
 8003da8:	6819      	ldr	r1, [r3, #0]
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dae:	4613      	mov	r3, r2
 8003db0:	00db      	lsls	r3, r3, #3
 8003db2:	4413      	add	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4403      	add	r3, r0
 8003db8:	331c      	adds	r3, #28
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4419      	add	r1, r3
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	00db      	lsls	r3, r3, #3
 8003dc6:	4413      	add	r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	4403      	add	r3, r0
 8003dcc:	3320      	adds	r3, #32
 8003dce:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d113      	bne.n	8003dfe <HAL_PCD_IRQHandler+0x3a2>
 8003dd6:	6879      	ldr	r1, [r7, #4]
 8003dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dda:	4613      	mov	r3, r2
 8003ddc:	00db      	lsls	r3, r3, #3
 8003dde:	4413      	add	r3, r2
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	440b      	add	r3, r1
 8003de4:	3324      	adds	r3, #36	@ 0x24
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d108      	bne.n	8003dfe <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6818      	ldr	r0, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003df6:	461a      	mov	r2, r3
 8003df8:	2101      	movs	r1, #1
 8003dfa:	f007 ff93 	bl	800bd24 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	4619      	mov	r1, r3
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f000 fb03 	bl	8004410 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d008      	beq.n	8003e26 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e16:	015a      	lsls	r2, r3, #5
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e20:	461a      	mov	r2, r3
 8003e22:	2308      	movs	r3, #8
 8003e24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	f003 0310 	and.w	r3, r3, #16
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d008      	beq.n	8003e42 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e32:	015a      	lsls	r2, r3, #5
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	4413      	add	r3, r2
 8003e38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	2310      	movs	r3, #16
 8003e40:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d008      	beq.n	8003e5e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4e:	015a      	lsls	r2, r3, #5
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	4413      	add	r3, r2
 8003e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e58:	461a      	mov	r2, r3
 8003e5a:	2340      	movs	r3, #64	@ 0x40
 8003e5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d023      	beq.n	8003eb0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003e68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e6a:	6a38      	ldr	r0, [r7, #32]
 8003e6c:	f007 fc96 	bl	800b79c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003e70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e72:	4613      	mov	r3, r2
 8003e74:	00db      	lsls	r3, r3, #3
 8003e76:	4413      	add	r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	3310      	adds	r3, #16
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	4413      	add	r3, r2
 8003e80:	3304      	adds	r3, #4
 8003e82:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	78db      	ldrb	r3, [r3, #3]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d108      	bne.n	8003e9e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	4619      	mov	r1, r3
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f000 fb03 	bl	80044a4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea0:	015a      	lsls	r2, r3, #5
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	4413      	add	r3, r2
 8003ea6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003eaa:	461a      	mov	r2, r3
 8003eac:	2302      	movs	r3, #2
 8003eae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d003      	beq.n	8003ec2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003eba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f000 fb42 	bl	8004546 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eca:	085b      	lsrs	r3, r3, #1
 8003ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	f47f af2e 	bne.w	8003d32 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f007 fe5d 	bl	800bb9a <USB_ReadInterrupts>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003ee6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003eea:	d122      	bne.n	8003f32 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	69fa      	ldr	r2, [r7, #28]
 8003ef6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003efa:	f023 0301 	bic.w	r3, r3, #1
 8003efe:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d108      	bne.n	8003f1c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003f12:	2100      	movs	r1, #0
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 fcf5 	bl	8004904 <HAL_PCDEx_LPM_Callback>
 8003f1a:	e002      	b.n	8003f22 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 faab 	bl	8004478 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695a      	ldr	r2, [r3, #20]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003f30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f007 fe2f 	bl	800bb9a <USB_ReadInterrupts>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f46:	d112      	bne.n	8003f6e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f003 0301 	and.w	r3, r3, #1
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d102      	bne.n	8003f5e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f000 fa83 	bl	8004464 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	695a      	ldr	r2, [r3, #20]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003f6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f007 fe11 	bl	800bb9a <USB_ReadInterrupts>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f82:	d121      	bne.n	8003fc8 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	695a      	ldr	r2, [r3, #20]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8003f92:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d111      	bne.n	8003fc2 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fac:	089b      	lsrs	r3, r3, #2
 8003fae:	f003 020f 	and.w	r2, r3, #15
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003fb8:	2101      	movs	r1, #1
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 fca2 	bl	8004904 <HAL_PCDEx_LPM_Callback>
 8003fc0:	e002      	b.n	8003fc8 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f000 fa4e 	bl	8004464 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f007 fde4 	bl	800bb9a <USB_ReadInterrupts>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fdc:	f040 80b7 	bne.w	800414e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	69fa      	ldr	r2, [r7, #28]
 8003fea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fee:	f023 0301 	bic.w	r3, r3, #1
 8003ff2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2110      	movs	r1, #16
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f007 fbce 	bl	800b79c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004000:	2300      	movs	r3, #0
 8004002:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004004:	e046      	b.n	8004094 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004008:	015a      	lsls	r2, r3, #5
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	4413      	add	r3, r2
 800400e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004012:	461a      	mov	r2, r3
 8004014:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004018:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800401a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800401c:	015a      	lsls	r2, r3, #5
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	4413      	add	r3, r2
 8004022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800402a:	0151      	lsls	r1, r2, #5
 800402c:	69fa      	ldr	r2, [r7, #28]
 800402e:	440a      	add	r2, r1
 8004030:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004034:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004038:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800403a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800403c:	015a      	lsls	r2, r3, #5
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	4413      	add	r3, r2
 8004042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004046:	461a      	mov	r2, r3
 8004048:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800404c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800404e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004050:	015a      	lsls	r2, r3, #5
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	4413      	add	r3, r2
 8004056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800405e:	0151      	lsls	r1, r2, #5
 8004060:	69fa      	ldr	r2, [r7, #28]
 8004062:	440a      	add	r2, r1
 8004064:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004068:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800406c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800406e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004070:	015a      	lsls	r2, r3, #5
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	4413      	add	r3, r2
 8004076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800407e:	0151      	lsls	r1, r2, #5
 8004080:	69fa      	ldr	r2, [r7, #28]
 8004082:	440a      	add	r2, r1
 8004084:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004088:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800408c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800408e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004090:	3301      	adds	r3, #1
 8004092:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	791b      	ldrb	r3, [r3, #4]
 8004098:	461a      	mov	r2, r3
 800409a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409c:	4293      	cmp	r3, r2
 800409e:	d3b2      	bcc.n	8004006 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040a6:	69db      	ldr	r3, [r3, #28]
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040ae:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80040b2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	7bdb      	ldrb	r3, [r3, #15]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d016      	beq.n	80040ea <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040c6:	69fa      	ldr	r2, [r7, #28]
 80040c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040cc:	f043 030b 	orr.w	r3, r3, #11
 80040d0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040dc:	69fa      	ldr	r2, [r7, #28]
 80040de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040e2:	f043 030b 	orr.w	r3, r3, #11
 80040e6:	6453      	str	r3, [r2, #68]	@ 0x44
 80040e8:	e015      	b.n	8004116 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	69fa      	ldr	r2, [r7, #28]
 80040f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040fc:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004100:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	69fa      	ldr	r2, [r7, #28]
 800410c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004110:	f043 030b 	orr.w	r3, r3, #11
 8004114:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	69fa      	ldr	r2, [r7, #28]
 8004120:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004124:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004128:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004138:	461a      	mov	r2, r3
 800413a:	f007 fdf3 	bl	800bd24 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	695a      	ldr	r2, [r3, #20]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800414c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4618      	mov	r0, r3
 8004154:	f007 fd21 	bl	800bb9a <USB_ReadInterrupts>
 8004158:	4603      	mov	r3, r0
 800415a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800415e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004162:	d123      	bne.n	80041ac <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4618      	mov	r0, r3
 800416a:	f007 fdb7 	bl	800bcdc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f007 fb8b 	bl	800b88e <USB_GetDevSpeed>
 8004178:	4603      	mov	r3, r0
 800417a:	461a      	mov	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681c      	ldr	r4, [r3, #0]
 8004184:	f001 fede 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
 8004188:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800418e:	461a      	mov	r2, r3
 8004190:	4620      	mov	r0, r4
 8004192:	f007 f8b7 	bl	800b304 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f95a 	bl	8004450 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695a      	ldr	r2, [r3, #20]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80041aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f007 fcf2 	bl	800bb9a <USB_ReadInterrupts>
 80041b6:	4603      	mov	r3, r0
 80041b8:	f003 0308 	and.w	r3, r3, #8
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d10a      	bne.n	80041d6 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 f93b 	bl	800443c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	695a      	ldr	r2, [r3, #20]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f002 0208 	and.w	r2, r2, #8
 80041d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4618      	mov	r0, r3
 80041dc:	f007 fcdd 	bl	800bb9a <USB_ReadInterrupts>
 80041e0:	4603      	mov	r3, r0
 80041e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e6:	2b80      	cmp	r3, #128	@ 0x80
 80041e8:	d123      	bne.n	8004232 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80041ea:	6a3b      	ldr	r3, [r7, #32]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041f2:	6a3b      	ldr	r3, [r7, #32]
 80041f4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041f6:	2301      	movs	r3, #1
 80041f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80041fa:	e014      	b.n	8004226 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004200:	4613      	mov	r3, r2
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	4413      	add	r3, r2
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	440b      	add	r3, r1
 800420a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d105      	bne.n	8004220 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004216:	b2db      	uxtb	r3, r3
 8004218:	4619      	mov	r1, r3
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f962 	bl	80044e4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004222:	3301      	adds	r3, #1
 8004224:	627b      	str	r3, [r7, #36]	@ 0x24
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	791b      	ldrb	r3, [r3, #4]
 800422a:	461a      	mov	r2, r3
 800422c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422e:	4293      	cmp	r3, r2
 8004230:	d3e4      	bcc.n	80041fc <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4618      	mov	r0, r3
 8004238:	f007 fcaf 	bl	800bb9a <USB_ReadInterrupts>
 800423c:	4603      	mov	r3, r0
 800423e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004246:	d13c      	bne.n	80042c2 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004248:	2301      	movs	r3, #1
 800424a:	627b      	str	r3, [r7, #36]	@ 0x24
 800424c:	e02b      	b.n	80042a6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004250:	015a      	lsls	r2, r3, #5
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	4413      	add	r3, r2
 8004256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800425e:	6879      	ldr	r1, [r7, #4]
 8004260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004262:	4613      	mov	r3, r2
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	3318      	adds	r3, #24
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d115      	bne.n	80042a0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004274:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004276:	2b00      	cmp	r3, #0
 8004278:	da12      	bge.n	80042a0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800427a:	6879      	ldr	r1, [r7, #4]
 800427c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800427e:	4613      	mov	r3, r2
 8004280:	00db      	lsls	r3, r3, #3
 8004282:	4413      	add	r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	440b      	add	r3, r1
 8004288:	3317      	adds	r3, #23
 800428a:	2201      	movs	r2, #1
 800428c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800428e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004290:	b2db      	uxtb	r3, r3
 8004292:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004296:	b2db      	uxtb	r3, r3
 8004298:	4619      	mov	r1, r3
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 f922 	bl	80044e4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a2:	3301      	adds	r3, #1
 80042a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	791b      	ldrb	r3, [r3, #4]
 80042aa:	461a      	mov	r2, r3
 80042ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d3cd      	bcc.n	800424e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	695a      	ldr	r2, [r3, #20]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80042c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f007 fc67 	bl	800bb9a <USB_ReadInterrupts>
 80042cc:	4603      	mov	r3, r0
 80042ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042d6:	d156      	bne.n	8004386 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042d8:	2301      	movs	r3, #1
 80042da:	627b      	str	r3, [r7, #36]	@ 0x24
 80042dc:	e045      	b.n	800436a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80042de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e0:	015a      	lsls	r2, r3, #5
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	4413      	add	r3, r2
 80042e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f2:	4613      	mov	r3, r2
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	4413      	add	r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	440b      	add	r3, r1
 80042fc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d12e      	bne.n	8004364 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004306:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004308:	2b00      	cmp	r3, #0
 800430a:	da2b      	bge.n	8004364 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	0c1a      	lsrs	r2, r3, #16
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004316:	4053      	eors	r3, r2
 8004318:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800431c:	2b00      	cmp	r3, #0
 800431e:	d121      	bne.n	8004364 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004324:	4613      	mov	r3, r2
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	4413      	add	r3, r2
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	440b      	add	r3, r1
 800432e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004332:	2201      	movs	r2, #1
 8004334:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004336:	6a3b      	ldr	r3, [r7, #32]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004342:	6a3b      	ldr	r3, [r7, #32]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10a      	bne.n	8004364 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	69fa      	ldr	r2, [r7, #28]
 8004358:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800435c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004360:	6053      	str	r3, [r2, #4]
            break;
 8004362:	e008      	b.n	8004376 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004366:	3301      	adds	r3, #1
 8004368:	627b      	str	r3, [r7, #36]	@ 0x24
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	791b      	ldrb	r3, [r3, #4]
 800436e:	461a      	mov	r2, r3
 8004370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004372:	4293      	cmp	r3, r2
 8004374:	d3b3      	bcc.n	80042de <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695a      	ldr	r2, [r3, #20]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004384:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4618      	mov	r0, r3
 800438c:	f007 fc05 	bl	800bb9a <USB_ReadInterrupts>
 8004390:	4603      	mov	r3, r0
 8004392:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004396:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800439a:	d10a      	bne.n	80043b2 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 f88d 	bl	80044bc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	695a      	ldr	r2, [r3, #20]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80043b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f007 fbef 	bl	800bb9a <USB_ReadInterrupts>
 80043bc:	4603      	mov	r3, r0
 80043be:	f003 0304 	and.w	r3, r3, #4
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	d115      	bne.n	80043f2 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d002      	beq.n	80043de <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f879 	bl	80044d0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6859      	ldr	r1, [r3, #4]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	605a      	str	r2, [r3, #4]
 80043ee:	e000      	b.n	80043f2 <HAL_PCD_IRQHandler+0x996>
      return;
 80043f0:	bf00      	nop
    }
  }
}
 80043f2:	3734      	adds	r7, #52	@ 0x34
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd90      	pop	{r4, r7, pc}

080043f8 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	460b      	mov	r3, r1
 8004402:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	460b      	mov	r3, r1
 800441a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 800441c:	bf00      	nop
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 800446c:	bf00      	nop
 800446e:	370c      	adds	r7, #12
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	460b      	mov	r3, r1
 8004496:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8004498:	bf00      	nop
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	460b      	mov	r3, r1
 80044ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 80044b0:	bf00      	nop
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 80044d8:	bf00      	nop
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	460b      	mov	r3, r1
 80044ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80044f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	da0c      	bge.n	8004512 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044f8:	78fb      	ldrb	r3, [r7, #3]
 80044fa:	f003 020f 	and.w	r2, r3, #15
 80044fe:	4613      	mov	r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	3310      	adds	r3, #16
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	4413      	add	r3, r2
 800450c:	3304      	adds	r3, #4
 800450e:	60fb      	str	r3, [r7, #12]
 8004510:	e00c      	b.n	800452c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004512:	78fb      	ldrb	r3, [r7, #3]
 8004514:	f003 020f 	and.w	r2, r3, #15
 8004518:	4613      	mov	r3, r2
 800451a:	00db      	lsls	r3, r3, #3
 800451c:	4413      	add	r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	4413      	add	r3, r2
 8004528:	3304      	adds	r3, #4
 800452a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68f9      	ldr	r1, [r7, #12]
 8004532:	4618      	mov	r0, r3
 8004534:	f007 f9d0 	bl	800b8d8 <USB_EPStopXfer>
 8004538:	4603      	mov	r3, r0
 800453a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800453c:	7afb      	ldrb	r3, [r7, #11]
}
 800453e:	4618      	mov	r0, r3
 8004540:	3710      	adds	r7, #16
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b08a      	sub	sp, #40	@ 0x28
 800454a:	af02      	add	r7, sp, #8
 800454c:	6078      	str	r0, [r7, #4]
 800454e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800455a:	683a      	ldr	r2, [r7, #0]
 800455c:	4613      	mov	r3, r2
 800455e:	00db      	lsls	r3, r3, #3
 8004560:	4413      	add	r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	3310      	adds	r3, #16
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	4413      	add	r3, r2
 800456a:	3304      	adds	r3, #4
 800456c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	695a      	ldr	r2, [r3, #20]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	429a      	cmp	r2, r3
 8004578:	d901      	bls.n	800457e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e06b      	b.n	8004656 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	691a      	ldr	r2, [r3, #16]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	69fa      	ldr	r2, [r7, #28]
 8004590:	429a      	cmp	r2, r3
 8004592:	d902      	bls.n	800459a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	3303      	adds	r3, #3
 800459e:	089b      	lsrs	r3, r3, #2
 80045a0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80045a2:	e02a      	b.n	80045fa <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	691a      	ldr	r2, [r3, #16]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	695b      	ldr	r3, [r3, #20]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	69fa      	ldr	r2, [r7, #28]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d902      	bls.n	80045c0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	3303      	adds	r3, #3
 80045c4:	089b      	lsrs	r3, r3, #2
 80045c6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	68d9      	ldr	r1, [r3, #12]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	b2da      	uxtb	r2, r3
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	4603      	mov	r3, r0
 80045dc:	6978      	ldr	r0, [r7, #20]
 80045de:	f007 fa25 	bl	800ba2c <USB_WritePacket>

    ep->xfer_buff  += len;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	441a      	add	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	695a      	ldr	r2, [r3, #20]
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	441a      	add	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	015a      	lsls	r2, r3, #5
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	4413      	add	r3, r2
 8004602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800460a:	69ba      	ldr	r2, [r7, #24]
 800460c:	429a      	cmp	r2, r3
 800460e:	d809      	bhi.n	8004624 <PCD_WriteEmptyTxFifo+0xde>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	695a      	ldr	r2, [r3, #20]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004618:	429a      	cmp	r2, r3
 800461a:	d203      	bcs.n	8004624 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1bf      	bne.n	80045a4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	691a      	ldr	r2, [r3, #16]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	429a      	cmp	r2, r3
 800462e:	d811      	bhi.n	8004654 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	f003 030f 	and.w	r3, r3, #15
 8004636:	2201      	movs	r2, #1
 8004638:	fa02 f303 	lsl.w	r3, r2, r3
 800463c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004644:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	43db      	mvns	r3, r3
 800464a:	6939      	ldr	r1, [r7, #16]
 800464c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004650:	4013      	ands	r3, r2
 8004652:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3720      	adds	r7, #32
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
	...

08004660 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	333c      	adds	r3, #60	@ 0x3c
 8004678:	3304      	adds	r3, #4
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	015a      	lsls	r2, r3, #5
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	4413      	add	r3, r2
 8004686:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	799b      	ldrb	r3, [r3, #6]
 8004692:	2b01      	cmp	r3, #1
 8004694:	d17b      	bne.n	800478e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	f003 0308 	and.w	r3, r3, #8
 800469c:	2b00      	cmp	r3, #0
 800469e:	d015      	beq.n	80046cc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	4a61      	ldr	r2, [pc, #388]	@ (8004828 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	f240 80b9 	bls.w	800481c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f000 80b3 	beq.w	800481c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	015a      	lsls	r2, r3, #5
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	4413      	add	r3, r2
 80046be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046c2:	461a      	mov	r2, r3
 80046c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046c8:	6093      	str	r3, [r2, #8]
 80046ca:	e0a7      	b.n	800481c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	f003 0320 	and.w	r3, r3, #32
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d009      	beq.n	80046ea <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046e2:	461a      	mov	r2, r3
 80046e4:	2320      	movs	r3, #32
 80046e6:	6093      	str	r3, [r2, #8]
 80046e8:	e098      	b.n	800481c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f040 8093 	bne.w	800481c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	4a4b      	ldr	r2, [pc, #300]	@ (8004828 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d90f      	bls.n	800471e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004704:	2b00      	cmp	r3, #0
 8004706:	d00a      	beq.n	800471e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	015a      	lsls	r2, r3, #5
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	4413      	add	r3, r2
 8004710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004714:	461a      	mov	r2, r3
 8004716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800471a:	6093      	str	r3, [r2, #8]
 800471c:	e07e      	b.n	800481c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	4613      	mov	r3, r2
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	4413      	add	r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	4413      	add	r3, r2
 8004730:	3304      	adds	r3, #4
 8004732:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6a1a      	ldr	r2, [r3, #32]
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	0159      	lsls	r1, r3, #5
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	440b      	add	r3, r1
 8004740:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800474a:	1ad2      	subs	r2, r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d114      	bne.n	8004780 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d109      	bne.n	8004772 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6818      	ldr	r0, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004768:	461a      	mov	r2, r3
 800476a:	2101      	movs	r1, #1
 800476c:	f007 fada 	bl	800bd24 <USB_EP0_OutStart>
 8004770:	e006      	b.n	8004780 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	68da      	ldr	r2, [r3, #12]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	441a      	add	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	b2db      	uxtb	r3, r3
 8004784:	4619      	mov	r1, r3
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7ff fe36 	bl	80043f8 <HAL_PCD_DataOutStageCallback>
 800478c:	e046      	b.n	800481c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	4a26      	ldr	r2, [pc, #152]	@ (800482c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d124      	bne.n	80047e0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00a      	beq.n	80047b6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	015a      	lsls	r2, r3, #5
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	4413      	add	r3, r2
 80047a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047ac:	461a      	mov	r2, r3
 80047ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047b2:	6093      	str	r3, [r2, #8]
 80047b4:	e032      	b.n	800481c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	f003 0320 	and.w	r3, r3, #32
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d008      	beq.n	80047d2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	015a      	lsls	r2, r3, #5
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	4413      	add	r3, r2
 80047c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047cc:	461a      	mov	r2, r3
 80047ce:	2320      	movs	r3, #32
 80047d0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	4619      	mov	r1, r3
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7ff fe0d 	bl	80043f8 <HAL_PCD_DataOutStageCallback>
 80047de:	e01d      	b.n	800481c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d114      	bne.n	8004810 <PCD_EP_OutXfrComplete_int+0x1b0>
 80047e6:	6879      	ldr	r1, [r7, #4]
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	4613      	mov	r3, r2
 80047ec:	00db      	lsls	r3, r3, #3
 80047ee:	4413      	add	r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	440b      	add	r3, r1
 80047f4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d108      	bne.n	8004810 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6818      	ldr	r0, [r3, #0]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004808:	461a      	mov	r2, r3
 800480a:	2100      	movs	r1, #0
 800480c:	f007 fa8a 	bl	800bd24 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	b2db      	uxtb	r3, r3
 8004814:	4619      	mov	r1, r3
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7ff fdee 	bl	80043f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3720      	adds	r7, #32
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	4f54300a 	.word	0x4f54300a
 800482c:	4f54310a 	.word	0x4f54310a

08004830 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	333c      	adds	r3, #60	@ 0x3c
 8004848:	3304      	adds	r3, #4
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	015a      	lsls	r2, r3, #5
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	4413      	add	r3, r2
 8004856:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	4a15      	ldr	r2, [pc, #84]	@ (80048b8 <PCD_EP_OutSetupPacket_int+0x88>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d90e      	bls.n	8004884 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800486c:	2b00      	cmp	r3, #0
 800486e:	d009      	beq.n	8004884 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	015a      	lsls	r2, r3, #5
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	4413      	add	r3, r2
 8004878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800487c:	461a      	mov	r2, r3
 800487e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004882:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f7ff fdcf 	bl	8004428 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	4a0a      	ldr	r2, [pc, #40]	@ (80048b8 <PCD_EP_OutSetupPacket_int+0x88>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d90c      	bls.n	80048ac <PCD_EP_OutSetupPacket_int+0x7c>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	799b      	ldrb	r3, [r3, #6]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d108      	bne.n	80048ac <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6818      	ldr	r0, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80048a4:	461a      	mov	r2, r3
 80048a6:	2101      	movs	r1, #1
 80048a8:	f007 fa3c 	bl	800bd24 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3718      	adds	r7, #24
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	4f54300a 	.word	0x4f54300a

080048bc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ee:	f043 0303 	orr.w	r3, r3, #3
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3714      	adds	r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	460b      	mov	r3, r1
 800490e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004924:	4b39      	ldr	r3, [pc, #228]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004928:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800492c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	429a      	cmp	r2, r3
 8004934:	d10b      	bne.n	800494e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800493c:	d905      	bls.n	800494a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800493e:	4b33      	ldr	r3, [pc, #204]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	4a32      	ldr	r2, [pc, #200]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004944:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004948:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800494a:	2300      	movs	r3, #0
 800494c:	e057      	b.n	80049fe <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004954:	d90a      	bls.n	800496c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8004956:	4b2d      	ldr	r3, [pc, #180]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4313      	orrs	r3, r2
 8004962:	4a2a      	ldr	r2, [pc, #168]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004964:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004968:	60d3      	str	r3, [r2, #12]
 800496a:	e007      	b.n	800497c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 800496c:	4b27      	ldr	r3, [pc, #156]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004974:	4925      	ldr	r1, [pc, #148]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4313      	orrs	r3, r2
 800497a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800497c:	4b24      	ldr	r3, [pc, #144]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a24      	ldr	r2, [pc, #144]	@ (8004a14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004982:	fba2 2303 	umull	r2, r3, r2, r3
 8004986:	099b      	lsrs	r3, r3, #6
 8004988:	2232      	movs	r2, #50	@ 0x32
 800498a:	fb02 f303 	mul.w	r3, r2, r3
 800498e:	4a21      	ldr	r2, [pc, #132]	@ (8004a14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004990:	fba2 2303 	umull	r2, r3, r2, r3
 8004994:	099b      	lsrs	r3, r3, #6
 8004996:	3301      	adds	r3, #1
 8004998:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800499a:	e002      	b.n	80049a2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	3b01      	subs	r3, #1
 80049a0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80049a2:	4b1a      	ldr	r3, [pc, #104]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d102      	bne.n	80049b4 <HAL_PWREx_ControlVoltageScaling+0x98>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d1f3      	bne.n	800499c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d01b      	beq.n	80049f2 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80049ba:	4b15      	ldr	r3, [pc, #84]	@ (8004a10 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a15      	ldr	r2, [pc, #84]	@ (8004a14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80049c0:	fba2 2303 	umull	r2, r3, r2, r3
 80049c4:	099b      	lsrs	r3, r3, #6
 80049c6:	2232      	movs	r2, #50	@ 0x32
 80049c8:	fb02 f303 	mul.w	r3, r2, r3
 80049cc:	4a11      	ldr	r2, [pc, #68]	@ (8004a14 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80049ce:	fba2 2303 	umull	r2, r3, r2, r3
 80049d2:	099b      	lsrs	r3, r3, #6
 80049d4:	3301      	adds	r3, #1
 80049d6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80049d8:	e002      	b.n	80049e0 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	3b01      	subs	r3, #1
 80049de:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80049e0:	4b0a      	ldr	r3, [pc, #40]	@ (8004a0c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80049e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d102      	bne.n	80049f2 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1f3      	bne.n	80049da <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e000      	b.n	80049fe <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3714      	adds	r7, #20
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	46020800 	.word	0x46020800
 8004a10:	20000000 	.word	0x20000000
 8004a14:	10624dd3 	.word	0x10624dd3

08004a18 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8004a1c:	4b04      	ldr	r3, [pc, #16]	@ (8004a30 <HAL_PWREx_GetVoltageRange+0x18>)
 8004a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
 8004a2e:	bf00      	nop
 8004a30:	46020800 	.word	0x46020800

08004a34 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004a3c:	4b22      	ldr	r3, [pc, #136]	@ (8004ac8 <HAL_PWREx_ConfigSupply+0x94>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a22      	ldr	r2, [pc, #136]	@ (8004acc <HAL_PWREx_ConfigSupply+0x98>)
 8004a42:	fba2 2303 	umull	r2, r3, r2, r3
 8004a46:	099b      	lsrs	r3, r3, #6
 8004a48:	2232      	movs	r2, #50	@ 0x32
 8004a4a:	fb02 f303 	mul.w	r3, r2, r3
 8004a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8004acc <HAL_PWREx_ConfigSupply+0x98>)
 8004a50:	fba2 2303 	umull	r2, r3, r2, r3
 8004a54:	099b      	lsrs	r3, r3, #6
 8004a56:	3301      	adds	r3, #1
 8004a58:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d113      	bne.n	8004a88 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004a60:	4b1b      	ldr	r3, [pc, #108]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	4a1a      	ldr	r2, [pc, #104]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a66:	f023 0302 	bic.w	r3, r3, #2
 8004a6a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004a6c:	e002      	b.n	8004a74 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	3b01      	subs	r3, #1
 8004a72:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004a74:	4b16      	ldr	r3, [pc, #88]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a78:	f003 0302 	and.w	r3, r3, #2
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d116      	bne.n	8004aae <HAL_PWREx_ConfigSupply+0x7a>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1f3      	bne.n	8004a6e <HAL_PWREx_ConfigSupply+0x3a>
 8004a86:	e012      	b.n	8004aae <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004a88:	4b11      	ldr	r3, [pc, #68]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	4a10      	ldr	r2, [pc, #64]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a8e:	f043 0302 	orr.w	r3, r3, #2
 8004a92:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004a94:	e002      	b.n	8004a9c <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad0 <HAL_PWREx_ConfigSupply+0x9c>)
 8004a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d102      	bne.n	8004aae <HAL_PWREx_ConfigSupply+0x7a>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1f3      	bne.n	8004a96 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e000      	b.n	8004aba <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	20000000 	.word	0x20000000
 8004acc:	10624dd3 	.word	0x10624dd3
 8004ad0:	46020800 	.word	0x46020800

08004ad4 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8004ad8:	4b05      	ldr	r3, [pc, #20]	@ (8004af0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	4a04      	ldr	r2, [pc, #16]	@ (8004af0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004ade:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae2:	6113      	str	r3, [r2, #16]
}
 8004ae4:	bf00      	nop
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	46020800 	.word	0x46020800

08004af4 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004af4:	b480      	push	{r7}
 8004af6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8004af8:	4b05      	ldr	r3, [pc, #20]	@ (8004b10 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	4a04      	ldr	r2, [pc, #16]	@ (8004b10 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004afe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004b02:	6113      	str	r3, [r2, #16]
}
 8004b04:	bf00      	nop
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	46020800 	.word	0x46020800

08004b14 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 8004b18:	4b05      	ldr	r3, [pc, #20]	@ (8004b30 <HAL_PWREx_EnableVddA+0x1c>)
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	4a04      	ldr	r2, [pc, #16]	@ (8004b30 <HAL_PWREx_EnableVddA+0x1c>)
 8004b1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004b22:	6113      	str	r3, [r2, #16]
}
 8004b24:	bf00      	nop
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	46020800 	.word	0x46020800

08004b34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b08e      	sub	sp, #56	@ 0x38
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d102      	bne.n	8004b4e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	f000 bec8 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b4e:	4b99      	ldr	r3, [pc, #612]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f003 030c 	and.w	r3, r3, #12
 8004b56:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b58:	4b96      	ldr	r3, [pc, #600]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5c:	f003 0303 	and.w	r3, r3, #3
 8004b60:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0310 	and.w	r3, r3, #16
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f000 816c 	beq.w	8004e48 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d007      	beq.n	8004b86 <HAL_RCC_OscConfig+0x52>
 8004b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b78:	2b0c      	cmp	r3, #12
 8004b7a:	f040 80de 	bne.w	8004d3a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	f040 80da 	bne.w	8004d3a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d102      	bne.n	8004b94 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	f000 bea5 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b98:	4b86      	ldr	r3, [pc, #536]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d004      	beq.n	8004bae <HAL_RCC_OscConfig+0x7a>
 8004ba4:	4b83      	ldr	r3, [pc, #524]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004bac:	e005      	b.n	8004bba <HAL_RCC_OscConfig+0x86>
 8004bae:	4b81      	ldr	r3, [pc, #516]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004bb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004bb4:	041b      	lsls	r3, r3, #16
 8004bb6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d255      	bcs.n	8004c6a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d10a      	bne.n	8004bda <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f001 fa11 	bl	8005ff0 <RCC_SetFlashLatencyFromMSIRange>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d002      	beq.n	8004bda <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f000 be82 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004bda:	4b76      	ldr	r3, [pc, #472]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	4a75      	ldr	r2, [pc, #468]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004be0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004be4:	6093      	str	r3, [r2, #8]
 8004be6:	4b73      	ldr	r3, [pc, #460]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf2:	4970      	ldr	r1, [pc, #448]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004c00:	d309      	bcc.n	8004c16 <HAL_RCC_OscConfig+0xe2>
 8004c02:	4b6c      	ldr	r3, [pc, #432]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	f023 021f 	bic.w	r2, r3, #31
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	4969      	ldr	r1, [pc, #420]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	60cb      	str	r3, [r1, #12]
 8004c14:	e07e      	b.n	8004d14 <HAL_RCC_OscConfig+0x1e0>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	da0a      	bge.n	8004c34 <HAL_RCC_OscConfig+0x100>
 8004c1e:	4b65      	ldr	r3, [pc, #404]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	015b      	lsls	r3, r3, #5
 8004c2c:	4961      	ldr	r1, [pc, #388]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	60cb      	str	r3, [r1, #12]
 8004c32:	e06f      	b.n	8004d14 <HAL_RCC_OscConfig+0x1e0>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c3c:	d30a      	bcc.n	8004c54 <HAL_RCC_OscConfig+0x120>
 8004c3e:	4b5d      	ldr	r3, [pc, #372]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	029b      	lsls	r3, r3, #10
 8004c4c:	4959      	ldr	r1, [pc, #356]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	60cb      	str	r3, [r1, #12]
 8004c52:	e05f      	b.n	8004d14 <HAL_RCC_OscConfig+0x1e0>
 8004c54:	4b57      	ldr	r3, [pc, #348]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	03db      	lsls	r3, r3, #15
 8004c62:	4954      	ldr	r1, [pc, #336]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60cb      	str	r3, [r1, #12]
 8004c68:	e054      	b.n	8004d14 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004c6a:	4b52      	ldr	r3, [pc, #328]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	4a51      	ldr	r2, [pc, #324]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c70:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c74:	6093      	str	r3, [r2, #8]
 8004c76:	4b4f      	ldr	r3, [pc, #316]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c82:	494c      	ldr	r1, [pc, #304]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c8c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004c90:	d309      	bcc.n	8004ca6 <HAL_RCC_OscConfig+0x172>
 8004c92:	4b48      	ldr	r3, [pc, #288]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f023 021f 	bic.w	r2, r3, #31
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	4945      	ldr	r1, [pc, #276]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	60cb      	str	r3, [r1, #12]
 8004ca4:	e028      	b.n	8004cf8 <HAL_RCC_OscConfig+0x1c4>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	da0a      	bge.n	8004cc4 <HAL_RCC_OscConfig+0x190>
 8004cae:	4b41      	ldr	r3, [pc, #260]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	015b      	lsls	r3, r3, #5
 8004cbc:	493d      	ldr	r1, [pc, #244]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	60cb      	str	r3, [r1, #12]
 8004cc2:	e019      	b.n	8004cf8 <HAL_RCC_OscConfig+0x1c4>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ccc:	d30a      	bcc.n	8004ce4 <HAL_RCC_OscConfig+0x1b0>
 8004cce:	4b39      	ldr	r3, [pc, #228]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	029b      	lsls	r3, r3, #10
 8004cdc:	4935      	ldr	r1, [pc, #212]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	60cb      	str	r3, [r1, #12]
 8004ce2:	e009      	b.n	8004cf8 <HAL_RCC_OscConfig+0x1c4>
 8004ce4:	4b33      	ldr	r3, [pc, #204]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	03db      	lsls	r3, r3, #15
 8004cf2:	4930      	ldr	r1, [pc, #192]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10a      	bne.n	8004d14 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d02:	4618      	mov	r0, r3
 8004d04:	f001 f974 	bl	8005ff0 <RCC_SetFlashLatencyFromMSIRange>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d002      	beq.n	8004d14 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	f000 bde5 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8004d14:	f001 f916 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004d18:	4b27      	ldr	r3, [pc, #156]	@ (8004db8 <HAL_RCC_OscConfig+0x284>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7fc ff8d 	bl	8001c3c <HAL_InitTick>
 8004d22:	4603      	mov	r3, r0
 8004d24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8004d28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 808a 	beq.w	8004e46 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8004d32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d36:	f000 bdd2 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	69db      	ldr	r3, [r3, #28]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d066      	beq.n	8004e10 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8004d42:	4b1c      	ldr	r3, [pc, #112]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a1b      	ldr	r2, [pc, #108]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004d48:	f043 0301 	orr.w	r3, r3, #1
 8004d4c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004d4e:	f7fc ffff 	bl	8001d50 <HAL_GetTick>
 8004d52:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004d54:	e009      	b.n	8004d6a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d56:	f7fc fffb 	bl	8001d50 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d902      	bls.n	8004d6a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	f000 bdba 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004d6a:	4b12      	ldr	r3, [pc, #72]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0304 	and.w	r3, r3, #4
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0ef      	beq.n	8004d56 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004d76:	4b0f      	ldr	r3, [pc, #60]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	4a0e      	ldr	r2, [pc, #56]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004d7c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004d80:	6093      	str	r3, [r2, #8]
 8004d82:	4b0c      	ldr	r3, [pc, #48]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8e:	4909      	ldr	r1, [pc, #36]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004d90:	4313      	orrs	r3, r2
 8004d92:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d98:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004d9c:	d30e      	bcc.n	8004dbc <HAL_RCC_OscConfig+0x288>
 8004d9e:	4b05      	ldr	r3, [pc, #20]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	f023 021f 	bic.w	r2, r3, #31
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	4902      	ldr	r1, [pc, #8]	@ (8004db4 <HAL_RCC_OscConfig+0x280>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	60cb      	str	r3, [r1, #12]
 8004db0:	e04a      	b.n	8004e48 <HAL_RCC_OscConfig+0x314>
 8004db2:	bf00      	nop
 8004db4:	46020c00 	.word	0x46020c00
 8004db8:	20000004 	.word	0x20000004
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	da0a      	bge.n	8004dda <HAL_RCC_OscConfig+0x2a6>
 8004dc4:	4b98      	ldr	r3, [pc, #608]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	015b      	lsls	r3, r3, #5
 8004dd2:	4995      	ldr	r1, [pc, #596]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	60cb      	str	r3, [r1, #12]
 8004dd8:	e036      	b.n	8004e48 <HAL_RCC_OscConfig+0x314>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004de2:	d30a      	bcc.n	8004dfa <HAL_RCC_OscConfig+0x2c6>
 8004de4:	4b90      	ldr	r3, [pc, #576]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	029b      	lsls	r3, r3, #10
 8004df2:	498d      	ldr	r1, [pc, #564]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	60cb      	str	r3, [r1, #12]
 8004df8:	e026      	b.n	8004e48 <HAL_RCC_OscConfig+0x314>
 8004dfa:	4b8b      	ldr	r3, [pc, #556]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	03db      	lsls	r3, r3, #15
 8004e08:	4987      	ldr	r1, [pc, #540]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	60cb      	str	r3, [r1, #12]
 8004e0e:	e01b      	b.n	8004e48 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8004e10:	4b85      	ldr	r3, [pc, #532]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a84      	ldr	r2, [pc, #528]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004e16:	f023 0301 	bic.w	r3, r3, #1
 8004e1a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004e1c:	f7fc ff98 	bl	8001d50 <HAL_GetTick>
 8004e20:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004e22:	e009      	b.n	8004e38 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e24:	f7fc ff94 	bl	8001d50 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d902      	bls.n	8004e38 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	f000 bd53 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004e38:	4b7b      	ldr	r3, [pc, #492]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1ef      	bne.n	8004e24 <HAL_RCC_OscConfig+0x2f0>
 8004e44:	e000      	b.n	8004e48 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004e46:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 0301 	and.w	r3, r3, #1
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	f000 808b 	beq.w	8004f6c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e58:	2b08      	cmp	r3, #8
 8004e5a:	d005      	beq.n	8004e68 <HAL_RCC_OscConfig+0x334>
 8004e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5e:	2b0c      	cmp	r3, #12
 8004e60:	d109      	bne.n	8004e76 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e64:	2b03      	cmp	r3, #3
 8004e66:	d106      	bne.n	8004e76 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d17d      	bne.n	8004f6c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	f000 bd34 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e7e:	d106      	bne.n	8004e8e <HAL_RCC_OscConfig+0x35a>
 8004e80:	4b69      	ldr	r3, [pc, #420]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a68      	ldr	r2, [pc, #416]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004e86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e8a:	6013      	str	r3, [r2, #0]
 8004e8c:	e041      	b.n	8004f12 <HAL_RCC_OscConfig+0x3de>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e96:	d112      	bne.n	8004ebe <HAL_RCC_OscConfig+0x38a>
 8004e98:	4b63      	ldr	r3, [pc, #396]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a62      	ldr	r2, [pc, #392]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004e9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ea2:	6013      	str	r3, [r2, #0]
 8004ea4:	4b60      	ldr	r3, [pc, #384]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a5f      	ldr	r2, [pc, #380]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004eaa:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004eae:	6013      	str	r3, [r2, #0]
 8004eb0:	4b5d      	ldr	r3, [pc, #372]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a5c      	ldr	r2, [pc, #368]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004eb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eba:	6013      	str	r3, [r2, #0]
 8004ebc:	e029      	b.n	8004f12 <HAL_RCC_OscConfig+0x3de>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004ec6:	d112      	bne.n	8004eee <HAL_RCC_OscConfig+0x3ba>
 8004ec8:	4b57      	ldr	r3, [pc, #348]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a56      	ldr	r2, [pc, #344]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004ece:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ed2:	6013      	str	r3, [r2, #0]
 8004ed4:	4b54      	ldr	r3, [pc, #336]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a53      	ldr	r2, [pc, #332]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004eda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ede:	6013      	str	r3, [r2, #0]
 8004ee0:	4b51      	ldr	r3, [pc, #324]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a50      	ldr	r2, [pc, #320]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004ee6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eea:	6013      	str	r3, [r2, #0]
 8004eec:	e011      	b.n	8004f12 <HAL_RCC_OscConfig+0x3de>
 8004eee:	4b4e      	ldr	r3, [pc, #312]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a4d      	ldr	r2, [pc, #308]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004ef4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ef8:	6013      	str	r3, [r2, #0]
 8004efa:	4b4b      	ldr	r3, [pc, #300]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a4a      	ldr	r2, [pc, #296]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004f00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f04:	6013      	str	r3, [r2, #0]
 8004f06:	4b48      	ldr	r3, [pc, #288]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a47      	ldr	r2, [pc, #284]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004f0c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004f10:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d014      	beq.n	8004f44 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8004f1a:	f7fc ff19 	bl	8001d50 <HAL_GetTick>
 8004f1e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f20:	e009      	b.n	8004f36 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f22:	f7fc ff15 	bl	8001d50 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	2b64      	cmp	r3, #100	@ 0x64
 8004f2e:	d902      	bls.n	8004f36 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8004f30:	2303      	movs	r3, #3
 8004f32:	f000 bcd4 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f36:	4b3c      	ldr	r3, [pc, #240]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d0ef      	beq.n	8004f22 <HAL_RCC_OscConfig+0x3ee>
 8004f42:	e013      	b.n	8004f6c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8004f44:	f7fc ff04 	bl	8001d50 <HAL_GetTick>
 8004f48:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f4a:	e009      	b.n	8004f60 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f4c:	f7fc ff00 	bl	8001d50 <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	2b64      	cmp	r3, #100	@ 0x64
 8004f58:	d902      	bls.n	8004f60 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	f000 bcbf 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f60:	4b31      	ldr	r3, [pc, #196]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1ef      	bne.n	8004f4c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d05f      	beq.n	8005038 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d005      	beq.n	8004f8a <HAL_RCC_OscConfig+0x456>
 8004f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f80:	2b0c      	cmp	r3, #12
 8004f82:	d114      	bne.n	8004fae <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d111      	bne.n	8004fae <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d102      	bne.n	8004f98 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	f000 bca3 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004f98:	4b23      	ldr	r3, [pc, #140]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	041b      	lsls	r3, r3, #16
 8004fa6:	4920      	ldr	r1, [pc, #128]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004fac:	e044      	b.n	8005038 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d024      	beq.n	8005000 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8004fb6:	4b1c      	ldr	r3, [pc, #112]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a1b      	ldr	r2, [pc, #108]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004fbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fc0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004fc2:	f7fc fec5 	bl	8001d50 <HAL_GetTick>
 8004fc6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fc8:	e009      	b.n	8004fde <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fca:	f7fc fec1 	bl	8001d50 <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d902      	bls.n	8004fde <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	f000 bc80 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fde:	4b12      	ldr	r3, [pc, #72]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0ef      	beq.n	8004fca <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004fea:	4b0f      	ldr	r3, [pc, #60]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	041b      	lsls	r3, r3, #16
 8004ff8:	490b      	ldr	r1, [pc, #44]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	610b      	str	r3, [r1, #16]
 8004ffe:	e01b      	b.n	8005038 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8005000:	4b09      	ldr	r3, [pc, #36]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a08      	ldr	r2, [pc, #32]	@ (8005028 <HAL_RCC_OscConfig+0x4f4>)
 8005006:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800500a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800500c:	f7fc fea0 	bl	8001d50 <HAL_GetTick>
 8005010:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005012:	e00b      	b.n	800502c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005014:	f7fc fe9c 	bl	8001d50 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b02      	cmp	r3, #2
 8005020:	d904      	bls.n	800502c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	f000 bc5b 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
 8005028:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800502c:	4baf      	ldr	r3, [pc, #700]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005034:	2b00      	cmp	r3, #0
 8005036:	d1ed      	bne.n	8005014 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0308 	and.w	r3, r3, #8
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 80c8 	beq.w	80051d6 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8005046:	2300      	movs	r3, #0
 8005048:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800504c:	4ba7      	ldr	r3, [pc, #668]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800504e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005052:	f003 0304 	and.w	r3, r3, #4
 8005056:	2b00      	cmp	r3, #0
 8005058:	d111      	bne.n	800507e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800505a:	4ba4      	ldr	r3, [pc, #656]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800505c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005060:	4aa2      	ldr	r2, [pc, #648]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005062:	f043 0304 	orr.w	r3, r3, #4
 8005066:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800506a:	4ba0      	ldr	r3, [pc, #640]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800506c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005070:	f003 0304 	and.w	r3, r3, #4
 8005074:	617b      	str	r3, [r7, #20]
 8005076:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8005078:	2301      	movs	r3, #1
 800507a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800507e:	4b9c      	ldr	r3, [pc, #624]	@ (80052f0 <HAL_RCC_OscConfig+0x7bc>)
 8005080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d119      	bne.n	80050be <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800508a:	4b99      	ldr	r3, [pc, #612]	@ (80052f0 <HAL_RCC_OscConfig+0x7bc>)
 800508c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800508e:	4a98      	ldr	r2, [pc, #608]	@ (80052f0 <HAL_RCC_OscConfig+0x7bc>)
 8005090:	f043 0301 	orr.w	r3, r3, #1
 8005094:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005096:	f7fc fe5b 	bl	8001d50 <HAL_GetTick>
 800509a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800509c:	e009      	b.n	80050b2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800509e:	f7fc fe57 	bl	8001d50 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d902      	bls.n	80050b2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	f000 bc16 	b.w	80058de <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80050b2:	4b8f      	ldr	r3, [pc, #572]	@ (80052f0 <HAL_RCC_OscConfig+0x7bc>)
 80050b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0ef      	beq.n	800509e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d05f      	beq.n	8005186 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80050c6:	4b89      	ldr	r3, [pc, #548]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80050c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050cc:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	699a      	ldr	r2, [r3, #24]
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050d8:	429a      	cmp	r2, r3
 80050da:	d037      	beq.n	800514c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80050dc:	6a3b      	ldr	r3, [r7, #32]
 80050de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d006      	beq.n	80050f4 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80050e6:	6a3b      	ldr	r3, [r7, #32]
 80050e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e3f4      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80050f4:	6a3b      	ldr	r3, [r7, #32]
 80050f6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d01b      	beq.n	8005136 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80050fe:	4b7b      	ldr	r3, [pc, #492]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005100:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005104:	4a79      	ldr	r2, [pc, #484]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005106:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800510a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800510e:	f7fc fe1f 	bl	8001d50 <HAL_GetTick>
 8005112:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005114:	e008      	b.n	8005128 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005116:	f7fc fe1b 	bl	8001d50 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	2b05      	cmp	r3, #5
 8005122:	d901      	bls.n	8005128 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e3da      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005128:	4b70      	ldr	r3, [pc, #448]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800512a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800512e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d1ef      	bne.n	8005116 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8005136:	4b6d      	ldr	r3, [pc, #436]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005138:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800513c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	4969      	ldr	r1, [pc, #420]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005146:	4313      	orrs	r3, r2
 8005148:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800514c:	4b67      	ldr	r3, [pc, #412]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800514e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005152:	4a66      	ldr	r2, [pc, #408]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005154:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005158:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800515c:	f7fc fdf8 	bl	8001d50 <HAL_GetTick>
 8005160:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005162:	e008      	b.n	8005176 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005164:	f7fc fdf4 	bl	8001d50 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b05      	cmp	r3, #5
 8005170:	d901      	bls.n	8005176 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e3b3      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005176:	4b5d      	ldr	r3, [pc, #372]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005178:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800517c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d0ef      	beq.n	8005164 <HAL_RCC_OscConfig+0x630>
 8005184:	e01b      	b.n	80051be <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8005186:	4b59      	ldr	r3, [pc, #356]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005188:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800518c:	4a57      	ldr	r2, [pc, #348]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800518e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005192:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005196:	f7fc fddb 	bl	8001d50 <HAL_GetTick>
 800519a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800519e:	f7fc fdd7 	bl	8001d50 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b05      	cmp	r3, #5
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e396      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80051b0:	4b4e      	ldr	r3, [pc, #312]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80051b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1ef      	bne.n	800519e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80051be:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d107      	bne.n	80051d6 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051c6:	4b49      	ldr	r3, [pc, #292]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80051c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051cc:	4a47      	ldr	r2, [pc, #284]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80051ce:	f023 0304 	bic.w	r3, r3, #4
 80051d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0304 	and.w	r3, r3, #4
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f000 8111 	beq.w	8005406 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80051e4:	2300      	movs	r3, #0
 80051e6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051ea:	4b40      	ldr	r3, [pc, #256]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80051ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051f0:	f003 0304 	and.w	r3, r3, #4
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d111      	bne.n	800521c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051f8:	4b3c      	ldr	r3, [pc, #240]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80051fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051fe:	4a3b      	ldr	r2, [pc, #236]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005200:	f043 0304 	orr.w	r3, r3, #4
 8005204:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005208:	4b38      	ldr	r3, [pc, #224]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800520a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800520e:	f003 0304 	and.w	r3, r3, #4
 8005212:	613b      	str	r3, [r7, #16]
 8005214:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8005216:	2301      	movs	r3, #1
 8005218:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800521c:	4b34      	ldr	r3, [pc, #208]	@ (80052f0 <HAL_RCC_OscConfig+0x7bc>)
 800521e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d118      	bne.n	800525a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005228:	4b31      	ldr	r3, [pc, #196]	@ (80052f0 <HAL_RCC_OscConfig+0x7bc>)
 800522a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800522c:	4a30      	ldr	r2, [pc, #192]	@ (80052f0 <HAL_RCC_OscConfig+0x7bc>)
 800522e:	f043 0301 	orr.w	r3, r3, #1
 8005232:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005234:	f7fc fd8c 	bl	8001d50 <HAL_GetTick>
 8005238:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800523c:	f7fc fd88 	bl	8001d50 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e347      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800524e:	4b28      	ldr	r3, [pc, #160]	@ (80052f0 <HAL_RCC_OscConfig+0x7bc>)
 8005250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d0f0      	beq.n	800523c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f003 0301 	and.w	r3, r3, #1
 8005262:	2b00      	cmp	r3, #0
 8005264:	d01f      	beq.n	80052a6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f003 0304 	and.w	r3, r3, #4
 800526e:	2b00      	cmp	r3, #0
 8005270:	d010      	beq.n	8005294 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005272:	4b1e      	ldr	r3, [pc, #120]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005274:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005278:	4a1c      	ldr	r2, [pc, #112]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800527a:	f043 0304 	orr.w	r3, r3, #4
 800527e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005282:	4b1a      	ldr	r3, [pc, #104]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005288:	4a18      	ldr	r2, [pc, #96]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800528a:	f043 0301 	orr.w	r3, r3, #1
 800528e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005292:	e018      	b.n	80052c6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005294:	4b15      	ldr	r3, [pc, #84]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 8005296:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800529a:	4a14      	ldr	r2, [pc, #80]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 800529c:	f043 0301 	orr.w	r3, r3, #1
 80052a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80052a4:	e00f      	b.n	80052c6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80052a6:	4b11      	ldr	r3, [pc, #68]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80052a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052ac:	4a0f      	ldr	r2, [pc, #60]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80052ae:	f023 0301 	bic.w	r3, r3, #1
 80052b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80052b6:	4b0d      	ldr	r3, [pc, #52]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80052b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052bc:	4a0b      	ldr	r2, [pc, #44]	@ (80052ec <HAL_RCC_OscConfig+0x7b8>)
 80052be:	f023 0304 	bic.w	r3, r3, #4
 80052c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d057      	beq.n	800537e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80052ce:	f7fc fd3f 	bl	8001d50 <HAL_GetTick>
 80052d2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052d4:	e00e      	b.n	80052f4 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052d6:	f7fc fd3b 	bl	8001d50 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d905      	bls.n	80052f4 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e2f8      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
 80052ec:	46020c00 	.word	0x46020c00
 80052f0:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f4:	4b9c      	ldr	r3, [pc, #624]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80052f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d0e9      	beq.n	80052d6 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800530a:	2b00      	cmp	r3, #0
 800530c:	d01b      	beq.n	8005346 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800530e:	4b96      	ldr	r3, [pc, #600]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005310:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005314:	4a94      	ldr	r2, [pc, #592]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800531a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800531e:	e00a      	b.n	8005336 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005320:	f7fc fd16 	bl	8001d50 <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800532e:	4293      	cmp	r3, r2
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e2d3      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005336:	4b8c      	ldr	r3, [pc, #560]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005338:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800533c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005340:	2b00      	cmp	r3, #0
 8005342:	d0ed      	beq.n	8005320 <HAL_RCC_OscConfig+0x7ec>
 8005344:	e053      	b.n	80053ee <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005346:	4b88      	ldr	r3, [pc, #544]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005348:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800534c:	4a86      	ldr	r2, [pc, #536]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 800534e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005352:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005356:	e00a      	b.n	800536e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005358:	f7fc fcfa 	bl	8001d50 <HAL_GetTick>
 800535c:	4602      	mov	r2, r0
 800535e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005366:	4293      	cmp	r3, r2
 8005368:	d901      	bls.n	800536e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e2b7      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800536e:	4b7e      	ldr	r3, [pc, #504]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005370:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005374:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1ed      	bne.n	8005358 <HAL_RCC_OscConfig+0x824>
 800537c:	e037      	b.n	80053ee <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800537e:	f7fc fce7 	bl	8001d50 <HAL_GetTick>
 8005382:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005384:	e00a      	b.n	800539c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005386:	f7fc fce3 	bl	8001d50 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005394:	4293      	cmp	r3, r2
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e2a0      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800539c:	4b72      	ldr	r3, [pc, #456]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 800539e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1ed      	bne.n	8005386 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80053aa:	4b6f      	ldr	r3, [pc, #444]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80053ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d01a      	beq.n	80053ee <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80053b8:	4b6b      	ldr	r3, [pc, #428]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80053ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053be:	4a6a      	ldr	r2, [pc, #424]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80053c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80053c8:	e00a      	b.n	80053e0 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ca:	f7fc fcc1 	bl	8001d50 <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053d8:	4293      	cmp	r3, r2
 80053da:	d901      	bls.n	80053e0 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e27e      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80053e0:	4b61      	ldr	r3, [pc, #388]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80053e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1ed      	bne.n	80053ca <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053ee:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d107      	bne.n	8005406 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053f6:	4b5c      	ldr	r3, [pc, #368]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80053f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053fc:	4a5a      	ldr	r2, [pc, #360]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80053fe:	f023 0304 	bic.w	r3, r3, #4
 8005402:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0320 	and.w	r3, r3, #32
 800540e:	2b00      	cmp	r3, #0
 8005410:	d036      	beq.n	8005480 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005416:	2b00      	cmp	r3, #0
 8005418:	d019      	beq.n	800544e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800541a:	4b53      	ldr	r3, [pc, #332]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a52      	ldr	r2, [pc, #328]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005420:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005424:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005426:	f7fc fc93 	bl	8001d50 <HAL_GetTick>
 800542a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800542c:	e008      	b.n	8005440 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800542e:	f7fc fc8f 	bl	8001d50 <HAL_GetTick>
 8005432:	4602      	mov	r2, r0
 8005434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005436:	1ad3      	subs	r3, r2, r3
 8005438:	2b02      	cmp	r3, #2
 800543a:	d901      	bls.n	8005440 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800543c:	2303      	movs	r3, #3
 800543e:	e24e      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005440:	4b49      	ldr	r3, [pc, #292]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d0f0      	beq.n	800542e <HAL_RCC_OscConfig+0x8fa>
 800544c:	e018      	b.n	8005480 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800544e:	4b46      	ldr	r3, [pc, #280]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a45      	ldr	r2, [pc, #276]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005454:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005458:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800545a:	f7fc fc79 	bl	8001d50 <HAL_GetTick>
 800545e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005460:	e008      	b.n	8005474 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005462:	f7fc fc75 	bl	8001d50 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	2b02      	cmp	r3, #2
 800546e:	d901      	bls.n	8005474 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e234      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005474:	4b3c      	ldr	r3, [pc, #240]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1f0      	bne.n	8005462 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005488:	2b00      	cmp	r3, #0
 800548a:	d036      	beq.n	80054fa <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005490:	2b00      	cmp	r3, #0
 8005492:	d019      	beq.n	80054c8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005494:	4b34      	ldr	r3, [pc, #208]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a33      	ldr	r2, [pc, #204]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 800549a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800549e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80054a0:	f7fc fc56 	bl	8001d50 <HAL_GetTick>
 80054a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80054a6:	e008      	b.n	80054ba <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80054a8:	f7fc fc52 	bl	8001d50 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d901      	bls.n	80054ba <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e211      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80054ba:	4b2b      	ldr	r3, [pc, #172]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0f0      	beq.n	80054a8 <HAL_RCC_OscConfig+0x974>
 80054c6:	e018      	b.n	80054fa <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80054c8:	4b27      	ldr	r3, [pc, #156]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a26      	ldr	r2, [pc, #152]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80054ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054d2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80054d4:	f7fc fc3c 	bl	8001d50 <HAL_GetTick>
 80054d8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80054dc:	f7fc fc38 	bl	8001d50 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e1f7      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80054ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1f0      	bne.n	80054dc <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005502:	2b00      	cmp	r3, #0
 8005504:	d07f      	beq.n	8005606 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800550a:	2b00      	cmp	r3, #0
 800550c:	d062      	beq.n	80055d4 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800550e:	4b16      	ldr	r3, [pc, #88]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	4a15      	ldr	r2, [pc, #84]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005514:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005518:	6093      	str	r3, [r2, #8]
 800551a:	4b13      	ldr	r3, [pc, #76]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005526:	4910      	ldr	r1, [pc, #64]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005528:	4313      	orrs	r3, r2
 800552a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005530:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005534:	d309      	bcc.n	800554a <HAL_RCC_OscConfig+0xa16>
 8005536:	4b0c      	ldr	r3, [pc, #48]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f023 021f 	bic.w	r2, r3, #31
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a1b      	ldr	r3, [r3, #32]
 8005542:	4909      	ldr	r1, [pc, #36]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005544:	4313      	orrs	r3, r2
 8005546:	60cb      	str	r3, [r1, #12]
 8005548:	e02a      	b.n	80055a0 <HAL_RCC_OscConfig+0xa6c>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800554e:	2b00      	cmp	r3, #0
 8005550:	da0c      	bge.n	800556c <HAL_RCC_OscConfig+0xa38>
 8005552:	4b05      	ldr	r3, [pc, #20]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	015b      	lsls	r3, r3, #5
 8005560:	4901      	ldr	r1, [pc, #4]	@ (8005568 <HAL_RCC_OscConfig+0xa34>)
 8005562:	4313      	orrs	r3, r2
 8005564:	60cb      	str	r3, [r1, #12]
 8005566:	e01b      	b.n	80055a0 <HAL_RCC_OscConfig+0xa6c>
 8005568:	46020c00 	.word	0x46020c00
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005570:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005574:	d30a      	bcc.n	800558c <HAL_RCC_OscConfig+0xa58>
 8005576:	4ba1      	ldr	r3, [pc, #644]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	029b      	lsls	r3, r3, #10
 8005584:	499d      	ldr	r1, [pc, #628]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005586:	4313      	orrs	r3, r2
 8005588:	60cb      	str	r3, [r1, #12]
 800558a:	e009      	b.n	80055a0 <HAL_RCC_OscConfig+0xa6c>
 800558c:	4b9b      	ldr	r3, [pc, #620]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a1b      	ldr	r3, [r3, #32]
 8005598:	03db      	lsls	r3, r3, #15
 800559a:	4998      	ldr	r1, [pc, #608]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 800559c:	4313      	orrs	r3, r2
 800559e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80055a0:	4b96      	ldr	r3, [pc, #600]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a95      	ldr	r2, [pc, #596]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80055a6:	f043 0310 	orr.w	r3, r3, #16
 80055aa:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80055ac:	f7fc fbd0 	bl	8001d50 <HAL_GetTick>
 80055b0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80055b2:	e008      	b.n	80055c6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80055b4:	f7fc fbcc 	bl	8001d50 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e18b      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80055c6:	4b8d      	ldr	r3, [pc, #564]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0320 	and.w	r3, r3, #32
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d0f0      	beq.n	80055b4 <HAL_RCC_OscConfig+0xa80>
 80055d2:	e018      	b.n	8005606 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80055d4:	4b89      	ldr	r3, [pc, #548]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a88      	ldr	r2, [pc, #544]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80055da:	f023 0310 	bic.w	r3, r3, #16
 80055de:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80055e0:	f7fc fbb6 	bl	8001d50 <HAL_GetTick>
 80055e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80055e6:	e008      	b.n	80055fa <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80055e8:	f7fc fbb2 	bl	8001d50 <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d901      	bls.n	80055fa <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	e171      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80055fa:	4b80      	ldr	r3, [pc, #512]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0320 	and.w	r3, r3, #32
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1f0      	bne.n	80055e8 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800560a:	2b00      	cmp	r3, #0
 800560c:	f000 8166 	beq.w	80058dc <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005610:	2300      	movs	r3, #0
 8005612:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005616:	4b79      	ldr	r3, [pc, #484]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	f003 030c 	and.w	r3, r3, #12
 800561e:	2b0c      	cmp	r3, #12
 8005620:	f000 80f2 	beq.w	8005808 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005628:	2b02      	cmp	r3, #2
 800562a:	f040 80c5 	bne.w	80057b8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800562e:	4b73      	ldr	r3, [pc, #460]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a72      	ldr	r2, [pc, #456]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005634:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005638:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800563a:	f7fc fb89 	bl	8001d50 <HAL_GetTick>
 800563e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005640:	e008      	b.n	8005654 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005642:	f7fc fb85 	bl	8001d50 <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b02      	cmp	r3, #2
 800564e:	d901      	bls.n	8005654 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e144      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005654:	4b69      	ldr	r3, [pc, #420]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1f0      	bne.n	8005642 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005660:	4b66      	ldr	r3, [pc, #408]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005662:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005666:	f003 0304 	and.w	r3, r3, #4
 800566a:	2b00      	cmp	r3, #0
 800566c:	d111      	bne.n	8005692 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800566e:	4b63      	ldr	r3, [pc, #396]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005670:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005674:	4a61      	ldr	r2, [pc, #388]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005676:	f043 0304 	orr.w	r3, r3, #4
 800567a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800567e:	4b5f      	ldr	r3, [pc, #380]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005680:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005684:	f003 0304 	and.w	r3, r3, #4
 8005688:	60fb      	str	r3, [r7, #12]
 800568a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 800568c:	2301      	movs	r3, #1
 800568e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005692:	4b5b      	ldr	r3, [pc, #364]	@ (8005800 <HAL_RCC_OscConfig+0xccc>)
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800569a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800569e:	d102      	bne.n	80056a6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80056a0:	2301      	movs	r3, #1
 80056a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80056a6:	4b56      	ldr	r3, [pc, #344]	@ (8005800 <HAL_RCC_OscConfig+0xccc>)
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	4a55      	ldr	r2, [pc, #340]	@ (8005800 <HAL_RCC_OscConfig+0xccc>)
 80056ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056b0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80056b2:	4b52      	ldr	r3, [pc, #328]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80056b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056ba:	f023 0303 	bic.w	r3, r3, #3
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80056c6:	3a01      	subs	r2, #1
 80056c8:	0212      	lsls	r2, r2, #8
 80056ca:	4311      	orrs	r1, r2
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80056d0:	430a      	orrs	r2, r1
 80056d2:	494a      	ldr	r1, [pc, #296]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80056d4:	4313      	orrs	r3, r2
 80056d6:	628b      	str	r3, [r1, #40]	@ 0x28
 80056d8:	4b48      	ldr	r3, [pc, #288]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80056da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056dc:	4b49      	ldr	r3, [pc, #292]	@ (8005804 <HAL_RCC_OscConfig+0xcd0>)
 80056de:	4013      	ands	r3, r2
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80056e4:	3a01      	subs	r2, #1
 80056e6:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80056ee:	3a01      	subs	r2, #1
 80056f0:	0252      	lsls	r2, r2, #9
 80056f2:	b292      	uxth	r2, r2
 80056f4:	4311      	orrs	r1, r2
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056fa:	3a01      	subs	r2, #1
 80056fc:	0412      	lsls	r2, r2, #16
 80056fe:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005702:	4311      	orrs	r1, r2
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005708:	3a01      	subs	r2, #1
 800570a:	0612      	lsls	r2, r2, #24
 800570c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005710:	430a      	orrs	r2, r1
 8005712:	493a      	ldr	r1, [pc, #232]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005714:	4313      	orrs	r3, r2
 8005716:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005718:	4b38      	ldr	r3, [pc, #224]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 800571a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571c:	4a37      	ldr	r2, [pc, #220]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 800571e:	f023 0310 	bic.w	r3, r3, #16
 8005722:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005728:	4a34      	ldr	r2, [pc, #208]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800572e:	4b33      	ldr	r3, [pc, #204]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005732:	4a32      	ldr	r2, [pc, #200]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005734:	f043 0310 	orr.w	r3, r3, #16
 8005738:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800573a:	4b30      	ldr	r3, [pc, #192]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 800573c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800573e:	f023 020c 	bic.w	r2, r3, #12
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005746:	492d      	ldr	r1, [pc, #180]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005748:	4313      	orrs	r3, r2
 800574a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 800574c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005750:	2b01      	cmp	r3, #1
 8005752:	d105      	bne.n	8005760 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005754:	4b2a      	ldr	r3, [pc, #168]	@ (8005800 <HAL_RCC_OscConfig+0xccc>)
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	4a29      	ldr	r2, [pc, #164]	@ (8005800 <HAL_RCC_OscConfig+0xccc>)
 800575a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800575e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005760:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005764:	2b01      	cmp	r3, #1
 8005766:	d107      	bne.n	8005778 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005768:	4b24      	ldr	r3, [pc, #144]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 800576a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800576e:	4a23      	ldr	r2, [pc, #140]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 8005770:	f023 0304 	bic.w	r3, r3, #4
 8005774:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005778:	4b20      	ldr	r3, [pc, #128]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a1f      	ldr	r2, [pc, #124]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 800577e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005782:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005784:	f7fc fae4 	bl	8001d50 <HAL_GetTick>
 8005788:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800578a:	e008      	b.n	800579e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800578c:	f7fc fae0 	bl	8001d50 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	2b02      	cmp	r3, #2
 8005798:	d901      	bls.n	800579e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e09f      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800579e:	4b17      	ldr	r3, [pc, #92]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d0f0      	beq.n	800578c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80057aa:	4b14      	ldr	r3, [pc, #80]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80057ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ae:	4a13      	ldr	r2, [pc, #76]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80057b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057b4:	6293      	str	r3, [r2, #40]	@ 0x28
 80057b6:	e091      	b.n	80058dc <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80057b8:	4b10      	ldr	r3, [pc, #64]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a0f      	ldr	r2, [pc, #60]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80057be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057c2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80057c4:	f7fc fac4 	bl	8001d50 <HAL_GetTick>
 80057c8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80057ca:	e008      	b.n	80057de <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057cc:	f7fc fac0 	bl	8001d50 <HAL_GetTick>
 80057d0:	4602      	mov	r2, r0
 80057d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d901      	bls.n	80057de <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e07f      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80057de:	4b07      	ldr	r3, [pc, #28]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d1f0      	bne.n	80057cc <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80057ea:	4b04      	ldr	r3, [pc, #16]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80057ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ee:	4a03      	ldr	r2, [pc, #12]	@ (80057fc <HAL_RCC_OscConfig+0xcc8>)
 80057f0:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80057f4:	f023 0303 	bic.w	r3, r3, #3
 80057f8:	6293      	str	r3, [r2, #40]	@ 0x28
 80057fa:	e06f      	b.n	80058dc <HAL_RCC_OscConfig+0xda8>
 80057fc:	46020c00 	.word	0x46020c00
 8005800:	46020800 	.word	0x46020800
 8005804:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005808:	4b37      	ldr	r3, [pc, #220]	@ (80058e8 <HAL_RCC_OscConfig+0xdb4>)
 800580a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800580c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800580e:	4b36      	ldr	r3, [pc, #216]	@ (80058e8 <HAL_RCC_OscConfig+0xdb4>)
 8005810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005812:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005818:	2b01      	cmp	r3, #1
 800581a:	d039      	beq.n	8005890 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	f003 0203 	and.w	r2, r3, #3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005826:	429a      	cmp	r2, r3
 8005828:	d132      	bne.n	8005890 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	0a1b      	lsrs	r3, r3, #8
 800582e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005836:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005838:	429a      	cmp	r2, r3
 800583a:	d129      	bne.n	8005890 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005846:	429a      	cmp	r2, r3
 8005848:	d122      	bne.n	8005890 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005854:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005856:	429a      	cmp	r2, r3
 8005858:	d11a      	bne.n	8005890 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	0a5b      	lsrs	r3, r3, #9
 800585e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005866:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005868:	429a      	cmp	r2, r3
 800586a:	d111      	bne.n	8005890 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	0c1b      	lsrs	r3, r3, #16
 8005870:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005878:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800587a:	429a      	cmp	r2, r3
 800587c:	d108      	bne.n	8005890 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	0e1b      	lsrs	r3, r3, #24
 8005882:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800588c:	429a      	cmp	r2, r3
 800588e:	d001      	beq.n	8005894 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e024      	b.n	80058de <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005894:	4b14      	ldr	r3, [pc, #80]	@ (80058e8 <HAL_RCC_OscConfig+0xdb4>)
 8005896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005898:	08db      	lsrs	r3, r3, #3
 800589a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d01a      	beq.n	80058dc <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80058a6:	4b10      	ldr	r3, [pc, #64]	@ (80058e8 <HAL_RCC_OscConfig+0xdb4>)
 80058a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058aa:	4a0f      	ldr	r2, [pc, #60]	@ (80058e8 <HAL_RCC_OscConfig+0xdb4>)
 80058ac:	f023 0310 	bic.w	r3, r3, #16
 80058b0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b2:	f7fc fa4d 	bl	8001d50 <HAL_GetTick>
 80058b6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80058b8:	bf00      	nop
 80058ba:	f7fc fa49 	bl	8001d50 <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d0f9      	beq.n	80058ba <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ca:	4a07      	ldr	r2, [pc, #28]	@ (80058e8 <HAL_RCC_OscConfig+0xdb4>)
 80058cc:	00db      	lsls	r3, r3, #3
 80058ce:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80058d0:	4b05      	ldr	r3, [pc, #20]	@ (80058e8 <HAL_RCC_OscConfig+0xdb4>)
 80058d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d4:	4a04      	ldr	r2, [pc, #16]	@ (80058e8 <HAL_RCC_OscConfig+0xdb4>)
 80058d6:	f043 0310 	orr.w	r3, r3, #16
 80058da:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3738      	adds	r7, #56	@ 0x38
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	46020c00 	.word	0x46020c00

080058ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d101      	bne.n	8005900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e1d9      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005900:	4b9b      	ldr	r3, [pc, #620]	@ (8005b70 <HAL_RCC_ClockConfig+0x284>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 030f 	and.w	r3, r3, #15
 8005908:	683a      	ldr	r2, [r7, #0]
 800590a:	429a      	cmp	r2, r3
 800590c:	d910      	bls.n	8005930 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800590e:	4b98      	ldr	r3, [pc, #608]	@ (8005b70 <HAL_RCC_ClockConfig+0x284>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f023 020f 	bic.w	r2, r3, #15
 8005916:	4996      	ldr	r1, [pc, #600]	@ (8005b70 <HAL_RCC_ClockConfig+0x284>)
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	4313      	orrs	r3, r2
 800591c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800591e:	4b94      	ldr	r3, [pc, #592]	@ (8005b70 <HAL_RCC_ClockConfig+0x284>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 030f 	and.w	r3, r3, #15
 8005926:	683a      	ldr	r2, [r7, #0]
 8005928:	429a      	cmp	r2, r3
 800592a:	d001      	beq.n	8005930 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e1c1      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0310 	and.w	r3, r3, #16
 8005938:	2b00      	cmp	r3, #0
 800593a:	d010      	beq.n	800595e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	695a      	ldr	r2, [r3, #20]
 8005940:	4b8c      	ldr	r3, [pc, #560]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005944:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005948:	429a      	cmp	r2, r3
 800594a:	d908      	bls.n	800595e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 800594c:	4b89      	ldr	r3, [pc, #548]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 800594e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005950:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	695b      	ldr	r3, [r3, #20]
 8005958:	4986      	ldr	r1, [pc, #536]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 800595a:	4313      	orrs	r3, r2
 800595c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0308 	and.w	r3, r3, #8
 8005966:	2b00      	cmp	r3, #0
 8005968:	d012      	beq.n	8005990 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691a      	ldr	r2, [r3, #16]
 800596e:	4b81      	ldr	r3, [pc, #516]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005970:	6a1b      	ldr	r3, [r3, #32]
 8005972:	091b      	lsrs	r3, r3, #4
 8005974:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005978:	429a      	cmp	r2, r3
 800597a:	d909      	bls.n	8005990 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800597c:	4b7d      	ldr	r3, [pc, #500]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 800597e:	6a1b      	ldr	r3, [r3, #32]
 8005980:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	011b      	lsls	r3, r3, #4
 800598a:	497a      	ldr	r1, [pc, #488]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 800598c:	4313      	orrs	r3, r2
 800598e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 0304 	and.w	r3, r3, #4
 8005998:	2b00      	cmp	r3, #0
 800599a:	d010      	beq.n	80059be <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68da      	ldr	r2, [r3, #12]
 80059a0:	4b74      	ldr	r3, [pc, #464]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 80059a2:	6a1b      	ldr	r3, [r3, #32]
 80059a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d908      	bls.n	80059be <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80059ac:	4b71      	ldr	r3, [pc, #452]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	496e      	ldr	r1, [pc, #440]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d010      	beq.n	80059ec <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689a      	ldr	r2, [r3, #8]
 80059ce:	4b69      	ldr	r3, [pc, #420]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	f003 030f 	and.w	r3, r3, #15
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d908      	bls.n	80059ec <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80059da:	4b66      	ldr	r3, [pc, #408]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	f023 020f 	bic.w	r2, r3, #15
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	4963      	ldr	r1, [pc, #396]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 0301 	and.w	r3, r3, #1
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f000 80d2 	beq.w	8005b9e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80059fa:	2300      	movs	r3, #0
 80059fc:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	2b03      	cmp	r3, #3
 8005a04:	d143      	bne.n	8005a8e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a06:	4b5b      	ldr	r3, [pc, #364]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a0c:	f003 0304 	and.w	r3, r3, #4
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d110      	bne.n	8005a36 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005a14:	4b57      	ldr	r3, [pc, #348]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a1a:	4a56      	ldr	r2, [pc, #344]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005a1c:	f043 0304 	orr.w	r3, r3, #4
 8005a20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005a24:	4b53      	ldr	r3, [pc, #332]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a2a:	f003 0304 	and.w	r3, r3, #4
 8005a2e:	60bb      	str	r3, [r7, #8]
 8005a30:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8005a32:	2301      	movs	r3, #1
 8005a34:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8005a36:	f7fc f98b 	bl	8001d50 <HAL_GetTick>
 8005a3a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8005a3c:	4b4e      	ldr	r3, [pc, #312]	@ (8005b78 <HAL_RCC_ClockConfig+0x28c>)
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00f      	beq.n	8005a68 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005a48:	e008      	b.n	8005a5c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8005a4a:	f7fc f981 	bl	8001d50 <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d901      	bls.n	8005a5c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e12b      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005a5c:	4b46      	ldr	r3, [pc, #280]	@ (8005b78 <HAL_RCC_ClockConfig+0x28c>)
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d0f0      	beq.n	8005a4a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005a68:	7dfb      	ldrb	r3, [r7, #23]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d107      	bne.n	8005a7e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005a6e:	4b41      	ldr	r3, [pc, #260]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005a70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a74:	4a3f      	ldr	r2, [pc, #252]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005a76:	f023 0304 	bic.w	r3, r3, #4
 8005a7a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005a7e:	4b3d      	ldr	r3, [pc, #244]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d121      	bne.n	8005ace <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e112      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d107      	bne.n	8005aa6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a96:	4b37      	ldr	r3, [pc, #220]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d115      	bne.n	8005ace <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e106      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d107      	bne.n	8005abe <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005aae:	4b31      	ldr	r3, [pc, #196]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0304 	and.w	r3, r3, #4
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d109      	bne.n	8005ace <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e0fa      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005abe:	4b2d      	ldr	r3, [pc, #180]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d101      	bne.n	8005ace <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e0f2      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8005ace:	4b29      	ldr	r3, [pc, #164]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005ad0:	69db      	ldr	r3, [r3, #28]
 8005ad2:	f023 0203 	bic.w	r2, r3, #3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	4926      	ldr	r1, [pc, #152]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8005ae0:	f7fc f936 	bl	8001d50 <HAL_GetTick>
 8005ae4:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	2b03      	cmp	r3, #3
 8005aec:	d112      	bne.n	8005b14 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005aee:	e00a      	b.n	8005b06 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005af0:	f7fc f92e 	bl	8001d50 <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d901      	bls.n	8005b06 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e0d6      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b06:	4b1b      	ldr	r3, [pc, #108]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	f003 030c 	and.w	r3, r3, #12
 8005b0e:	2b0c      	cmp	r3, #12
 8005b10:	d1ee      	bne.n	8005af0 <HAL_RCC_ClockConfig+0x204>
 8005b12:	e044      	b.n	8005b9e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d112      	bne.n	8005b42 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b1c:	e00a      	b.n	8005b34 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b1e:	f7fc f917 	bl	8001d50 <HAL_GetTick>
 8005b22:	4602      	mov	r2, r0
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d901      	bls.n	8005b34 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005b30:	2303      	movs	r3, #3
 8005b32:	e0bf      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b34:	4b0f      	ldr	r3, [pc, #60]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005b36:	69db      	ldr	r3, [r3, #28]
 8005b38:	f003 030c 	and.w	r3, r3, #12
 8005b3c:	2b08      	cmp	r3, #8
 8005b3e:	d1ee      	bne.n	8005b1e <HAL_RCC_ClockConfig+0x232>
 8005b40:	e02d      	b.n	8005b9e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d123      	bne.n	8005b92 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005b4a:	e00a      	b.n	8005b62 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b4c:	f7fc f900 	bl	8001d50 <HAL_GetTick>
 8005b50:	4602      	mov	r2, r0
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	1ad3      	subs	r3, r2, r3
 8005b56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d901      	bls.n	8005b62 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e0a8      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005b62:	4b04      	ldr	r3, [pc, #16]	@ (8005b74 <HAL_RCC_ClockConfig+0x288>)
 8005b64:	69db      	ldr	r3, [r3, #28]
 8005b66:	f003 030c 	and.w	r3, r3, #12
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1ee      	bne.n	8005b4c <HAL_RCC_ClockConfig+0x260>
 8005b6e:	e016      	b.n	8005b9e <HAL_RCC_ClockConfig+0x2b2>
 8005b70:	40022000 	.word	0x40022000
 8005b74:	46020c00 	.word	0x46020c00
 8005b78:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b7c:	f7fc f8e8 	bl	8001d50 <HAL_GetTick>
 8005b80:	4602      	mov	r2, r0
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	1ad3      	subs	r3, r2, r3
 8005b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d901      	bls.n	8005b92 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e090      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b92:	4b4a      	ldr	r3, [pc, #296]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005b94:	69db      	ldr	r3, [r3, #28]
 8005b96:	f003 030c 	and.w	r3, r3, #12
 8005b9a:	2b04      	cmp	r3, #4
 8005b9c:	d1ee      	bne.n	8005b7c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0302 	and.w	r3, r3, #2
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d010      	beq.n	8005bcc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	4b43      	ldr	r3, [pc, #268]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	f003 030f 	and.w	r3, r3, #15
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d208      	bcs.n	8005bcc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005bba:	4b40      	ldr	r3, [pc, #256]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005bbc:	6a1b      	ldr	r3, [r3, #32]
 8005bbe:	f023 020f 	bic.w	r2, r3, #15
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	493d      	ldr	r1, [pc, #244]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005bcc:	4b3c      	ldr	r3, [pc, #240]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d4>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 030f 	and.w	r3, r3, #15
 8005bd4:	683a      	ldr	r2, [r7, #0]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d210      	bcs.n	8005bfc <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bda:	4b39      	ldr	r3, [pc, #228]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d4>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f023 020f 	bic.w	r2, r3, #15
 8005be2:	4937      	ldr	r1, [pc, #220]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d4>)
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bea:	4b35      	ldr	r3, [pc, #212]	@ (8005cc0 <HAL_RCC_ClockConfig+0x3d4>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 030f 	and.w	r3, r3, #15
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d001      	beq.n	8005bfc <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e05b      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0304 	and.w	r3, r3, #4
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d010      	beq.n	8005c2a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68da      	ldr	r2, [r3, #12]
 8005c0c:	4b2b      	ldr	r3, [pc, #172]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c0e:	6a1b      	ldr	r3, [r3, #32]
 8005c10:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d208      	bcs.n	8005c2a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005c18:	4b28      	ldr	r3, [pc, #160]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
 8005c1c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	4925      	ldr	r1, [pc, #148]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c26:	4313      	orrs	r3, r2
 8005c28:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0308 	and.w	r3, r3, #8
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d012      	beq.n	8005c5c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	691a      	ldr	r2, [r3, #16]
 8005c3a:	4b20      	ldr	r3, [pc, #128]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	091b      	lsrs	r3, r3, #4
 8005c40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d209      	bcs.n	8005c5c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005c48:	4b1c      	ldr	r3, [pc, #112]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c4a:	6a1b      	ldr	r3, [r3, #32]
 8005c4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	011b      	lsls	r3, r3, #4
 8005c56:	4919      	ldr	r1, [pc, #100]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0310 	and.w	r3, r3, #16
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d010      	beq.n	8005c8a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	695a      	ldr	r2, [r3, #20]
 8005c6c:	4b13      	ldr	r3, [pc, #76]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d208      	bcs.n	8005c8a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8005c78:	4b10      	ldr	r3, [pc, #64]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	490d      	ldr	r1, [pc, #52]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c86:	4313      	orrs	r3, r2
 8005c88:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005c8a:	f000 f859 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	4b0a      	ldr	r3, [pc, #40]	@ (8005cbc <HAL_RCC_ClockConfig+0x3d0>)
 8005c92:	6a1b      	ldr	r3, [r3, #32]
 8005c94:	f003 030f 	and.w	r3, r3, #15
 8005c98:	490a      	ldr	r1, [pc, #40]	@ (8005cc4 <HAL_RCC_ClockConfig+0x3d8>)
 8005c9a:	5ccb      	ldrb	r3, [r1, r3]
 8005c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005ca0:	4a09      	ldr	r2, [pc, #36]	@ (8005cc8 <HAL_RCC_ClockConfig+0x3dc>)
 8005ca2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005ca4:	4b09      	ldr	r3, [pc, #36]	@ (8005ccc <HAL_RCC_ClockConfig+0x3e0>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7fb ffc7 	bl	8001c3c <HAL_InitTick>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	73fb      	strb	r3, [r7, #15]

  return status;
 8005cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3718      	adds	r7, #24
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	46020c00 	.word	0x46020c00
 8005cc0:	40022000 	.word	0x40022000
 8005cc4:	0800beb4 	.word	0x0800beb4
 8005cc8:	20000000 	.word	0x20000000
 8005ccc:	20000004 	.word	0x20000004

08005cd0 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08a      	sub	sp, #40	@ 0x28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* MCO Clock Enable */
  MCO1_CLK_ENABLE();
 8005cdc:	4b16      	ldr	r3, [pc, #88]	@ (8005d38 <HAL_RCC_MCOConfig+0x68>)
 8005cde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ce2:	4a15      	ldr	r2, [pc, #84]	@ (8005d38 <HAL_RCC_MCOConfig+0x68>)
 8005ce4:	f043 0301 	orr.w	r3, r3, #1
 8005ce8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005cec:	4b12      	ldr	r3, [pc, #72]	@ (8005d38 <HAL_RCC_MCOConfig+0x68>)
 8005cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cf2:	f003 0301 	and.w	r3, r3, #1
 8005cf6:	613b      	str	r3, [r7, #16]
 8005cf8:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  gpio_initstruct.Pin = MCO1_PIN;
 8005cfa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005cfe:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Mode = GPIO_MODE_AF_PP;
 8005d00:	2302      	movs	r3, #2
 8005d02:	61bb      	str	r3, [r7, #24]
  gpio_initstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005d04:	2302      	movs	r3, #2
 8005d06:	623b      	str	r3, [r7, #32]
  gpio_initstruct.Pull = GPIO_NOPULL;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Alternate = GPIO_AF0_MCO;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio_initstruct);
 8005d10:	f107 0314 	add.w	r3, r7, #20
 8005d14:	4619      	mov	r1, r3
 8005d16:	4809      	ldr	r0, [pc, #36]	@ (8005d3c <HAL_RCC_MCOConfig+0x6c>)
 8005d18:	f7fd fb2c 	bl	8003374 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR1, (RCC_CFGR1_MCOSEL | RCC_CFGR1_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8005d1c:	4b06      	ldr	r3, [pc, #24]	@ (8005d38 <HAL_RCC_MCOConfig+0x68>)
 8005d1e:	69db      	ldr	r3, [r3, #28]
 8005d20:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005d24:	68b9      	ldr	r1, [r7, #8]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	430b      	orrs	r3, r1
 8005d2a:	4903      	ldr	r1, [pc, #12]	@ (8005d38 <HAL_RCC_MCOConfig+0x68>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	61cb      	str	r3, [r1, #28]
}
 8005d30:	bf00      	nop
 8005d32:	3728      	adds	r7, #40	@ 0x28
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	46020c00 	.word	0x46020c00
 8005d3c:	42020000 	.word	0x42020000

08005d40 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b08b      	sub	sp, #44	@ 0x2c
 8005d44:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005d46:	2300      	movs	r3, #0
 8005d48:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d4e:	4b78      	ldr	r3, [pc, #480]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	f003 030c 	and.w	r3, r3, #12
 8005d56:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d58:	4b75      	ldr	r3, [pc, #468]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d5c:	f003 0303 	and.w	r3, r3, #3
 8005d60:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d005      	beq.n	8005d74 <HAL_RCC_GetSysClockFreq+0x34>
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	2b0c      	cmp	r3, #12
 8005d6c:	d121      	bne.n	8005db2 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d11e      	bne.n	8005db2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8005d74:	4b6e      	ldr	r3, [pc, #440]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d107      	bne.n	8005d90 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8005d80:	4b6b      	ldr	r3, [pc, #428]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005d86:	0b1b      	lsrs	r3, r3, #12
 8005d88:	f003 030f 	and.w	r3, r3, #15
 8005d8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d8e:	e005      	b.n	8005d9c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8005d90:	4b67      	ldr	r3, [pc, #412]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	0f1b      	lsrs	r3, r3, #28
 8005d96:	f003 030f 	and.w	r3, r3, #15
 8005d9a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005d9c:	4a65      	ldr	r2, [pc, #404]	@ (8005f34 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8005d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005da4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d110      	bne.n	8005dce <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dae:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005db0:	e00d      	b.n	8005dce <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005db2:	4b5f      	ldr	r3, [pc, #380]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005db4:	69db      	ldr	r3, [r3, #28]
 8005db6:	f003 030c 	and.w	r3, r3, #12
 8005dba:	2b04      	cmp	r3, #4
 8005dbc:	d102      	bne.n	8005dc4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005dbe:	4b5e      	ldr	r3, [pc, #376]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005dc0:	623b      	str	r3, [r7, #32]
 8005dc2:	e004      	b.n	8005dce <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	2b08      	cmp	r3, #8
 8005dc8:	d101      	bne.n	8005dce <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005dca:	4b5b      	ldr	r3, [pc, #364]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005dcc:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	2b0c      	cmp	r3, #12
 8005dd2:	f040 80a5 	bne.w	8005f20 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005dd6:	4b56      	ldr	r3, [pc, #344]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dda:	f003 0303 	and.w	r3, r3, #3
 8005dde:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005de0:	4b53      	ldr	r3, [pc, #332]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de4:	0a1b      	lsrs	r3, r3, #8
 8005de6:	f003 030f 	and.w	r3, r3, #15
 8005dea:	3301      	adds	r3, #1
 8005dec:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005dee:	4b50      	ldr	r3, [pc, #320]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df2:	091b      	lsrs	r3, r3, #4
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dfe:	08db      	lsrs	r3, r3, #3
 8005e00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	fb02 f303 	mul.w	r3, r2, r3
 8005e0a:	ee07 3a90 	vmov	s15, r3
 8005e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e12:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d003      	beq.n	8005e24 <HAL_RCC_GetSysClockFreq+0xe4>
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	2b03      	cmp	r3, #3
 8005e20:	d022      	beq.n	8005e68 <HAL_RCC_GetSysClockFreq+0x128>
 8005e22:	e043      	b.n	8005eac <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	ee07 3a90 	vmov	s15, r3
 8005e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e2e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8005f3c <HAL_RCC_GetSysClockFreq+0x1fc>
 8005e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e36:	4b3e      	ldr	r3, [pc, #248]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e3e:	ee07 3a90 	vmov	s15, r3
 8005e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005e46:	ed97 6a01 	vldr	s12, [r7, #4]
 8005e4a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8005f40 <HAL_RCC_GetSysClockFreq+0x200>
 8005e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005e56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e66:	e046      	b.n	8005ef6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	ee07 3a90 	vmov	s15, r3
 8005e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e72:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8005f3c <HAL_RCC_GetSysClockFreq+0x1fc>
 8005e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e7a:	4b2d      	ldr	r3, [pc, #180]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005e7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e82:	ee07 3a90 	vmov	s15, r3
 8005e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005e8a:	ed97 6a01 	vldr	s12, [r7, #4]
 8005e8e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8005f40 <HAL_RCC_GetSysClockFreq+0x200>
 8005e92:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005e9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ea6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005eaa:	e024      	b.n	8005ef6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eae:	ee07 3a90 	vmov	s15, r3
 8005eb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	ee07 3a90 	vmov	s15, r3
 8005ebc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ec0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ecc:	ee07 3a90 	vmov	s15, r3
 8005ed0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005ed4:	ed97 6a01 	vldr	s12, [r7, #4]
 8005ed8:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8005f40 <HAL_RCC_GetSysClockFreq+0x200>
 8005edc:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ee0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005ee4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ee8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ef0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ef4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8005ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8005f30 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005ef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005efa:	0e1b      	lsrs	r3, r3, #24
 8005efc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f00:	3301      	adds	r3, #1
 8005f02:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	ee07 3a90 	vmov	s15, r3
 8005f0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f1a:	ee17 3a90 	vmov	r3, s15
 8005f1e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8005f20:	6a3b      	ldr	r3, [r7, #32]
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	372c      	adds	r7, #44	@ 0x2c
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	46020c00 	.word	0x46020c00
 8005f34:	0800becc 	.word	0x0800becc
 8005f38:	00f42400 	.word	0x00f42400
 8005f3c:	4b742400 	.word	0x4b742400
 8005f40:	46000000 	.word	0x46000000

08005f44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005f48:	f7ff fefa 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	4b07      	ldr	r3, [pc, #28]	@ (8005f6c <HAL_RCC_GetHCLKFreq+0x28>)
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	f003 030f 	and.w	r3, r3, #15
 8005f56:	4906      	ldr	r1, [pc, #24]	@ (8005f70 <HAL_RCC_GetHCLKFreq+0x2c>)
 8005f58:	5ccb      	ldrb	r3, [r1, r3]
 8005f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f5e:	4a05      	ldr	r2, [pc, #20]	@ (8005f74 <HAL_RCC_GetHCLKFreq+0x30>)
 8005f60:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8005f62:	4b04      	ldr	r3, [pc, #16]	@ (8005f74 <HAL_RCC_GetHCLKFreq+0x30>)
 8005f64:	681b      	ldr	r3, [r3, #0]
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	46020c00 	.word	0x46020c00
 8005f70:	0800beb4 	.word	0x0800beb4
 8005f74:	20000000 	.word	0x20000000

08005f78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8005f7c:	f7ff ffe2 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
 8005f80:	4602      	mov	r2, r0
 8005f82:	4b05      	ldr	r3, [pc, #20]	@ (8005f98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f84:	6a1b      	ldr	r3, [r3, #32]
 8005f86:	091b      	lsrs	r3, r3, #4
 8005f88:	f003 0307 	and.w	r3, r3, #7
 8005f8c:	4903      	ldr	r1, [pc, #12]	@ (8005f9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f8e:	5ccb      	ldrb	r3, [r1, r3]
 8005f90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	46020c00 	.word	0x46020c00
 8005f9c:	0800bec4 	.word	0x0800bec4

08005fa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8005fa4:	f7ff ffce 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	4b05      	ldr	r3, [pc, #20]	@ (8005fc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	0a1b      	lsrs	r3, r3, #8
 8005fb0:	f003 0307 	and.w	r3, r3, #7
 8005fb4:	4903      	ldr	r1, [pc, #12]	@ (8005fc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fb6:	5ccb      	ldrb	r3, [r1, r3]
 8005fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	46020c00 	.word	0x46020c00
 8005fc4:	0800bec4 	.word	0x0800bec4

08005fc8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8005fcc:	f7ff ffba 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	4b05      	ldr	r3, [pc, #20]	@ (8005fe8 <HAL_RCC_GetPCLK3Freq+0x20>)
 8005fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd6:	091b      	lsrs	r3, r3, #4
 8005fd8:	f003 0307 	and.w	r3, r3, #7
 8005fdc:	4903      	ldr	r1, [pc, #12]	@ (8005fec <HAL_RCC_GetPCLK3Freq+0x24>)
 8005fde:	5ccb      	ldrb	r3, [r1, r3]
 8005fe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	46020c00 	.word	0x46020c00
 8005fec:	0800bec4 	.word	0x0800bec4

08005ff0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b086      	sub	sp, #24
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005ff8:	4b3e      	ldr	r3, [pc, #248]	@ (80060f4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ffe:	f003 0304 	and.w	r3, r3, #4
 8006002:	2b00      	cmp	r3, #0
 8006004:	d003      	beq.n	800600e <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006006:	f7fe fd07 	bl	8004a18 <HAL_PWREx_GetVoltageRange>
 800600a:	6178      	str	r0, [r7, #20]
 800600c:	e019      	b.n	8006042 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800600e:	4b39      	ldr	r3, [pc, #228]	@ (80060f4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006010:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006014:	4a37      	ldr	r2, [pc, #220]	@ (80060f4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006016:	f043 0304 	orr.w	r3, r3, #4
 800601a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800601e:	4b35      	ldr	r3, [pc, #212]	@ (80060f4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006020:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006024:	f003 0304 	and.w	r3, r3, #4
 8006028:	60fb      	str	r3, [r7, #12]
 800602a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800602c:	f7fe fcf4 	bl	8004a18 <HAL_PWREx_GetVoltageRange>
 8006030:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006032:	4b30      	ldr	r3, [pc, #192]	@ (80060f4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006034:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006038:	4a2e      	ldr	r2, [pc, #184]	@ (80060f4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800603a:	f023 0304 	bic.w	r3, r3, #4
 800603e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006048:	d003      	beq.n	8006052 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006050:	d109      	bne.n	8006066 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006058:	d202      	bcs.n	8006060 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800605a:	2301      	movs	r3, #1
 800605c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800605e:	e033      	b.n	80060c8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8006060:	2300      	movs	r3, #0
 8006062:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006064:	e030      	b.n	80060c8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800606c:	d208      	bcs.n	8006080 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006074:	d102      	bne.n	800607c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8006076:	2303      	movs	r3, #3
 8006078:	613b      	str	r3, [r7, #16]
 800607a:	e025      	b.n	80060c8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e035      	b.n	80060ec <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006086:	d90f      	bls.n	80060a8 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d109      	bne.n	80060a2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006094:	d902      	bls.n	800609c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8006096:	2300      	movs	r3, #0
 8006098:	613b      	str	r3, [r7, #16]
 800609a:	e015      	b.n	80060c8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800609c:	2301      	movs	r3, #1
 800609e:	613b      	str	r3, [r7, #16]
 80060a0:	e012      	b.n	80060c8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80060a2:	2300      	movs	r3, #0
 80060a4:	613b      	str	r3, [r7, #16]
 80060a6:	e00f      	b.n	80060c8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060ae:	d109      	bne.n	80060c4 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b6:	d102      	bne.n	80060be <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80060b8:	2301      	movs	r3, #1
 80060ba:	613b      	str	r3, [r7, #16]
 80060bc:	e004      	b.n	80060c8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80060be:	2302      	movs	r3, #2
 80060c0:	613b      	str	r3, [r7, #16]
 80060c2:	e001      	b.n	80060c8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80060c4:	2301      	movs	r3, #1
 80060c6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80060c8:	4b0b      	ldr	r3, [pc, #44]	@ (80060f8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f023 020f 	bic.w	r2, r3, #15
 80060d0:	4909      	ldr	r1, [pc, #36]	@ (80060f8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80060d8:	4b07      	ldr	r3, [pc, #28]	@ (80060f8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 030f 	and.w	r3, r3, #15
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d001      	beq.n	80060ea <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e000      	b.n	80060ec <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3718      	adds	r7, #24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	46020c00 	.word	0x46020c00
 80060f8:	40022000 	.word	0x40022000

080060fc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80060fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006100:	b0b8      	sub	sp, #224	@ 0xe0
 8006102:	af00      	add	r7, sp, #0
 8006104:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006108:	2300      	movs	r3, #0
 800610a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800610e:	2300      	movs	r3, #0
 8006110:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006114:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611c:	f002 0401 	and.w	r4, r2, #1
 8006120:	2500      	movs	r5, #0
 8006122:	ea54 0305 	orrs.w	r3, r4, r5
 8006126:	d00b      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8006128:	4bca      	ldr	r3, [pc, #808]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800612a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800612e:	f023 0103 	bic.w	r1, r3, #3
 8006132:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006138:	4ac6      	ldr	r2, [pc, #792]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800613a:	430b      	orrs	r3, r1
 800613c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006140:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006148:	f002 0802 	and.w	r8, r2, #2
 800614c:	f04f 0900 	mov.w	r9, #0
 8006150:	ea58 0309 	orrs.w	r3, r8, r9
 8006154:	d00b      	beq.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8006156:	4bbf      	ldr	r3, [pc, #764]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800615c:	f023 010c 	bic.w	r1, r3, #12
 8006160:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006166:	4abb      	ldr	r2, [pc, #748]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006168:	430b      	orrs	r3, r1
 800616a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800616e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006176:	f002 0a04 	and.w	sl, r2, #4
 800617a:	f04f 0b00 	mov.w	fp, #0
 800617e:	ea5a 030b 	orrs.w	r3, sl, fp
 8006182:	d00b      	beq.n	800619c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006184:	4bb3      	ldr	r3, [pc, #716]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800618a:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800618e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006194:	4aaf      	ldr	r2, [pc, #700]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006196:	430b      	orrs	r3, r1
 8006198:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800619c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80061a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a4:	f002 0308 	and.w	r3, r2, #8
 80061a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80061ac:	2300      	movs	r3, #0
 80061ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80061b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80061b6:	460b      	mov	r3, r1
 80061b8:	4313      	orrs	r3, r2
 80061ba:	d00b      	beq.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80061bc:	4ba5      	ldr	r3, [pc, #660]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80061be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80061c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80061ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061cc:	4aa1      	ldr	r2, [pc, #644]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80061ce:	430b      	orrs	r3, r1
 80061d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80061d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80061d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061dc:	f002 0310 	and.w	r3, r2, #16
 80061e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061e4:	2300      	movs	r3, #0
 80061e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80061ea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80061ee:	460b      	mov	r3, r1
 80061f0:	4313      	orrs	r3, r2
 80061f2:	d00b      	beq.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80061f4:	4b97      	ldr	r3, [pc, #604]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80061f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80061fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006204:	4a93      	ldr	r2, [pc, #588]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006206:	430b      	orrs	r3, r1
 8006208:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800620c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006214:	f002 0320 	and.w	r3, r2, #32
 8006218:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800621c:	2300      	movs	r3, #0
 800621e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006222:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006226:	460b      	mov	r3, r1
 8006228:	4313      	orrs	r3, r2
 800622a:	d00b      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800622c:	4b89      	ldr	r3, [pc, #548]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800622e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006232:	f023 0107 	bic.w	r1, r3, #7
 8006236:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800623a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800623c:	4a85      	ldr	r2, [pc, #532]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800623e:	430b      	orrs	r3, r1
 8006240:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006244:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006250:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006254:	2300      	movs	r3, #0
 8006256:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800625a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800625e:	460b      	mov	r3, r1
 8006260:	4313      	orrs	r3, r2
 8006262:	d00b      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006264:	4b7b      	ldr	r3, [pc, #492]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006266:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800626a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800626e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006272:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006274:	4a77      	ldr	r2, [pc, #476]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006276:	430b      	orrs	r3, r1
 8006278:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800627c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006284:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006288:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800628c:	2300      	movs	r3, #0
 800628e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006292:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006296:	460b      	mov	r3, r1
 8006298:	4313      	orrs	r3, r2
 800629a:	d00b      	beq.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800629c:	4b6d      	ldr	r3, [pc, #436]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800629e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80062a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80062a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062ac:	4a69      	ldr	r2, [pc, #420]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80062ae:	430b      	orrs	r3, r1
 80062b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80062b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062bc:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80062c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80062c4:	2300      	movs	r3, #0
 80062c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80062ca:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80062ce:	460b      	mov	r3, r1
 80062d0:	4313      	orrs	r3, r2
 80062d2:	d00b      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80062d4:	4b5f      	ldr	r3, [pc, #380]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80062d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80062da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80062de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e4:	4a5b      	ldr	r2, [pc, #364]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80062e6:	430b      	orrs	r3, r1
 80062e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80062ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80062f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062fc:	2300      	movs	r3, #0
 80062fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006302:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006306:	460b      	mov	r3, r1
 8006308:	4313      	orrs	r3, r2
 800630a:	d00b      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800630c:	4b51      	ldr	r3, [pc, #324]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800630e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006312:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8006316:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800631a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800631c:	4a4d      	ldr	r2, [pc, #308]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800631e:	430b      	orrs	r3, r1
 8006320:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006324:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006330:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006334:	2300      	movs	r3, #0
 8006336:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800633a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800633e:	460b      	mov	r3, r1
 8006340:	4313      	orrs	r3, r2
 8006342:	d00b      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006344:	4b43      	ldr	r3, [pc, #268]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006346:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800634a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800634e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006352:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006354:	4a3f      	ldr	r2, [pc, #252]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006356:	430b      	orrs	r3, r1
 8006358:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800635c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006364:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006368:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800636c:	2300      	movs	r3, #0
 800636e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006372:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006376:	460b      	mov	r3, r1
 8006378:	4313      	orrs	r3, r2
 800637a:	d00b      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800637c:	4b35      	ldr	r3, [pc, #212]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800637e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006382:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006386:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800638a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800638c:	4a31      	ldr	r2, [pc, #196]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800638e:	430b      	orrs	r3, r1
 8006390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8006394:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80063a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80063a2:	2300      	movs	r3, #0
 80063a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80063a6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80063aa:	460b      	mov	r3, r1
 80063ac:	4313      	orrs	r3, r2
 80063ae:	d00c      	beq.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80063b0:	4b28      	ldr	r3, [pc, #160]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80063b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80063b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80063ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80063be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063c2:	4a24      	ldr	r2, [pc, #144]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80063c4:	430b      	orrs	r3, r1
 80063c6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80063ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80063ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80063d6:	673b      	str	r3, [r7, #112]	@ 0x70
 80063d8:	2300      	movs	r3, #0
 80063da:	677b      	str	r3, [r7, #116]	@ 0x74
 80063dc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80063e0:	460b      	mov	r3, r1
 80063e2:	4313      	orrs	r3, r2
 80063e4:	d04f      	beq.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80063e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80063ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063ee:	2b80      	cmp	r3, #128	@ 0x80
 80063f0:	d02d      	beq.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x352>
 80063f2:	2b80      	cmp	r3, #128	@ 0x80
 80063f4:	d827      	bhi.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80063f6:	2b60      	cmp	r3, #96	@ 0x60
 80063f8:	d02e      	beq.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80063fa:	2b60      	cmp	r3, #96	@ 0x60
 80063fc:	d823      	bhi.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80063fe:	2b40      	cmp	r3, #64	@ 0x40
 8006400:	d006      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8006402:	2b40      	cmp	r3, #64	@ 0x40
 8006404:	d81f      	bhi.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006406:	2b00      	cmp	r3, #0
 8006408:	d009      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x322>
 800640a:	2b20      	cmp	r3, #32
 800640c:	d011      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800640e:	e01a      	b.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006410:	4b10      	ldr	r3, [pc, #64]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006414:	4a0f      	ldr	r2, [pc, #60]	@ (8006454 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006416:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800641a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800641c:	e01d      	b.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800641e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006422:	3308      	adds	r3, #8
 8006424:	4618      	mov	r0, r3
 8006426:	f002 f9d1 	bl	80087cc <RCCEx_PLL2_Config>
 800642a:	4603      	mov	r3, r0
 800642c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006430:	e013      	b.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006432:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006436:	332c      	adds	r3, #44	@ 0x2c
 8006438:	4618      	mov	r0, r3
 800643a:	f002 fa5f 	bl	80088fc <RCCEx_PLL3_Config>
 800643e:	4603      	mov	r3, r0
 8006440:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006444:	e009      	b.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800644c:	e005      	b.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 800644e:	bf00      	nop
 8006450:	e003      	b.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8006452:	bf00      	nop
 8006454:	46020c00 	.word	0x46020c00
        break;
 8006458:	bf00      	nop
    }

    if (ret == HAL_OK)
 800645a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10d      	bne.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8006462:	4bb6      	ldr	r3, [pc, #728]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006464:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006468:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 800646c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006474:	4ab1      	ldr	r2, [pc, #708]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006476:	430b      	orrs	r3, r1
 8006478:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800647c:	e003      	b.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800647e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006482:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006486:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800648a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006492:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006494:	2300      	movs	r3, #0
 8006496:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006498:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800649c:	460b      	mov	r3, r1
 800649e:	4313      	orrs	r3, r2
 80064a0:	d053      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80064a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80064a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064ae:	d033      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80064b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064b4:	d82c      	bhi.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80064b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064ba:	d02f      	beq.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x420>
 80064bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064c0:	d826      	bhi.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80064c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064c6:	d008      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80064c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064cc:	d820      	bhi.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00a      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80064d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064d6:	d011      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x400>
 80064d8:	e01a      	b.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80064da:	4b98      	ldr	r3, [pc, #608]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80064dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064de:	4a97      	ldr	r2, [pc, #604]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80064e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064e4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80064e6:	e01a      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80064e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80064ec:	3308      	adds	r3, #8
 80064ee:	4618      	mov	r0, r3
 80064f0:	f002 f96c 	bl	80087cc <RCCEx_PLL2_Config>
 80064f4:	4603      	mov	r3, r0
 80064f6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 80064fa:	e010      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80064fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006500:	332c      	adds	r3, #44	@ 0x2c
 8006502:	4618      	mov	r0, r3
 8006504:	f002 f9fa 	bl	80088fc <RCCEx_PLL3_Config>
 8006508:	4603      	mov	r3, r0
 800650a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 800650e:	e006      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006516:	e002      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8006518:	bf00      	nop
 800651a:	e000      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 800651c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800651e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006522:	2b00      	cmp	r3, #0
 8006524:	d10d      	bne.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8006526:	4b85      	ldr	r3, [pc, #532]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006528:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800652c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006530:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006534:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006538:	4a80      	ldr	r2, [pc, #512]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800653a:	430b      	orrs	r3, r1
 800653c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006540:	e003      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006542:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006546:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800654a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800654e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006552:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006556:	663b      	str	r3, [r7, #96]	@ 0x60
 8006558:	2300      	movs	r3, #0
 800655a:	667b      	str	r3, [r7, #100]	@ 0x64
 800655c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006560:	460b      	mov	r3, r1
 8006562:	4313      	orrs	r3, r2
 8006564:	d046      	beq.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006566:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800656a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800656e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006572:	d028      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006574:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006578:	d821      	bhi.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800657a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800657e:	d022      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006580:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006584:	d81b      	bhi.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8006586:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800658a:	d01c      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800658c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006590:	d815      	bhi.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8006592:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006596:	d008      	beq.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8006598:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800659c:	d80f      	bhi.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d011      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80065a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065a6:	d00e      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80065a8:	e009      	b.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80065aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80065ae:	3308      	adds	r3, #8
 80065b0:	4618      	mov	r0, r3
 80065b2:	f002 f90b 	bl	80087cc <RCCEx_PLL2_Config>
 80065b6:	4603      	mov	r3, r0
 80065b8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80065bc:	e004      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80065c4:	e000      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 80065c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065c8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d10d      	bne.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80065d0:	4b5a      	ldr	r3, [pc, #360]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80065d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80065d6:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80065da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80065de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80065e2:	4a56      	ldr	r2, [pc, #344]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80065e4:	430b      	orrs	r3, r1
 80065e6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80065ea:	e003      	b.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ec:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80065f0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80065f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80065f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065fc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006600:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006602:	2300      	movs	r3, #0
 8006604:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006606:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800660a:	460b      	mov	r3, r1
 800660c:	4313      	orrs	r3, r2
 800660e:	d03f      	beq.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8006610:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006618:	2b04      	cmp	r3, #4
 800661a:	d81e      	bhi.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x55e>
 800661c:	a201      	add	r2, pc, #4	@ (adr r2, 8006624 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 800661e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006622:	bf00      	nop
 8006624:	08006663 	.word	0x08006663
 8006628:	08006639 	.word	0x08006639
 800662c:	08006647 	.word	0x08006647
 8006630:	08006663 	.word	0x08006663
 8006634:	08006663 	.word	0x08006663
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006638:	4b40      	ldr	r3, [pc, #256]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800663a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800663c:	4a3f      	ldr	r2, [pc, #252]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800663e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006642:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006644:	e00e      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006646:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800664a:	332c      	adds	r3, #44	@ 0x2c
 800664c:	4618      	mov	r0, r3
 800664e:	f002 f955 	bl	80088fc <RCCEx_PLL3_Config>
 8006652:	4603      	mov	r3, r0
 8006654:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006658:	e004      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006660:	e000      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8006662:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006664:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006668:	2b00      	cmp	r3, #0
 800666a:	d10d      	bne.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 800666c:	4b33      	ldr	r3, [pc, #204]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800666e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006672:	f023 0107 	bic.w	r1, r3, #7
 8006676:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800667a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800667e:	4a2f      	ldr	r2, [pc, #188]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006680:	430b      	orrs	r3, r1
 8006682:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006686:	e003      	b.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006688:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800668c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006690:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006698:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800669c:	653b      	str	r3, [r7, #80]	@ 0x50
 800669e:	2300      	movs	r3, #0
 80066a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80066a2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80066a6:	460b      	mov	r3, r1
 80066a8:	4313      	orrs	r3, r2
 80066aa:	d04d      	beq.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80066ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80066b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80066b8:	d028      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x610>
 80066ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80066be:	d821      	bhi.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80066c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80066c4:	d024      	beq.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x614>
 80066c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80066ca:	d81b      	bhi.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80066cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066d0:	d00e      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 80066d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066d6:	d815      	bhi.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d01b      	beq.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x618>
 80066dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066e0:	d110      	bne.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80066e2:	4b16      	ldr	r3, [pc, #88]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80066e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e6:	4a15      	ldr	r2, [pc, #84]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80066e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066ec:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80066ee:	e012      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80066f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80066f4:	332c      	adds	r3, #44	@ 0x2c
 80066f6:	4618      	mov	r0, r3
 80066f8:	f002 f900 	bl	80088fc <RCCEx_PLL3_Config>
 80066fc:	4603      	mov	r3, r0
 80066fe:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006702:	e008      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800670a:	e004      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 800670c:	bf00      	nop
 800670e:	e002      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8006710:	bf00      	nop
 8006712:	e000      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8006714:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006716:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800671a:	2b00      	cmp	r3, #0
 800671c:	d110      	bne.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800671e:	4b07      	ldr	r3, [pc, #28]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006720:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006724:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006728:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800672c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006730:	4a02      	ldr	r2, [pc, #8]	@ (800673c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8006732:	430b      	orrs	r3, r1
 8006734:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006738:	e006      	b.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800673a:	bf00      	nop
 800673c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006740:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006744:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006748:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800674c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006750:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006754:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006756:	2300      	movs	r3, #0
 8006758:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800675a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800675e:	460b      	mov	r3, r1
 8006760:	4313      	orrs	r3, r2
 8006762:	f000 80b5 	beq.w	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006766:	2300      	movs	r3, #0
 8006768:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800676c:	4b9d      	ldr	r3, [pc, #628]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800676e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006772:	f003 0304 	and.w	r3, r3, #4
 8006776:	2b00      	cmp	r3, #0
 8006778:	d113      	bne.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800677a:	4b9a      	ldr	r3, [pc, #616]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800677c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006780:	4a98      	ldr	r2, [pc, #608]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006782:	f043 0304 	orr.w	r3, r3, #4
 8006786:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800678a:	4b96      	ldr	r3, [pc, #600]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800678c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006790:	f003 0304 	and.w	r3, r3, #4
 8006794:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006798:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 800679c:	2301      	movs	r3, #1
 800679e:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80067a2:	4b91      	ldr	r3, [pc, #580]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80067a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a6:	4a90      	ldr	r2, [pc, #576]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80067a8:	f043 0301 	orr.w	r3, r3, #1
 80067ac:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067ae:	f7fb facf 	bl	8001d50 <HAL_GetTick>
 80067b2:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80067b6:	e00b      	b.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067b8:	f7fb faca 	bl	8001d50 <HAL_GetTick>
 80067bc:	4602      	mov	r2, r0
 80067be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d903      	bls.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80067ce:	e005      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80067d0:	4b85      	ldr	r3, [pc, #532]	@ (80069e8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80067d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d4:	f003 0301 	and.w	r3, r3, #1
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d0ed      	beq.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 80067dc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d165      	bne.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80067e4:	4b7f      	ldr	r3, [pc, #508]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80067e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80067f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d023      	beq.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x746>
 80067fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80067fe:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8006802:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006806:	4293      	cmp	r3, r2
 8006808:	d01b      	beq.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800680a:	4b76      	ldr	r3, [pc, #472]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800680c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006810:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006814:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006818:	4b72      	ldr	r3, [pc, #456]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800681a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800681e:	4a71      	ldr	r2, [pc, #452]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006824:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006828:	4b6e      	ldr	r3, [pc, #440]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800682a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800682e:	4a6d      	ldr	r2, [pc, #436]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006830:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006834:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006838:	4a6a      	ldr	r2, [pc, #424]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800683a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800683e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b00      	cmp	r3, #0
 800684c:	d019      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800684e:	f7fb fa7f 	bl	8001d50 <HAL_GetTick>
 8006852:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006856:	e00d      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006858:	f7fb fa7a 	bl	8001d50 <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006862:	1ad2      	subs	r2, r2, r3
 8006864:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006868:	429a      	cmp	r2, r3
 800686a:	d903      	bls.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8006872:	e006      	b.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006874:	4b5b      	ldr	r3, [pc, #364]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006876:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800687a:	f003 0302 	and.w	r3, r3, #2
 800687e:	2b00      	cmp	r3, #0
 8006880:	d0ea      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8006882:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006886:	2b00      	cmp	r3, #0
 8006888:	d10d      	bne.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800688a:	4b56      	ldr	r3, [pc, #344]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800688c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006890:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006894:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006898:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800689c:	4a51      	ldr	r2, [pc, #324]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800689e:	430b      	orrs	r3, r1
 80068a0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80068a4:	e008      	b.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80068a6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80068aa:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 80068ae:	e003      	b.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068b0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80068b4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80068b8:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d107      	bne.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068c0:	4b48      	ldr	r3, [pc, #288]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80068c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068c6:	4a47      	ldr	r2, [pc, #284]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80068c8:	f023 0304 	bic.w	r3, r3, #4
 80068cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80068d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80068d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80068dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80068de:	2300      	movs	r3, #0
 80068e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80068e2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80068e6:	460b      	mov	r3, r1
 80068e8:	4313      	orrs	r3, r2
 80068ea:	d042      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80068ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80068f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068f4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80068f8:	d022      	beq.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0x844>
 80068fa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80068fe:	d81b      	bhi.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8006900:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006904:	d011      	beq.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8006906:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800690a:	d815      	bhi.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800690c:	2b00      	cmp	r3, #0
 800690e:	d019      	beq.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8006910:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006914:	d110      	bne.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006916:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800691a:	3308      	adds	r3, #8
 800691c:	4618      	mov	r0, r3
 800691e:	f001 ff55 	bl	80087cc <RCCEx_PLL2_Config>
 8006922:	4603      	mov	r3, r0
 8006924:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006928:	e00d      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800692a:	4b2e      	ldr	r3, [pc, #184]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800692c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692e:	4a2d      	ldr	r2, [pc, #180]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006934:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006936:	e006      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800693e:	e002      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8006940:	bf00      	nop
 8006942:	e000      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8006944:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006946:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800694a:	2b00      	cmp	r3, #0
 800694c:	d10d      	bne.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800694e:	4b25      	ldr	r3, [pc, #148]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006954:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006958:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800695c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006960:	4a20      	ldr	r2, [pc, #128]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006962:	430b      	orrs	r3, r1
 8006964:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006968:	e003      	b.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800696a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800696e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006972:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800697a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800697e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006980:	2300      	movs	r3, #0
 8006982:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006984:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006988:	460b      	mov	r3, r1
 800698a:	4313      	orrs	r3, r2
 800698c:	d032      	beq.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800698e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006992:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006996:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800699a:	d00b      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800699c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069a0:	d804      	bhi.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d008      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80069a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069aa:	d007      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80069b2:	e004      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 80069b4:	bf00      	nop
 80069b6:	e002      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 80069b8:	bf00      	nop
 80069ba:	e000      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 80069bc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80069be:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d112      	bne.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80069c6:	4b07      	ldr	r3, [pc, #28]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80069c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069cc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80069d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80069d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069d8:	4a02      	ldr	r2, [pc, #8]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80069da:	430b      	orrs	r3, r1
 80069dc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80069e0:	e008      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 80069e2:	bf00      	nop
 80069e4:	46020c00 	.word	0x46020c00
 80069e8:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069ec:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80069f0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80069f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80069f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069fc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006a00:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a02:	2300      	movs	r3, #0
 8006a04:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a06:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006a0a:	460b      	mov	r3, r1
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	d019      	beq.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8006a10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006a18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a1c:	d105      	bne.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006a1e:	4b88      	ldr	r3, [pc, #544]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a22:	4a87      	ldr	r2, [pc, #540]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a28:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8006a2a:	4b85      	ldr	r3, [pc, #532]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006a2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006a30:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006a34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a38:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006a3c:	4a80      	ldr	r2, [pc, #512]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006a3e:	430b      	orrs	r3, r1
 8006a40:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006a44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a4c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006a50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a52:	2300      	movs	r3, #0
 8006a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a56:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	d00c      	beq.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006a60:	4b77      	ldr	r3, [pc, #476]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a6e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006a72:	4973      	ldr	r1, [pc, #460]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006a74:	4313      	orrs	r3, r2
 8006a76:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006a7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a82:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006a86:	623b      	str	r3, [r7, #32]
 8006a88:	2300      	movs	r3, #0
 8006a8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a8c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006a90:	460b      	mov	r3, r1
 8006a92:	4313      	orrs	r3, r2
 8006a94:	d00c      	beq.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006a96:	4b6a      	ldr	r3, [pc, #424]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006a98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a9c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006aa0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006aa4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006aa8:	4965      	ldr	r1, [pc, #404]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006ab0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006abc:	61bb      	str	r3, [r7, #24]
 8006abe:	2300      	movs	r3, #0
 8006ac0:	61fb      	str	r3, [r7, #28]
 8006ac2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	d00c      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006acc:	4b5c      	ldr	r3, [pc, #368]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006ace:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ad2:	f023 0218 	bic.w	r2, r3, #24
 8006ad6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ada:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006ade:	4958      	ldr	r1, [pc, #352]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006ae6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aee:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006af2:	613b      	str	r3, [r7, #16]
 8006af4:	2300      	movs	r3, #0
 8006af6:	617b      	str	r3, [r7, #20]
 8006af8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006afc:	460b      	mov	r3, r1
 8006afe:	4313      	orrs	r3, r2
 8006b00:	d032      	beq.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8006b02:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b06:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006b0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b0e:	d105      	bne.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b10:	4b4b      	ldr	r3, [pc, #300]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b14:	4a4a      	ldr	r2, [pc, #296]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006b16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b1a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8006b1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b20:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006b24:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006b28:	d108      	bne.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b2a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b2e:	3308      	adds	r3, #8
 8006b30:	4618      	mov	r0, r3
 8006b32:	f001 fe4b 	bl	80087cc <RCCEx_PLL2_Config>
 8006b36:	4603      	mov	r3, r0
 8006b38:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8006b3c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d10d      	bne.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006b44:	4b3e      	ldr	r3, [pc, #248]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006b46:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006b56:	493a      	ldr	r1, [pc, #232]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006b5e:	e003      	b.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b60:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006b64:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8006b68:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b70:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006b74:	60bb      	str	r3, [r7, #8]
 8006b76:	2300      	movs	r3, #0
 8006b78:	60fb      	str	r3, [r7, #12]
 8006b7a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006b7e:	460b      	mov	r3, r1
 8006b80:	4313      	orrs	r3, r2
 8006b82:	d03a      	beq.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8006b84:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b90:	d00e      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8006b92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b96:	d815      	bhi.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d017      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8006b9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ba0:	d110      	bne.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ba2:	4b27      	ldr	r3, [pc, #156]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ba6:	4a26      	ldr	r2, [pc, #152]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006ba8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bac:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006bae:	e00e      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006bb0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006bb4:	3308      	adds	r3, #8
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f001 fe08 	bl	80087cc <RCCEx_PLL2_Config>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006bc2:	e004      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8006bca:	e000      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8006bcc:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006bce:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d10d      	bne.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8006bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006bdc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006be0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006be8:	4915      	ldr	r1, [pc, #84]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006bea:	4313      	orrs	r3, r2
 8006bec:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006bf0:	e003      	b.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bf2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8006bf6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8006bfa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c02:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006c06:	603b      	str	r3, [r7, #0]
 8006c08:	2300      	movs	r3, #0
 8006c0a:	607b      	str	r3, [r7, #4]
 8006c0c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006c10:	460b      	mov	r3, r1
 8006c12:	4313      	orrs	r3, r2
 8006c14:	d00c      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8006c16:	4b0a      	ldr	r3, [pc, #40]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006c18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c1c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006c20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006c24:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c28:	4905      	ldr	r1, [pc, #20]	@ (8006c40 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8006c30:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	37e0      	adds	r7, #224	@ 0xe0
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c3e:	bf00      	nop
 8006c40:	46020c00 	.word	0x46020c00

08006c44 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b089      	sub	sp, #36	@ 0x24
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006c4c:	4ba6      	ldr	r3, [pc, #664]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c54:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006c56:	4ba4      	ldr	r3, [pc, #656]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006c60:	4ba1      	ldr	r3, [pc, #644]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c64:	0a1b      	lsrs	r3, r3, #8
 8006c66:	f003 030f 	and.w	r3, r3, #15
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006c6e:	4b9e      	ldr	r3, [pc, #632]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c72:	091b      	lsrs	r3, r3, #4
 8006c74:	f003 0301 	and.w	r3, r3, #1
 8006c78:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006c7a:	4b9b      	ldr	r3, [pc, #620]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7e:	08db      	lsrs	r3, r3, #3
 8006c80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	fb02 f303 	mul.w	r3, r2, r3
 8006c8a:	ee07 3a90 	vmov	s15, r3
 8006c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c92:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	2b03      	cmp	r3, #3
 8006c9a:	d062      	beq.n	8006d62 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	2b03      	cmp	r3, #3
 8006ca0:	f200 8081 	bhi.w	8006da6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d024      	beq.n	8006cf4 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	2b02      	cmp	r3, #2
 8006cae:	d17a      	bne.n	8006da6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	ee07 3a90 	vmov	s15, r3
 8006cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cba:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006eec <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cc2:	4b89      	ldr	r3, [pc, #548]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cca:	ee07 3a90 	vmov	s15, r3
 8006cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006cd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006cd6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ce2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006cf2:	e08f      	b.n	8006e14 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d005      	beq.n	8006d0c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006d00:	4b79      	ldr	r3, [pc, #484]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	0f1b      	lsrs	r3, r3, #28
 8006d06:	f003 030f 	and.w	r3, r3, #15
 8006d0a:	e006      	b.n	8006d1a <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8006d0c:	4b76      	ldr	r3, [pc, #472]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006d0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d12:	041b      	lsls	r3, r3, #16
 8006d14:	0f1b      	lsrs	r3, r3, #28
 8006d16:	f003 030f 	and.w	r3, r3, #15
 8006d1a:	4a76      	ldr	r2, [pc, #472]	@ (8006ef4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8006d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d20:	ee07 3a90 	vmov	s15, r3
 8006d24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	ee07 3a90 	vmov	s15, r3
 8006d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	ee07 3a90 	vmov	s15, r3
 8006d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d40:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d44:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006d48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d54:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006d58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d5c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006d60:	e058      	b.n	8006e14 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	ee07 3a90 	vmov	s15, r3
 8006d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d6c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006eec <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8006d70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d74:	4b5c      	ldr	r3, [pc, #368]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006d76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d7c:	ee07 3a90 	vmov	s15, r3
 8006d80:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d84:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d88:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006d8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006d90:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d98:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006d9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006da0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006da4:	e036      	b.n	8006e14 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006da6:	4b50      	ldr	r3, [pc, #320]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d005      	beq.n	8006dbe <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8006db2:	4b4d      	ldr	r3, [pc, #308]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	0f1b      	lsrs	r3, r3, #28
 8006db8:	f003 030f 	and.w	r3, r3, #15
 8006dbc:	e006      	b.n	8006dcc <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8006dbe:	4b4a      	ldr	r3, [pc, #296]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006dc0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006dc4:	041b      	lsls	r3, r3, #16
 8006dc6:	0f1b      	lsrs	r3, r3, #28
 8006dc8:	f003 030f 	and.w	r3, r3, #15
 8006dcc:	4a49      	ldr	r2, [pc, #292]	@ (8006ef4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8006dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dd2:	ee07 3a90 	vmov	s15, r3
 8006dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	ee07 3a90 	vmov	s15, r3
 8006de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006de4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	ee07 3a90 	vmov	s15, r3
 8006dee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006df2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006df6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006dfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e06:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e0e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e12:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006e14:	4b34      	ldr	r3, [pc, #208]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d017      	beq.n	8006e50 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e20:	4b31      	ldr	r3, [pc, #196]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e24:	0a5b      	lsrs	r3, r3, #9
 8006e26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e2a:	ee07 3a90 	vmov	s15, r3
 8006e2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8006e32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e36:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e46:	ee17 2a90 	vmov	r2, s15
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	601a      	str	r2, [r3, #0]
 8006e4e:	e002      	b.n	8006e56 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006e56:	4b24      	ldr	r3, [pc, #144]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d017      	beq.n	8006e92 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e62:	4b21      	ldr	r3, [pc, #132]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006e64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e66:	0c1b      	lsrs	r3, r3, #16
 8006e68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e6c:	ee07 3a90 	vmov	s15, r3
 8006e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006e74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e78:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e88:	ee17 2a90 	vmov	r2, s15
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	605a      	str	r2, [r3, #4]
 8006e90:	e002      	b.n	8006e98 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2200      	movs	r2, #0
 8006e96:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006e98:	4b13      	ldr	r3, [pc, #76]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d017      	beq.n	8006ed4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006ea4:	4b10      	ldr	r3, [pc, #64]	@ (8006ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea8:	0e1b      	lsrs	r3, r3, #24
 8006eaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006eae:	ee07 3a90 	vmov	s15, r3
 8006eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8006eb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006eba:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006ebe:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006eca:	ee17 2a90 	vmov	r2, s15
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006ed2:	e002      	b.n	8006eda <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	609a      	str	r2, [r3, #8]
}
 8006eda:	bf00      	nop
 8006edc:	3724      	adds	r7, #36	@ 0x24
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	46020c00 	.word	0x46020c00
 8006eec:	4b742400 	.word	0x4b742400
 8006ef0:	46000000 	.word	0x46000000
 8006ef4:	0800becc 	.word	0x0800becc

08006ef8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b089      	sub	sp, #36	@ 0x24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006f00:	4ba6      	ldr	r3, [pc, #664]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f08:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006f0a:	4ba4      	ldr	r3, [pc, #656]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f0e:	f003 0303 	and.w	r3, r3, #3
 8006f12:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8006f14:	4ba1      	ldr	r3, [pc, #644]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f18:	0a1b      	lsrs	r3, r3, #8
 8006f1a:	f003 030f 	and.w	r3, r3, #15
 8006f1e:	3301      	adds	r3, #1
 8006f20:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006f22:	4b9e      	ldr	r3, [pc, #632]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f26:	091b      	lsrs	r3, r3, #4
 8006f28:	f003 0301 	and.w	r3, r3, #1
 8006f2c:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006f2e:	4b9b      	ldr	r3, [pc, #620]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f32:	08db      	lsrs	r3, r3, #3
 8006f34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f38:	68fa      	ldr	r2, [r7, #12]
 8006f3a:	fb02 f303 	mul.w	r3, r2, r3
 8006f3e:	ee07 3a90 	vmov	s15, r3
 8006f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f46:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	2b03      	cmp	r3, #3
 8006f4e:	d062      	beq.n	8007016 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	2b03      	cmp	r3, #3
 8006f54:	f200 8081 	bhi.w	800705a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d024      	beq.n	8006fa8 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	2b02      	cmp	r3, #2
 8006f62:	d17a      	bne.n	800705a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	ee07 3a90 	vmov	s15, r3
 8006f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f6e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80071a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f76:	4b89      	ldr	r3, [pc, #548]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f7e:	ee07 3a90 	vmov	s15, r3
 8006f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f86:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f8a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80071a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fa2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006fa6:	e08f      	b.n	80070c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006fa8:	4b7c      	ldr	r3, [pc, #496]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d005      	beq.n	8006fc0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006fb4:	4b79      	ldr	r3, [pc, #484]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	0f1b      	lsrs	r3, r3, #28
 8006fba:	f003 030f 	and.w	r3, r3, #15
 8006fbe:	e006      	b.n	8006fce <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8006fc0:	4b76      	ldr	r3, [pc, #472]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006fc2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006fc6:	041b      	lsls	r3, r3, #16
 8006fc8:	0f1b      	lsrs	r3, r3, #28
 8006fca:	f003 030f 	and.w	r3, r3, #15
 8006fce:	4a76      	ldr	r2, [pc, #472]	@ (80071a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fd4:	ee07 3a90 	vmov	s15, r3
 8006fd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	ee07 3a90 	vmov	s15, r3
 8006fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	ee07 3a90 	vmov	s15, r3
 8006ff0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ff4:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ff8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80071a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006ffc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007000:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007004:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007008:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800700c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007010:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007014:	e058      	b.n	80070c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	ee07 3a90 	vmov	s15, r3
 800701c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007020:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80071a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8007024:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007028:	4b5c      	ldr	r3, [pc, #368]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800702a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007030:	ee07 3a90 	vmov	s15, r3
 8007034:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007038:	ed97 6a02 	vldr	s12, [r7, #8]
 800703c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80071a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007040:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007044:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007048:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800704c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007054:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007058:	e036      	b.n	80070c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800705a:	4b50      	ldr	r3, [pc, #320]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d005      	beq.n	8007072 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8007066:	4b4d      	ldr	r3, [pc, #308]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	0f1b      	lsrs	r3, r3, #28
 800706c:	f003 030f 	and.w	r3, r3, #15
 8007070:	e006      	b.n	8007080 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8007072:	4b4a      	ldr	r3, [pc, #296]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007074:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007078:	041b      	lsls	r3, r3, #16
 800707a:	0f1b      	lsrs	r3, r3, #28
 800707c:	f003 030f 	and.w	r3, r3, #15
 8007080:	4a49      	ldr	r2, [pc, #292]	@ (80071a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8007082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007086:	ee07 3a90 	vmov	s15, r3
 800708a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	ee07 3a90 	vmov	s15, r3
 8007094:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007098:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	ee07 3a90 	vmov	s15, r3
 80070a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80070aa:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80071a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80070ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80070be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80070c6:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80070c8:	4b34      	ldr	r3, [pc, #208]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80070ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d017      	beq.n	8007104 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80070d4:	4b31      	ldr	r3, [pc, #196]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80070d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070d8:	0a5b      	lsrs	r3, r3, #9
 80070da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070de:	ee07 3a90 	vmov	s15, r3
 80070e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80070e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070ea:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80070ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80070f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070fa:	ee17 2a90 	vmov	r2, s15
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	601a      	str	r2, [r3, #0]
 8007102:	e002      	b.n	800710a <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2200      	movs	r2, #0
 8007108:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800710a:	4b24      	ldr	r3, [pc, #144]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800710c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800710e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d017      	beq.n	8007146 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007116:	4b21      	ldr	r3, [pc, #132]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800711a:	0c1b      	lsrs	r3, r3, #16
 800711c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007120:	ee07 3a90 	vmov	s15, r3
 8007124:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007128:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800712c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007130:	edd7 6a07 	vldr	s13, [r7, #28]
 8007134:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007138:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800713c:	ee17 2a90 	vmov	r2, s15
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	605a      	str	r2, [r3, #4]
 8007144:	e002      	b.n	800714c <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800714c:	4b13      	ldr	r3, [pc, #76]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800714e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007150:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007154:	2b00      	cmp	r3, #0
 8007156:	d017      	beq.n	8007188 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007158:	4b10      	ldr	r3, [pc, #64]	@ (800719c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800715a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800715c:	0e1b      	lsrs	r3, r3, #24
 800715e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007162:	ee07 3a90 	vmov	s15, r3
 8007166:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800716a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800716e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007172:	edd7 6a07 	vldr	s13, [r7, #28]
 8007176:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800717a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800717e:	ee17 2a90 	vmov	r2, s15
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007186:	e002      	b.n	800718e <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	609a      	str	r2, [r3, #8]
}
 800718e:	bf00      	nop
 8007190:	3724      	adds	r7, #36	@ 0x24
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	46020c00 	.word	0x46020c00
 80071a0:	4b742400 	.word	0x4b742400
 80071a4:	46000000 	.word	0x46000000
 80071a8:	0800becc 	.word	0x0800becc

080071ac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b089      	sub	sp, #36	@ 0x24
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80071b4:	4ba6      	ldr	r3, [pc, #664]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80071b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071bc:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80071be:	4ba4      	ldr	r3, [pc, #656]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80071c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c2:	f003 0303 	and.w	r3, r3, #3
 80071c6:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80071c8:	4ba1      	ldr	r3, [pc, #644]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80071ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071cc:	0a1b      	lsrs	r3, r3, #8
 80071ce:	f003 030f 	and.w	r3, r3, #15
 80071d2:	3301      	adds	r3, #1
 80071d4:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80071d6:	4b9e      	ldr	r3, [pc, #632]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80071d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071da:	091b      	lsrs	r3, r3, #4
 80071dc:	f003 0301 	and.w	r3, r3, #1
 80071e0:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80071e2:	4b9b      	ldr	r3, [pc, #620]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80071e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071e6:	08db      	lsrs	r3, r3, #3
 80071e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80071ec:	68fa      	ldr	r2, [r7, #12]
 80071ee:	fb02 f303 	mul.w	r3, r2, r3
 80071f2:	ee07 3a90 	vmov	s15, r3
 80071f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071fa:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	2b03      	cmp	r3, #3
 8007202:	d062      	beq.n	80072ca <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	2b03      	cmp	r3, #3
 8007208:	f200 8081 	bhi.w	800730e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d024      	beq.n	800725c <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	2b02      	cmp	r3, #2
 8007216:	d17a      	bne.n	800730e <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	ee07 3a90 	vmov	s15, r3
 800721e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007222:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007454 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8007226:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800722a:	4b89      	ldr	r3, [pc, #548]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800722c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800722e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007232:	ee07 3a90 	vmov	s15, r3
 8007236:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800723a:	ed97 6a02 	vldr	s12, [r7, #8]
 800723e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007458 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007242:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007246:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800724a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800724e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007256:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800725a:	e08f      	b.n	800737c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800725c:	4b7c      	ldr	r3, [pc, #496]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d005      	beq.n	8007274 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8007268:	4b79      	ldr	r3, [pc, #484]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	0f1b      	lsrs	r3, r3, #28
 800726e:	f003 030f 	and.w	r3, r3, #15
 8007272:	e006      	b.n	8007282 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8007274:	4b76      	ldr	r3, [pc, #472]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007276:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800727a:	041b      	lsls	r3, r3, #16
 800727c:	0f1b      	lsrs	r3, r3, #28
 800727e:	f003 030f 	and.w	r3, r3, #15
 8007282:	4a76      	ldr	r2, [pc, #472]	@ (800745c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007288:	ee07 3a90 	vmov	s15, r3
 800728c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	ee07 3a90 	vmov	s15, r3
 8007296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800729a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	ee07 3a90 	vmov	s15, r3
 80072a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072a8:	ed97 6a02 	vldr	s12, [r7, #8]
 80072ac:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007458 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80072b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80072c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072c4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072c8:	e058      	b.n	800737c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	ee07 3a90 	vmov	s15, r3
 80072d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072d4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007454 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80072d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072dc:	4b5c      	ldr	r3, [pc, #368]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80072de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072e4:	ee07 3a90 	vmov	s15, r3
 80072e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80072ec:	ed97 6a02 	vldr	s12, [r7, #8]
 80072f0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007458 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80072f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80072f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80072fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007300:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007308:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800730c:	e036      	b.n	800737c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800730e:	4b50      	ldr	r3, [pc, #320]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d005      	beq.n	8007326 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800731a:	4b4d      	ldr	r3, [pc, #308]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	0f1b      	lsrs	r3, r3, #28
 8007320:	f003 030f 	and.w	r3, r3, #15
 8007324:	e006      	b.n	8007334 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8007326:	4b4a      	ldr	r3, [pc, #296]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007328:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800732c:	041b      	lsls	r3, r3, #16
 800732e:	0f1b      	lsrs	r3, r3, #28
 8007330:	f003 030f 	and.w	r3, r3, #15
 8007334:	4a49      	ldr	r2, [pc, #292]	@ (800745c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800733a:	ee07 3a90 	vmov	s15, r3
 800733e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	ee07 3a90 	vmov	s15, r3
 8007348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800734c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	ee07 3a90 	vmov	s15, r3
 8007356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800735a:	ed97 6a02 	vldr	s12, [r7, #8]
 800735e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007458 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800736a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800736e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007376:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800737a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800737c:	4b34      	ldr	r3, [pc, #208]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800737e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007380:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007384:	2b00      	cmp	r3, #0
 8007386:	d017      	beq.n	80073b8 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007388:	4b31      	ldr	r3, [pc, #196]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800738a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800738c:	0a5b      	lsrs	r3, r3, #9
 800738e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007392:	ee07 3a90 	vmov	s15, r3
 8007396:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800739a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800739e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80073a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80073a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073ae:	ee17 2a90 	vmov	r2, s15
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	601a      	str	r2, [r3, #0]
 80073b6:	e002      	b.n	80073be <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80073be:	4b24      	ldr	r3, [pc, #144]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80073c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d017      	beq.n	80073fa <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80073ca:	4b21      	ldr	r3, [pc, #132]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80073cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ce:	0c1b      	lsrs	r3, r3, #16
 80073d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073d4:	ee07 3a90 	vmov	s15, r3
 80073d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80073dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073e0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80073e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80073e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073f0:	ee17 2a90 	vmov	r2, s15
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	605a      	str	r2, [r3, #4]
 80073f8:	e002      	b.n	8007400 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8007400:	4b13      	ldr	r3, [pc, #76]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007404:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007408:	2b00      	cmp	r3, #0
 800740a:	d017      	beq.n	800743c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800740c:	4b10      	ldr	r3, [pc, #64]	@ (8007450 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800740e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007410:	0e1b      	lsrs	r3, r3, #24
 8007412:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007416:	ee07 3a90 	vmov	s15, r3
 800741a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 800741e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007422:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007426:	edd7 6a07 	vldr	s13, [r7, #28]
 800742a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800742e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007432:	ee17 2a90 	vmov	r2, s15
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800743a:	e002      	b.n	8007442 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	609a      	str	r2, [r3, #8]
}
 8007442:	bf00      	nop
 8007444:	3724      	adds	r7, #36	@ 0x24
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	46020c00 	.word	0x46020c00
 8007454:	4b742400 	.word	0x4b742400
 8007458:	46000000 	.word	0x46000000
 800745c:	0800becc 	.word	0x0800becc

08007460 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b08e      	sub	sp, #56	@ 0x38
 8007464:	af00      	add	r7, sp, #0
 8007466:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800746a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800746e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8007472:	430b      	orrs	r3, r1
 8007474:	d145      	bne.n	8007502 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007476:	4baa      	ldr	r3, [pc, #680]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007478:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800747c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007480:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007482:	4ba7      	ldr	r3, [pc, #668]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007484:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007488:	f003 0302 	and.w	r3, r3, #2
 800748c:	2b02      	cmp	r3, #2
 800748e:	d108      	bne.n	80074a2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007492:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007496:	d104      	bne.n	80074a2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007498:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800749c:	637b      	str	r3, [r7, #52]	@ 0x34
 800749e:	f001 b987 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80074a2:	4b9f      	ldr	r3, [pc, #636]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80074a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074b0:	d114      	bne.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80074b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074b8:	d110      	bne.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80074ba:	4b99      	ldr	r3, [pc, #612]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80074bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074c8:	d103      	bne.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80074ca:	23fa      	movs	r3, #250	@ 0xfa
 80074cc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80074ce:	f001 b96f 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80074d2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80074d6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80074d8:	f001 b96a 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80074dc:	4b90      	ldr	r3, [pc, #576]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074e8:	d107      	bne.n	80074fa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80074ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074f0:	d103      	bne.n	80074fa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80074f2:	4b8c      	ldr	r3, [pc, #560]	@ (8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80074f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80074f6:	f001 b95b 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80074fa:	2300      	movs	r3, #0
 80074fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80074fe:	f001 b957 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007502:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007506:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800750a:	430b      	orrs	r3, r1
 800750c:	d151      	bne.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800750e:	4b84      	ldr	r3, [pc, #528]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007510:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007514:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007518:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800751a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751c:	2b80      	cmp	r3, #128	@ 0x80
 800751e:	d035      	beq.n	800758c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8007520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007522:	2b80      	cmp	r3, #128	@ 0x80
 8007524:	d841      	bhi.n	80075aa <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007528:	2b60      	cmp	r3, #96	@ 0x60
 800752a:	d02a      	beq.n	8007582 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 800752c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752e:	2b60      	cmp	r3, #96	@ 0x60
 8007530:	d83b      	bhi.n	80075aa <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007534:	2b40      	cmp	r3, #64	@ 0x40
 8007536:	d009      	beq.n	800754c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753a:	2b40      	cmp	r3, #64	@ 0x40
 800753c:	d835      	bhi.n	80075aa <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800753e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007540:	2b00      	cmp	r3, #0
 8007542:	d00c      	beq.n	800755e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8007544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007546:	2b20      	cmp	r3, #32
 8007548:	d012      	beq.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800754a:	e02e      	b.n	80075aa <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800754c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007550:	4618      	mov	r0, r3
 8007552:	f7ff fb77 	bl	8006c44 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007558:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800755a:	f001 b929 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800755e:	f107 0318 	add.w	r3, r7, #24
 8007562:	4618      	mov	r0, r3
 8007564:	f7ff fcc8 	bl	8006ef8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800756c:	f001 b920 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007570:	f107 030c 	add.w	r3, r7, #12
 8007574:	4618      	mov	r0, r3
 8007576:	f7ff fe19 	bl	80071ac <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800757e:	f001 b917 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007582:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007586:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007588:	f001 b912 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800758c:	4b64      	ldr	r3, [pc, #400]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007598:	d103      	bne.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800759a:	4b63      	ldr	r3, [pc, #396]	@ (8007728 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 800759c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800759e:	f001 b907 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80075a2:	2300      	movs	r3, #0
 80075a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075a6:	f001 b903 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
 80075aa:	2300      	movs	r3, #0
 80075ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075ae:	f001 b8ff 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 80075b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075b6:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80075ba:	430b      	orrs	r3, r1
 80075bc:	d158      	bne.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80075be:	4b58      	ldr	r3, [pc, #352]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80075c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80075c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80075c8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80075ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075d0:	d03b      	beq.n	800764a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 80075d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075d8:	d846      	bhi.n	8007668 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80075da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075e0:	d02e      	beq.n	8007640 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80075e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075e8:	d83e      	bhi.n	8007668 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80075ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075f0:	d00b      	beq.n	800760a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80075f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075f8:	d836      	bhi.n	8007668 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80075fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d00d      	beq.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8007600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007602:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007606:	d012      	beq.n	800762e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8007608:	e02e      	b.n	8007668 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800760a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800760e:	4618      	mov	r0, r3
 8007610:	f7ff fb18 	bl	8006c44 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007616:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007618:	f001 b8ca 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800761c:	f107 0318 	add.w	r3, r7, #24
 8007620:	4618      	mov	r0, r3
 8007622:	f7ff fc69 	bl	8006ef8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800762a:	f001 b8c1 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800762e:	f107 030c 	add.w	r3, r7, #12
 8007632:	4618      	mov	r0, r3
 8007634:	f7ff fdba 	bl	80071ac <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800763c:	f001 b8b8 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007640:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007644:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007646:	f001 b8b3 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800764a:	4b35      	ldr	r3, [pc, #212]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007656:	d103      	bne.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8007658:	4b33      	ldr	r3, [pc, #204]	@ (8007728 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 800765a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800765c:	f001 b8a8 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007660:	2300      	movs	r3, #0
 8007662:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007664:	f001 b8a4 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8007668:	2300      	movs	r3, #0
 800766a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800766c:	f001 b8a0 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8007670:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007674:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8007678:	430b      	orrs	r3, r1
 800767a:	d16e      	bne.n	800775a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800767c:	4b28      	ldr	r3, [pc, #160]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800767e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007682:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007686:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800768e:	d034      	beq.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 8007690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007692:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007696:	d85c      	bhi.n	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 8007698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800769e:	d00b      	beq.n	80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 80076a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076a6:	d854      	bhi.n	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 80076a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d016      	beq.n	80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 80076ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80076b4:	d009      	beq.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80076b6:	e04c      	b.n	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80076b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076bc:	4618      	mov	r0, r3
 80076be:	f7ff fac1 	bl	8006c44 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80076c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076c6:	f001 b873 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076ca:	f107 0318 	add.w	r3, r7, #24
 80076ce:	4618      	mov	r0, r3
 80076d0:	f7ff fc12 	bl	8006ef8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076d8:	f001 b86a 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80076dc:	4b10      	ldr	r3, [pc, #64]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80076e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076e8:	d103      	bne.n	80076f2 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
 80076ea:	4b10      	ldr	r3, [pc, #64]	@ (800772c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80076ec:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80076ee:	f001 b85f 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80076f2:	2300      	movs	r3, #0
 80076f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076f6:	f001 b85b 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80076fa:	4b09      	ldr	r3, [pc, #36]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0320 	and.w	r3, r3, #32
 8007702:	2b20      	cmp	r3, #32
 8007704:	d121      	bne.n	800774a <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007706:	4b06      	ldr	r3, [pc, #24]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00e      	beq.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 8007712:	4b03      	ldr	r3, [pc, #12]	@ (8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	0e1b      	lsrs	r3, r3, #24
 8007718:	f003 030f 	and.w	r3, r3, #15
 800771c:	e00f      	b.n	800773e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800771e:	bf00      	nop
 8007720:	46020c00 	.word	0x46020c00
 8007724:	0007a120 	.word	0x0007a120
 8007728:	00f42400 	.word	0x00f42400
 800772c:	02dc6c00 	.word	0x02dc6c00
 8007730:	4ba7      	ldr	r3, [pc, #668]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007732:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007736:	041b      	lsls	r3, r3, #16
 8007738:	0e1b      	lsrs	r3, r3, #24
 800773a:	f003 030f 	and.w	r3, r3, #15
 800773e:	4aa5      	ldr	r2, [pc, #660]	@ (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8007740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007744:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007746:	f001 b833 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800774a:	2300      	movs	r3, #0
 800774c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800774e:	f001 b82f 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8007752:	2300      	movs	r3, #0
 8007754:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007756:	f001 b82b 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800775a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800775e:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8007762:	430b      	orrs	r3, r1
 8007764:	d17f      	bne.n	8007866 <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007766:	4b9a      	ldr	r3, [pc, #616]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007768:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800776c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007770:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8007772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007774:	2b00      	cmp	r3, #0
 8007776:	d165      	bne.n	8007844 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007778:	4b95      	ldr	r3, [pc, #596]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800777a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800777e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007782:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8007784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007786:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800778a:	d034      	beq.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800778c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007792:	d853      	bhi.n	800783c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007796:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800779a:	d00b      	beq.n	80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800779c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80077a2:	d84b      	bhi.n	800783c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80077a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d016      	beq.n	80077d8 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80077b0:	d009      	beq.n	80077c6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 80077b2:	e043      	b.n	800783c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80077b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077b8:	4618      	mov	r0, r3
 80077ba:	f7ff fa43 	bl	8006c44 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80077be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80077c2:	f000 bff5 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077c6:	f107 0318 	add.w	r3, r7, #24
 80077ca:	4618      	mov	r0, r3
 80077cc:	f7ff fb94 	bl	8006ef8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80077d4:	f000 bfec 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80077d8:	4b7d      	ldr	r3, [pc, #500]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80077e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077e4:	d103      	bne.n	80077ee <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
 80077e6:	4b7c      	ldr	r3, [pc, #496]	@ (80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80077e8:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80077ea:	f000 bfe1 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 80077ee:	2300      	movs	r3, #0
 80077f0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80077f2:	f000 bfdd 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80077f6:	4b76      	ldr	r3, [pc, #472]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0320 	and.w	r3, r3, #32
 80077fe:	2b20      	cmp	r3, #32
 8007800:	d118      	bne.n	8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007802:	4b73      	ldr	r3, [pc, #460]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800780a:	2b00      	cmp	r3, #0
 800780c:	d005      	beq.n	800781a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 800780e:	4b70      	ldr	r3, [pc, #448]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	0e1b      	lsrs	r3, r3, #24
 8007814:	f003 030f 	and.w	r3, r3, #15
 8007818:	e006      	b.n	8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 800781a:	4b6d      	ldr	r3, [pc, #436]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800781c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007820:	041b      	lsls	r3, r3, #16
 8007822:	0e1b      	lsrs	r3, r3, #24
 8007824:	f003 030f 	and.w	r3, r3, #15
 8007828:	4a6a      	ldr	r2, [pc, #424]	@ (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 800782a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800782e:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007830:	f000 bfbe 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8007834:	2300      	movs	r3, #0
 8007836:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007838:	f000 bfba 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
 800783c:	2300      	movs	r3, #0
 800783e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007840:	f000 bfb6 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8007844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007846:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800784a:	d108      	bne.n	800785e <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800784c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007850:	4618      	mov	r0, r3
 8007852:	f7ff f9f7 	bl	8006c44 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8007856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007858:	637b      	str	r3, [r7, #52]	@ 0x34
 800785a:	f000 bfa9 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
 800785e:	2300      	movs	r3, #0
 8007860:	637b      	str	r3, [r7, #52]	@ 0x34
 8007862:	f000 bfa5 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8007866:	e9d7 2300 	ldrd	r2, r3, [r7]
 800786a:	1e51      	subs	r1, r2, #1
 800786c:	430b      	orrs	r3, r1
 800786e:	d136      	bne.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007870:	4b57      	ldr	r3, [pc, #348]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007872:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007876:	f003 0303 	and.w	r3, r3, #3
 800787a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800787c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800787e:	2b00      	cmp	r3, #0
 8007880:	d104      	bne.n	800788c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8007882:	f7fe fb8d 	bl	8005fa0 <HAL_RCC_GetPCLK2Freq>
 8007886:	6378      	str	r0, [r7, #52]	@ 0x34
 8007888:	f000 bf92 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800788c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800788e:	2b01      	cmp	r3, #1
 8007890:	d104      	bne.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007892:	f7fe fa55 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8007896:	6378      	str	r0, [r7, #52]	@ 0x34
 8007898:	f000 bf8a 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800789c:	4b4c      	ldr	r3, [pc, #304]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078a8:	d106      	bne.n	80078b8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 80078aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	d103      	bne.n	80078b8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
 80078b0:	4b4a      	ldr	r3, [pc, #296]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80078b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b4:	f000 bf7c 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80078b8:	4b45      	ldr	r3, [pc, #276]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80078ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078be:	f003 0302 	and.w	r3, r3, #2
 80078c2:	2b02      	cmp	r3, #2
 80078c4:	d107      	bne.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 80078c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c8:	2b03      	cmp	r3, #3
 80078ca:	d104      	bne.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
 80078cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80078d2:	f000 bf6d 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80078d6:	2300      	movs	r3, #0
 80078d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80078da:	f000 bf69 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 80078de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078e2:	1e91      	subs	r1, r2, #2
 80078e4:	430b      	orrs	r3, r1
 80078e6:	d136      	bne.n	8007956 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80078e8:	4b39      	ldr	r3, [pc, #228]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80078ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80078ee:	f003 030c 	and.w	r3, r3, #12
 80078f2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80078f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d104      	bne.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80078fa:	f7fe fb3d 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 80078fe:	6378      	str	r0, [r7, #52]	@ 0x34
 8007900:	f000 bf56 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8007904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007906:	2b04      	cmp	r3, #4
 8007908:	d104      	bne.n	8007914 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800790a:	f7fe fa19 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 800790e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007910:	f000 bf4e 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007914:	4b2e      	ldr	r3, [pc, #184]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800791c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007920:	d106      	bne.n	8007930 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8007922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007924:	2b08      	cmp	r3, #8
 8007926:	d103      	bne.n	8007930 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
 8007928:	4b2c      	ldr	r3, [pc, #176]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800792a:	637b      	str	r3, [r7, #52]	@ 0x34
 800792c:	f000 bf40 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007930:	4b27      	ldr	r3, [pc, #156]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007932:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007936:	f003 0302 	and.w	r3, r3, #2
 800793a:	2b02      	cmp	r3, #2
 800793c:	d107      	bne.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 800793e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007940:	2b0c      	cmp	r3, #12
 8007942:	d104      	bne.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
 8007944:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007948:	637b      	str	r3, [r7, #52]	@ 0x34
 800794a:	f000 bf31 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800794e:	2300      	movs	r3, #0
 8007950:	637b      	str	r3, [r7, #52]	@ 0x34
 8007952:	f000 bf2d 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8007956:	e9d7 2300 	ldrd	r2, r3, [r7]
 800795a:	1f11      	subs	r1, r2, #4
 800795c:	430b      	orrs	r3, r1
 800795e:	d13f      	bne.n	80079e0 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007960:	4b1b      	ldr	r3, [pc, #108]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8007962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007966:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800796a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800796c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800796e:	2b00      	cmp	r3, #0
 8007970:	d104      	bne.n	800797c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007972:	f7fe fb01 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 8007976:	6378      	str	r0, [r7, #52]	@ 0x34
 8007978:	f000 bf1a 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800797c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800797e:	2b10      	cmp	r3, #16
 8007980:	d104      	bne.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007982:	f7fe f9dd 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8007986:	6378      	str	r0, [r7, #52]	@ 0x34
 8007988:	f000 bf12 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800798c:	4b10      	ldr	r3, [pc, #64]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007994:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007998:	d106      	bne.n	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 800799a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799c:	2b20      	cmp	r3, #32
 800799e:	d103      	bne.n	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
 80079a0:	4b0e      	ldr	r3, [pc, #56]	@ (80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80079a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80079a4:	f000 bf04 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80079a8:	4b09      	ldr	r3, [pc, #36]	@ (80079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80079aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079ae:	f003 0302 	and.w	r3, r3, #2
 80079b2:	2b02      	cmp	r3, #2
 80079b4:	d107      	bne.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 80079b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b8:	2b30      	cmp	r3, #48	@ 0x30
 80079ba:	d104      	bne.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
 80079bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80079c2:	f000 bef5 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80079c6:	2300      	movs	r3, #0
 80079c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80079ca:	f000 bef1 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80079ce:	bf00      	nop
 80079d0:	46020c00 	.word	0x46020c00
 80079d4:	0800becc 	.word	0x0800becc
 80079d8:	02dc6c00 	.word	0x02dc6c00
 80079dc:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80079e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079e4:	f1a2 0108 	sub.w	r1, r2, #8
 80079e8:	430b      	orrs	r3, r1
 80079ea:	d136      	bne.n	8007a5a <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80079ec:	4ba4      	ldr	r3, [pc, #656]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80079ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80079f2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80079f6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80079f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d104      	bne.n	8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80079fe:	f7fe fabb 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 8007a02:	6378      	str	r0, [r7, #52]	@ 0x34
 8007a04:	f000 bed4 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8007a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0a:	2b40      	cmp	r3, #64	@ 0x40
 8007a0c:	d104      	bne.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007a0e:	f7fe f997 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8007a12:	6378      	str	r0, [r7, #52]	@ 0x34
 8007a14:	f000 becc 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007a18:	4b99      	ldr	r3, [pc, #612]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a24:	d106      	bne.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8007a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a28:	2b80      	cmp	r3, #128	@ 0x80
 8007a2a:	d103      	bne.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
 8007a2c:	4b95      	ldr	r3, [pc, #596]	@ (8007c84 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007a2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a30:	f000 bebe 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007a34:	4b92      	ldr	r3, [pc, #584]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007a36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a3a:	f003 0302 	and.w	r3, r3, #2
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	d107      	bne.n	8007a52 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 8007a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a44:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a46:	d104      	bne.n	8007a52 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
 8007a48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a4e:	f000 beaf 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a56:	f000 beab 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8007a5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a5e:	f1a2 0110 	sub.w	r1, r2, #16
 8007a62:	430b      	orrs	r3, r1
 8007a64:	d139      	bne.n	8007ada <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007a66:	4b86      	ldr	r3, [pc, #536]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a70:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d104      	bne.n	8007a82 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007a78:	f7fe fa7e 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 8007a7c:	6378      	str	r0, [r7, #52]	@ 0x34
 8007a7e:	f000 be97 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8007a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a88:	d104      	bne.n	8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007a8a:	f7fe f959 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8007a8e:	6378      	str	r0, [r7, #52]	@ 0x34
 8007a90:	f000 be8e 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8007a94:	4b7a      	ldr	r3, [pc, #488]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007aa0:	d107      	bne.n	8007ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 8007aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007aa8:	d103      	bne.n	8007ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
 8007aaa:	4b76      	ldr	r3, [pc, #472]	@ (8007c84 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007aac:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aae:	f000 be7f 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8007ab2:	4b73      	ldr	r3, [pc, #460]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007ab4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ab8:	f003 0302 	and.w	r3, r3, #2
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d108      	bne.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 8007ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ac6:	d104      	bne.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
 8007ac8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007acc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ace:	f000 be6f 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ad6:	f000 be6b 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8007ada:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ade:	f1a2 0120 	sub.w	r1, r2, #32
 8007ae2:	430b      	orrs	r3, r1
 8007ae4:	d158      	bne.n	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007ae6:	4b66      	ldr	r3, [pc, #408]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007ae8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007aec:	f003 0307 	and.w	r3, r3, #7
 8007af0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d104      	bne.n	8007b02 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8007af8:	f7fe fa66 	bl	8005fc8 <HAL_RCC_GetPCLK3Freq>
 8007afc:	6378      	str	r0, [r7, #52]	@ 0x34
 8007afe:	f000 be57 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8007b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d104      	bne.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007b08:	f7fe f91a 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8007b0c:	6378      	str	r0, [r7, #52]	@ 0x34
 8007b0e:	f000 be4f 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007b12:	4b5b      	ldr	r3, [pc, #364]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b1e:	d106      	bne.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 8007b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d103      	bne.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
 8007b26:	4b57      	ldr	r3, [pc, #348]	@ (8007c84 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007b28:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b2a:	f000 be41 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007b2e:	4b54      	ldr	r3, [pc, #336]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007b30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b34:	f003 0302 	and.w	r3, r3, #2
 8007b38:	2b02      	cmp	r3, #2
 8007b3a:	d107      	bne.n	8007b4c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8007b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3e:	2b03      	cmp	r3, #3
 8007b40:	d104      	bne.n	8007b4c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
 8007b42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b46:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b48:	f000 be32 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8007b4c:	4b4c      	ldr	r3, [pc, #304]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0320 	and.w	r3, r3, #32
 8007b54:	2b20      	cmp	r3, #32
 8007b56:	d11b      	bne.n	8007b90 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 8007b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5a:	2b04      	cmp	r3, #4
 8007b5c:	d118      	bne.n	8007b90 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007b5e:	4b48      	ldr	r3, [pc, #288]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d005      	beq.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 8007b6a:	4b45      	ldr	r3, [pc, #276]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	0e1b      	lsrs	r3, r3, #24
 8007b70:	f003 030f 	and.w	r3, r3, #15
 8007b74:	e006      	b.n	8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007b76:	4b42      	ldr	r3, [pc, #264]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007b78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007b7c:	041b      	lsls	r3, r3, #16
 8007b7e:	0e1b      	lsrs	r3, r3, #24
 8007b80:	f003 030f 	and.w	r3, r3, #15
 8007b84:	4a40      	ldr	r2, [pc, #256]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8007b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b8c:	f000 be10 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8007b90:	2300      	movs	r3, #0
 8007b92:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b94:	f000 be0c 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8007b98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b9c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8007ba0:	430b      	orrs	r3, r1
 8007ba2:	d173      	bne.n	8007c8c <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007ba4:	4b36      	ldr	r3, [pc, #216]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007ba6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007baa:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007bae:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bb6:	d104      	bne.n	8007bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007bb8:	f7fe f8c2 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8007bbc:	6378      	str	r0, [r7, #52]	@ 0x34
 8007bbe:	f000 bdf7 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8007bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bc8:	d108      	bne.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bca:	f107 0318 	add.w	r3, r7, #24
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f7ff f992 	bl	8006ef8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8007bd4:	6a3b      	ldr	r3, [r7, #32]
 8007bd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bd8:	f000 bdea 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d104      	bne.n	8007bec <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8007be2:	f7fe f9af 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
 8007be6:	6378      	str	r0, [r7, #52]	@ 0x34
 8007be8:	f000 bde2 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8007bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bee:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007bf2:	d122      	bne.n	8007c3a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007bf4:	4b22      	ldr	r3, [pc, #136]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f003 0320 	and.w	r3, r3, #32
 8007bfc:	2b20      	cmp	r3, #32
 8007bfe:	d118      	bne.n	8007c32 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007c00:	4b1f      	ldr	r3, [pc, #124]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d005      	beq.n	8007c18 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8007c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	0e1b      	lsrs	r3, r3, #24
 8007c12:	f003 030f 	and.w	r3, r3, #15
 8007c16:	e006      	b.n	8007c26 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8007c18:	4b19      	ldr	r3, [pc, #100]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007c1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007c1e:	041b      	lsls	r3, r3, #16
 8007c20:	0e1b      	lsrs	r3, r3, #24
 8007c22:	f003 030f 	and.w	r3, r3, #15
 8007c26:	4a18      	ldr	r2, [pc, #96]	@ (8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8007c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c2e:	f000 bdbf 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c36:	f000 bdbb 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007c3a:	4b11      	ldr	r3, [pc, #68]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c46:	d107      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8007c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007c4e:	d103      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
 8007c50:	4b0c      	ldr	r3, [pc, #48]	@ (8007c84 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007c52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c54:	f000 bdac 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007c58:	4b09      	ldr	r3, [pc, #36]	@ (8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c64:	d107      	bne.n	8007c76 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8007c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c6c:	d103      	bne.n	8007c76 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
 8007c6e:	4b05      	ldr	r3, [pc, #20]	@ (8007c84 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8007c70:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c72:	f000 bd9d 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8007c76:	2300      	movs	r3, #0
 8007c78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c7a:	f000 bd99 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8007c7e:	bf00      	nop
 8007c80:	46020c00 	.word	0x46020c00
 8007c84:	00f42400 	.word	0x00f42400
 8007c88:	0800becc 	.word	0x0800becc
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8007c8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c90:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007c94:	430b      	orrs	r3, r1
 8007c96:	d158      	bne.n	8007d4a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8007c98:	4bad      	ldr	r3, [pc, #692]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007c9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c9e:	f003 0307 	and.w	r3, r3, #7
 8007ca2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca6:	2b04      	cmp	r3, #4
 8007ca8:	d84b      	bhi.n	8007d42 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8007caa:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb0:	08007ce9 	.word	0x08007ce9
 8007cb4:	08007cc5 	.word	0x08007cc5
 8007cb8:	08007cd7 	.word	0x08007cd7
 8007cbc:	08007cf3 	.word	0x08007cf3
 8007cc0:	08007cfd 	.word	0x08007cfd
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007cc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f7fe ffbb 	bl	8006c44 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cd2:	f000 bd6d 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007cd6:	f107 030c 	add.w	r3, r7, #12
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f7ff fa66 	bl	80071ac <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ce4:	f000 bd64 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007ce8:	f7fe f92c 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
 8007cec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007cee:	f000 bd5f 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007cf2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007cf6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf8:	f000 bd5a 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007cfc:	4b94      	ldr	r3, [pc, #592]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f003 0320 	and.w	r3, r3, #32
 8007d04:	2b20      	cmp	r3, #32
 8007d06:	d118      	bne.n	8007d3a <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007d08:	4b91      	ldr	r3, [pc, #580]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d005      	beq.n	8007d20 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
 8007d14:	4b8e      	ldr	r3, [pc, #568]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	0e1b      	lsrs	r3, r3, #24
 8007d1a:	f003 030f 	and.w	r3, r3, #15
 8007d1e:	e006      	b.n	8007d2e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
 8007d20:	4b8b      	ldr	r3, [pc, #556]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007d22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d26:	041b      	lsls	r3, r3, #16
 8007d28:	0e1b      	lsrs	r3, r3, #24
 8007d2a:	f003 030f 	and.w	r3, r3, #15
 8007d2e:	4a89      	ldr	r2, [pc, #548]	@ (8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8007d30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d34:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d36:	f000 bd3b 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d3e:	f000 bd37 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007d42:	2300      	movs	r3, #0
 8007d44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d46:	f000 bd33 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8007d4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d4e:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8007d52:	430b      	orrs	r3, r1
 8007d54:	d167      	bne.n	8007e26 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8007d56:	4b7e      	ldr	r3, [pc, #504]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007d58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007d5c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007d60:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d68:	d036      	beq.n	8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8007d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d70:	d855      	bhi.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007d78:	d029      	beq.n	8007dce <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8007d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007d80:	d84d      	bhi.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8007d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d88:	d013      	beq.n	8007db2 <HAL_RCCEx_GetPeriphCLKFreq+0x952>
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d90:	d845      	bhi.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8007d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d015      	beq.n	8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 8007d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d9e:	d13e      	bne.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007da0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007da4:	4618      	mov	r0, r3
 8007da6:	f7fe ff4d 	bl	8006c44 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dae:	f000 bcff 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007db2:	f107 030c 	add.w	r3, r7, #12
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7ff f9f8 	bl	80071ac <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dc0:	f000 bcf6 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007dc4:	f7fe f8be 	bl	8005f44 <HAL_RCC_GetHCLKFreq>
 8007dc8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007dca:	f000 bcf1 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007dce:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007dd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dd4:	f000 bcec 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007dd8:	4b5d      	ldr	r3, [pc, #372]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f003 0320 	and.w	r3, r3, #32
 8007de0:	2b20      	cmp	r3, #32
 8007de2:	d118      	bne.n	8007e16 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007de4:	4b5a      	ldr	r3, [pc, #360]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d005      	beq.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8007df0:	4b57      	ldr	r3, [pc, #348]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	0e1b      	lsrs	r3, r3, #24
 8007df6:	f003 030f 	and.w	r3, r3, #15
 8007dfa:	e006      	b.n	8007e0a <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8007dfc:	4b54      	ldr	r3, [pc, #336]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007dfe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e02:	041b      	lsls	r3, r3, #16
 8007e04:	0e1b      	lsrs	r3, r3, #24
 8007e06:	f003 030f 	and.w	r3, r3, #15
 8007e0a:	4a52      	ldr	r2, [pc, #328]	@ (8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8007e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e10:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007e12:	f000 bccd 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007e16:	2300      	movs	r3, #0
 8007e18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e1a:	f000 bcc9 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e22:	f000 bcc5 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8007e26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e2a:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007e2e:	430b      	orrs	r3, r1
 8007e30:	d14c      	bne.n	8007ecc <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007e32:	4b47      	ldr	r3, [pc, #284]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007e34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e38:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007e3c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d104      	bne.n	8007e4e <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007e44:	f7fe f898 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 8007e48:	6378      	str	r0, [r7, #52]	@ 0x34
 8007e4a:	f000 bcb1 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8007e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e54:	d104      	bne.n	8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007e56:	f7fd ff73 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8007e5a:	6378      	str	r0, [r7, #52]	@ 0x34
 8007e5c:	f000 bca8 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007e60:	4b3b      	ldr	r3, [pc, #236]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e6c:	d107      	bne.n	8007e7e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8007e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e74:	d103      	bne.n	8007e7e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
 8007e76:	4b38      	ldr	r3, [pc, #224]	@ (8007f58 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007e78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e7a:	f000 bc99 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8007e7e:	4b34      	ldr	r3, [pc, #208]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 0320 	and.w	r3, r3, #32
 8007e86:	2b20      	cmp	r3, #32
 8007e88:	d11c      	bne.n	8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e90:	d118      	bne.n	8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e92:	4b2f      	ldr	r3, [pc, #188]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d005      	beq.n	8007eaa <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8007e9e:	4b2c      	ldr	r3, [pc, #176]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007ea0:	689b      	ldr	r3, [r3, #8]
 8007ea2:	0e1b      	lsrs	r3, r3, #24
 8007ea4:	f003 030f 	and.w	r3, r3, #15
 8007ea8:	e006      	b.n	8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
 8007eaa:	4b29      	ldr	r3, [pc, #164]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007eac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007eb0:	041b      	lsls	r3, r3, #16
 8007eb2:	0e1b      	lsrs	r3, r3, #24
 8007eb4:	f003 030f 	and.w	r3, r3, #15
 8007eb8:	4a26      	ldr	r2, [pc, #152]	@ (8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8007eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ec0:	f000 bc76 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ec8:	f000 bc72 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8007ecc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ed0:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8007ed4:	430b      	orrs	r3, r1
 8007ed6:	d152      	bne.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ede:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007ee2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d104      	bne.n	8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007eea:	f7fe f845 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 8007eee:	6378      	str	r0, [r7, #52]	@ 0x34
 8007ef0:	f000 bc5e 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8007ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007efa:	d104      	bne.n	8007f06 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007efc:	f7fd ff20 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8007f00:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f02:	f000 bc55 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007f06:	4b12      	ldr	r3, [pc, #72]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f12:	d107      	bne.n	8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
 8007f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f1a:	d103      	bne.n	8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
 8007f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8007f58 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007f1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f20:	f000 bc46 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8007f24:	4b0a      	ldr	r3, [pc, #40]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f003 0320 	and.w	r3, r3, #32
 8007f2c:	2b20      	cmp	r3, #32
 8007f2e:	d122      	bne.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
 8007f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f32:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f36:	d11e      	bne.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007f38:	4b05      	ldr	r3, [pc, #20]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00b      	beq.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
 8007f44:	4b02      	ldr	r3, [pc, #8]	@ (8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	0e1b      	lsrs	r3, r3, #24
 8007f4a:	f003 030f 	and.w	r3, r3, #15
 8007f4e:	e00c      	b.n	8007f6a <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 8007f50:	46020c00 	.word	0x46020c00
 8007f54:	0800becc 	.word	0x0800becc
 8007f58:	00f42400 	.word	0x00f42400
 8007f5c:	4ba1      	ldr	r3, [pc, #644]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007f5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007f62:	041b      	lsls	r3, r3, #16
 8007f64:	0e1b      	lsrs	r3, r3, #24
 8007f66:	f003 030f 	and.w	r3, r3, #15
 8007f6a:	4a9f      	ldr	r2, [pc, #636]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f70:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f72:	f000 bc1d 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8007f76:	2300      	movs	r3, #0
 8007f78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f7a:	f000 bc19 	b.w	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8007f7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f82:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007f86:	430b      	orrs	r3, r1
 8007f88:	d151      	bne.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007f8a:	4b96      	ldr	r3, [pc, #600]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007f8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007f90:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007f94:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f98:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f9a:	d024      	beq.n	8007fe6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fa0:	d842      	bhi.n	8008028 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8007fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa4:	2b80      	cmp	r3, #128	@ 0x80
 8007fa6:	d00d      	beq.n	8007fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8007fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007faa:	2b80      	cmp	r3, #128	@ 0x80
 8007fac:	d83c      	bhi.n	8008028 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8007fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d003      	beq.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 8007fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb6:	2b40      	cmp	r3, #64	@ 0x40
 8007fb8:	d011      	beq.n	8007fde <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
 8007fba:	e035      	b.n	8008028 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8007fbc:	f7fe f804 	bl	8005fc8 <HAL_RCC_GetPCLK3Freq>
 8007fc0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007fc2:	e3f5      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007fc4:	4b87      	ldr	r3, [pc, #540]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fd0:	d102      	bne.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
 8007fd2:	4b86      	ldr	r3, [pc, #536]	@ (80081ec <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007fd4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007fd6:	e3eb      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fdc:	e3e8      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8007fde:	f7fd feaf 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8007fe2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007fe4:	e3e4      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007fe6:	4b7f      	ldr	r3, [pc, #508]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f003 0320 	and.w	r3, r3, #32
 8007fee:	2b20      	cmp	r3, #32
 8007ff0:	d117      	bne.n	8008022 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007ff2:	4b7c      	ldr	r3, [pc, #496]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d005      	beq.n	800800a <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
 8007ffe:	4b79      	ldr	r3, [pc, #484]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	0e1b      	lsrs	r3, r3, #24
 8008004:	f003 030f 	and.w	r3, r3, #15
 8008008:	e006      	b.n	8008018 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 800800a:	4b76      	ldr	r3, [pc, #472]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800800c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008010:	041b      	lsls	r3, r3, #16
 8008012:	0e1b      	lsrs	r3, r3, #24
 8008014:	f003 030f 	and.w	r3, r3, #15
 8008018:	4a73      	ldr	r2, [pc, #460]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800801a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800801e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008020:	e3c6      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008022:	2300      	movs	r3, #0
 8008024:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008026:	e3c3      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
 8008028:	2300      	movs	r3, #0
 800802a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800802c:	e3c0      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800802e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008032:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8008036:	430b      	orrs	r3, r1
 8008038:	d147      	bne.n	80080ca <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800803a:	4b6a      	ldr	r3, [pc, #424]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800803c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008040:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008044:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8008046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008048:	2b00      	cmp	r3, #0
 800804a:	d103      	bne.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800804c:	f7fd ff94 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 8008050:	6378      	str	r0, [r7, #52]	@ 0x34
 8008052:	e3ad      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8008054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008056:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800805a:	d103      	bne.n	8008064 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800805c:	f7fd fe70 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8008060:	6378      	str	r0, [r7, #52]	@ 0x34
 8008062:	e3a5      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008064:	4b5f      	ldr	r3, [pc, #380]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800806c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008070:	d106      	bne.n	8008080 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 8008072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008074:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008078:	d102      	bne.n	8008080 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
 800807a:	4b5c      	ldr	r3, [pc, #368]	@ (80081ec <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800807c:	637b      	str	r3, [r7, #52]	@ 0x34
 800807e:	e397      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8008080:	4b58      	ldr	r3, [pc, #352]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f003 0320 	and.w	r3, r3, #32
 8008088:	2b20      	cmp	r3, #32
 800808a:	d11b      	bne.n	80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 800808c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008092:	d117      	bne.n	80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008094:	4b53      	ldr	r3, [pc, #332]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800809c:	2b00      	cmp	r3, #0
 800809e:	d005      	beq.n	80080ac <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 80080a0:	4b50      	ldr	r3, [pc, #320]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	0e1b      	lsrs	r3, r3, #24
 80080a6:	f003 030f 	and.w	r3, r3, #15
 80080aa:	e006      	b.n	80080ba <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80080ac:	4b4d      	ldr	r3, [pc, #308]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80080ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80080b2:	041b      	lsls	r3, r3, #16
 80080b4:	0e1b      	lsrs	r3, r3, #24
 80080b6:	f003 030f 	and.w	r3, r3, #15
 80080ba:	4a4b      	ldr	r2, [pc, #300]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80080bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80080c2:	e375      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 80080c4:	2300      	movs	r3, #0
 80080c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80080c8:	e372      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 80080ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080ce:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80080d2:	430b      	orrs	r3, r1
 80080d4:	d164      	bne.n	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 80080d6:	4b43      	ldr	r3, [pc, #268]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80080d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80080dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080e0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 80080e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d120      	bne.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80080e8:	4b3e      	ldr	r3, [pc, #248]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f003 0320 	and.w	r3, r3, #32
 80080f0:	2b20      	cmp	r3, #32
 80080f2:	d117      	bne.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80080f4:	4b3b      	ldr	r3, [pc, #236]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d005      	beq.n	800810c <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8008100:	4b38      	ldr	r3, [pc, #224]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008102:	689b      	ldr	r3, [r3, #8]
 8008104:	0e1b      	lsrs	r3, r3, #24
 8008106:	f003 030f 	and.w	r3, r3, #15
 800810a:	e006      	b.n	800811a <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 800810c:	4b35      	ldr	r3, [pc, #212]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800810e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008112:	041b      	lsls	r3, r3, #16
 8008114:	0e1b      	lsrs	r3, r3, #24
 8008116:	f003 030f 	and.w	r3, r3, #15
 800811a:	4a33      	ldr	r2, [pc, #204]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800811c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008120:	637b      	str	r3, [r7, #52]	@ 0x34
 8008122:	e345      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8008124:	2300      	movs	r3, #0
 8008126:	637b      	str	r3, [r7, #52]	@ 0x34
 8008128:	e342      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800812a:	4b2e      	ldr	r3, [pc, #184]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800812c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008130:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008134:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008138:	d112      	bne.n	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 800813a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008140:	d10e      	bne.n	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008142:	4b28      	ldr	r3, [pc, #160]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008144:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008148:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800814c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008150:	d102      	bne.n	8008158 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 8008152:	23fa      	movs	r3, #250	@ 0xfa
 8008154:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008156:	e32b      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8008158:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800815c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800815e:	e327      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8008160:	4b20      	ldr	r3, [pc, #128]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008168:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800816c:	d106      	bne.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 800816e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008170:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008174:	d102      	bne.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 8008176:	4b1d      	ldr	r3, [pc, #116]	@ (80081ec <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8008178:	637b      	str	r3, [r7, #52]	@ 0x34
 800817a:	e319      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800817c:	4b19      	ldr	r3, [pc, #100]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800817e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008182:	f003 0302 	and.w	r3, r3, #2
 8008186:	2b02      	cmp	r3, #2
 8008188:	d107      	bne.n	800819a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 800818a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800818c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008190:	d103      	bne.n	800819a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8008192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008196:	637b      	str	r3, [r7, #52]	@ 0x34
 8008198:	e30a      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800819a:	2300      	movs	r3, #0
 800819c:	637b      	str	r3, [r7, #52]	@ 0x34
 800819e:	e307      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80081a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081a4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80081a8:	430b      	orrs	r3, r1
 80081aa:	d16b      	bne.n	8008284 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80081ac:	4b0d      	ldr	r3, [pc, #52]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80081ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081b2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80081b6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80081b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d127      	bne.n	800820e <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80081be:	4b09      	ldr	r3, [pc, #36]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 0320 	and.w	r3, r3, #32
 80081c6:	2b20      	cmp	r3, #32
 80081c8:	d11e      	bne.n	8008208 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80081ca:	4b06      	ldr	r3, [pc, #24]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d00c      	beq.n	80081f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 80081d6:	4b03      	ldr	r3, [pc, #12]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	0e1b      	lsrs	r3, r3, #24
 80081dc:	f003 030f 	and.w	r3, r3, #15
 80081e0:	e00d      	b.n	80081fe <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 80081e2:	bf00      	nop
 80081e4:	46020c00 	.word	0x46020c00
 80081e8:	0800becc 	.word	0x0800becc
 80081ec:	00f42400 	.word	0x00f42400
 80081f0:	4b94      	ldr	r3, [pc, #592]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80081f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80081f6:	041b      	lsls	r3, r3, #16
 80081f8:	0e1b      	lsrs	r3, r3, #24
 80081fa:	f003 030f 	and.w	r3, r3, #15
 80081fe:	4a92      	ldr	r2, [pc, #584]	@ (8008448 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8008200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008204:	637b      	str	r3, [r7, #52]	@ 0x34
 8008206:	e2d3      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8008208:	2300      	movs	r3, #0
 800820a:	637b      	str	r3, [r7, #52]	@ 0x34
 800820c:	e2d0      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800820e:	4b8d      	ldr	r3, [pc, #564]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008210:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008214:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008218:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800821c:	d112      	bne.n	8008244 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
 800821e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008220:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008224:	d10e      	bne.n	8008244 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008226:	4b87      	ldr	r3, [pc, #540]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008228:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800822c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008230:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008234:	d102      	bne.n	800823c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
 8008236:	23fa      	movs	r3, #250	@ 0xfa
 8008238:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800823a:	e2b9      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 800823c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008240:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008242:	e2b5      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008244:	4b7f      	ldr	r3, [pc, #508]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800824c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008250:	d106      	bne.n	8008260 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
 8008252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008254:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008258:	d102      	bne.n	8008260 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
 800825a:	4b7c      	ldr	r3, [pc, #496]	@ (800844c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800825c:	637b      	str	r3, [r7, #52]	@ 0x34
 800825e:	e2a7      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008260:	4b78      	ldr	r3, [pc, #480]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008262:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008266:	f003 0302 	and.w	r3, r3, #2
 800826a:	2b02      	cmp	r3, #2
 800826c:	d107      	bne.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 800826e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008270:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008274:	d103      	bne.n	800827e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
 8008276:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800827a:	637b      	str	r3, [r7, #52]	@ 0x34
 800827c:	e298      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800827e:	2300      	movs	r3, #0
 8008280:	637b      	str	r3, [r7, #52]	@ 0x34
 8008282:	e295      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8008284:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008288:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800828c:	430b      	orrs	r3, r1
 800828e:	d147      	bne.n	8008320 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008290:	4b6c      	ldr	r3, [pc, #432]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008296:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800829a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800829c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d103      	bne.n	80082aa <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80082a2:	f7fd fe69 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 80082a6:	6378      	str	r0, [r7, #52]	@ 0x34
 80082a8:	e282      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80082aa:	4b66      	ldr	r3, [pc, #408]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80082ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082b8:	d112      	bne.n	80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
 80082ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082c0:	d10e      	bne.n	80082e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80082c2:	4b60      	ldr	r3, [pc, #384]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80082c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082d0:	d102      	bne.n	80082d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
 80082d2:	23fa      	movs	r3, #250	@ 0xfa
 80082d4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80082d6:	e26b      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80082d8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80082dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80082de:	e267      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80082e0:	4b58      	ldr	r3, [pc, #352]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082ec:	d106      	bne.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 80082ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80082f4:	d102      	bne.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
 80082f6:	4b55      	ldr	r3, [pc, #340]	@ (800844c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80082f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80082fa:	e259      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80082fc:	4b51      	ldr	r3, [pc, #324]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80082fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b02      	cmp	r3, #2
 8008308:	d107      	bne.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
 800830a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800830c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008310:	d103      	bne.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
 8008312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008316:	637b      	str	r3, [r7, #52]	@ 0x34
 8008318:	e24a      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800831a:	2300      	movs	r3, #0
 800831c:	637b      	str	r3, [r7, #52]	@ 0x34
 800831e:	e247      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8008320:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008324:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8008328:	430b      	orrs	r3, r1
 800832a:	d12d      	bne.n	8008388 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800832c:	4b45      	ldr	r3, [pc, #276]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800832e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008332:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8008336:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8008338:	4b42      	ldr	r3, [pc, #264]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008340:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008344:	d105      	bne.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 8008346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008348:	2b00      	cmp	r3, #0
 800834a:	d102      	bne.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
 800834c:	4b3f      	ldr	r3, [pc, #252]	@ (800844c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800834e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008350:	e22e      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8008352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008354:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008358:	d107      	bne.n	800836a <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800835a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800835e:	4618      	mov	r0, r3
 8008360:	f7fe fc70 	bl	8006c44 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008366:	637b      	str	r3, [r7, #52]	@ 0x34
 8008368:	e222      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800836a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008370:	d107      	bne.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008372:	f107 0318 	add.w	r3, r7, #24
 8008376:	4618      	mov	r0, r3
 8008378:	f7fe fdbe 	bl	8006ef8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800837c:	69bb      	ldr	r3, [r7, #24]
 800837e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008380:	e216      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8008382:	2300      	movs	r3, #0
 8008384:	637b      	str	r3, [r7, #52]	@ 0x34
 8008386:	e213      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8008388:	e9d7 2300 	ldrd	r2, r3, [r7]
 800838c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8008390:	430b      	orrs	r3, r1
 8008392:	d15d      	bne.n	8008450 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008394:	4b2b      	ldr	r3, [pc, #172]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800839a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800839e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80083a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80083a6:	d028      	beq.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 80083a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80083ae:	d845      	bhi.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 80083b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083b6:	d013      	beq.n	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 80083b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083be:	d83d      	bhi.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 80083c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d004      	beq.n	80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 80083c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083cc:	d004      	beq.n	80083d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
 80083ce:	e035      	b.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80083d0:	f7fd fde6 	bl	8005fa0 <HAL_RCC_GetPCLK2Freq>
 80083d4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80083d6:	e1eb      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80083d8:	f7fd fcb2 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 80083dc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80083de:	e1e7      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80083e0:	4b18      	ldr	r3, [pc, #96]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083ec:	d102      	bne.n	80083f4 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
 80083ee:	4b17      	ldr	r3, [pc, #92]	@ (800844c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80083f0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80083f2:	e1dd      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80083f4:	2300      	movs	r3, #0
 80083f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083f8:	e1da      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80083fa:	4b12      	ldr	r3, [pc, #72]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 0320 	and.w	r3, r3, #32
 8008402:	2b20      	cmp	r3, #32
 8008404:	d117      	bne.n	8008436 <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008406:	4b0f      	ldr	r3, [pc, #60]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800840e:	2b00      	cmp	r3, #0
 8008410:	d005      	beq.n	800841e <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8008412:	4b0c      	ldr	r3, [pc, #48]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	0e1b      	lsrs	r3, r3, #24
 8008418:	f003 030f 	and.w	r3, r3, #15
 800841c:	e006      	b.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
 800841e:	4b09      	ldr	r3, [pc, #36]	@ (8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8008420:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008424:	041b      	lsls	r3, r3, #16
 8008426:	0e1b      	lsrs	r3, r3, #24
 8008428:	f003 030f 	and.w	r3, r3, #15
 800842c:	4a06      	ldr	r2, [pc, #24]	@ (8008448 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 800842e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008432:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008434:	e1bc      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8008436:	2300      	movs	r3, #0
 8008438:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800843a:	e1b9      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 800843c:	2300      	movs	r3, #0
 800843e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008440:	e1b6      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8008442:	bf00      	nop
 8008444:	46020c00 	.word	0x46020c00
 8008448:	0800becc 	.word	0x0800becc
 800844c:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8008450:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008454:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8008458:	430b      	orrs	r3, r1
 800845a:	d156      	bne.n	800850a <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800845c:	4ba5      	ldr	r3, [pc, #660]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800845e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008462:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008466:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800846e:	d028      	beq.n	80084c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
 8008470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008472:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008476:	d845      	bhi.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8008478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800847e:	d013      	beq.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
 8008480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008482:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008486:	d83d      	bhi.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8008488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848a:	2b00      	cmp	r3, #0
 800848c:	d004      	beq.n	8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 800848e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008494:	d004      	beq.n	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 8008496:	e035      	b.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8008498:	f7fd fd6e 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 800849c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800849e:	e187      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80084a0:	f7fd fc4e 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 80084a4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80084a6:	e183      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80084a8:	4b92      	ldr	r3, [pc, #584]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084b4:	d102      	bne.n	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
 80084b6:	4b90      	ldr	r3, [pc, #576]	@ (80086f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 80084b8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80084ba:	e179      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80084bc:	2300      	movs	r3, #0
 80084be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084c0:	e176      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80084c2:	4b8c      	ldr	r3, [pc, #560]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 0320 	and.w	r3, r3, #32
 80084ca:	2b20      	cmp	r3, #32
 80084cc:	d117      	bne.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80084ce:	4b89      	ldr	r3, [pc, #548]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d005      	beq.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
 80084da:	4b86      	ldr	r3, [pc, #536]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	0e1b      	lsrs	r3, r3, #24
 80084e0:	f003 030f 	and.w	r3, r3, #15
 80084e4:	e006      	b.n	80084f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
 80084e6:	4b83      	ldr	r3, [pc, #524]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80084e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80084ec:	041b      	lsls	r3, r3, #16
 80084ee:	0e1b      	lsrs	r3, r3, #24
 80084f0:	f003 030f 	and.w	r3, r3, #15
 80084f4:	4a81      	ldr	r2, [pc, #516]	@ (80086fc <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 80084f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084fa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80084fc:	e158      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80084fe:	2300      	movs	r3, #0
 8008500:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008502:	e155      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8008504:	2300      	movs	r3, #0
 8008506:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008508:	e152      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800850a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800850e:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8008512:	430b      	orrs	r3, r1
 8008514:	d177      	bne.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008516:	4b77      	ldr	r3, [pc, #476]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008518:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800851c:	f003 0318 	and.w	r3, r3, #24
 8008520:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008524:	2b18      	cmp	r3, #24
 8008526:	d86b      	bhi.n	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 8008528:	a201      	add	r2, pc, #4	@ (adr r2, 8008530 <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
 800852a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800852e:	bf00      	nop
 8008530:	08008595 	.word	0x08008595
 8008534:	08008601 	.word	0x08008601
 8008538:	08008601 	.word	0x08008601
 800853c:	08008601 	.word	0x08008601
 8008540:	08008601 	.word	0x08008601
 8008544:	08008601 	.word	0x08008601
 8008548:	08008601 	.word	0x08008601
 800854c:	08008601 	.word	0x08008601
 8008550:	0800859d 	.word	0x0800859d
 8008554:	08008601 	.word	0x08008601
 8008558:	08008601 	.word	0x08008601
 800855c:	08008601 	.word	0x08008601
 8008560:	08008601 	.word	0x08008601
 8008564:	08008601 	.word	0x08008601
 8008568:	08008601 	.word	0x08008601
 800856c:	08008601 	.word	0x08008601
 8008570:	080085a5 	.word	0x080085a5
 8008574:	08008601 	.word	0x08008601
 8008578:	08008601 	.word	0x08008601
 800857c:	08008601 	.word	0x08008601
 8008580:	08008601 	.word	0x08008601
 8008584:	08008601 	.word	0x08008601
 8008588:	08008601 	.word	0x08008601
 800858c:	08008601 	.word	0x08008601
 8008590:	080085bf 	.word	0x080085bf
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8008594:	f7fd fd18 	bl	8005fc8 <HAL_RCC_GetPCLK3Freq>
 8008598:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800859a:	e109      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800859c:	f7fd fbd0 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 80085a0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80085a2:	e105      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085a4:	4b53      	ldr	r3, [pc, #332]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085b0:	d102      	bne.n	80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
 80085b2:	4b51      	ldr	r3, [pc, #324]	@ (80086f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 80085b4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80085b6:	e0fb      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80085b8:	2300      	movs	r3, #0
 80085ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085bc:	e0f8      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80085be:	4b4d      	ldr	r3, [pc, #308]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f003 0320 	and.w	r3, r3, #32
 80085c6:	2b20      	cmp	r3, #32
 80085c8:	d117      	bne.n	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80085ca:	4b4a      	ldr	r3, [pc, #296]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d005      	beq.n	80085e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
 80085d6:	4b47      	ldr	r3, [pc, #284]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	0e1b      	lsrs	r3, r3, #24
 80085dc:	f003 030f 	and.w	r3, r3, #15
 80085e0:	e006      	b.n	80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 80085e2:	4b44      	ldr	r3, [pc, #272]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80085e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80085e8:	041b      	lsls	r3, r3, #16
 80085ea:	0e1b      	lsrs	r3, r3, #24
 80085ec:	f003 030f 	and.w	r3, r3, #15
 80085f0:	4a42      	ldr	r2, [pc, #264]	@ (80086fc <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 80085f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80085f6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80085f8:	e0da      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80085fa:	2300      	movs	r3, #0
 80085fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085fe:	e0d7      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8008600:	2300      	movs	r3, #0
 8008602:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008604:	e0d4      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8008606:	e9d7 2300 	ldrd	r2, r3, [r7]
 800860a:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800860e:	430b      	orrs	r3, r1
 8008610:	d155      	bne.n	80086be <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008612:	4b38      	ldr	r3, [pc, #224]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008614:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008618:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800861c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008624:	d013      	beq.n	800864e <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
 8008626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008628:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800862c:	d844      	bhi.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 800862e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008630:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008634:	d013      	beq.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
 8008636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008638:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800863c:	d83c      	bhi.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 800863e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008640:	2b00      	cmp	r3, #0
 8008642:	d014      	beq.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
 8008644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008646:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800864a:	d014      	beq.n	8008676 <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
 800864c:	e034      	b.n	80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800864e:	f107 0318 	add.w	r3, r7, #24
 8008652:	4618      	mov	r0, r3
 8008654:	f7fe fc50 	bl	8006ef8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800865c:	e0a8      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800865e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008662:	4618      	mov	r0, r3
 8008664:	f7fe faee 	bl	8006c44 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8008668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800866a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800866c:	e0a0      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800866e:	f7fd fb67 	bl	8005d40 <HAL_RCC_GetSysClockFreq>
 8008672:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008674:	e09c      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008676:	4b1f      	ldr	r3, [pc, #124]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f003 0320 	and.w	r3, r3, #32
 800867e:	2b20      	cmp	r3, #32
 8008680:	d117      	bne.n	80086b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008682:	4b1c      	ldr	r3, [pc, #112]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008684:	689b      	ldr	r3, [r3, #8]
 8008686:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800868a:	2b00      	cmp	r3, #0
 800868c:	d005      	beq.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800868e:	4b19      	ldr	r3, [pc, #100]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8008690:	689b      	ldr	r3, [r3, #8]
 8008692:	0e1b      	lsrs	r3, r3, #24
 8008694:	f003 030f 	and.w	r3, r3, #15
 8008698:	e006      	b.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 800869a:	4b16      	ldr	r3, [pc, #88]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800869c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086a0:	041b      	lsls	r3, r3, #16
 80086a2:	0e1b      	lsrs	r3, r3, #24
 80086a4:	f003 030f 	and.w	r3, r3, #15
 80086a8:	4a14      	ldr	r2, [pc, #80]	@ (80086fc <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 80086aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086ae:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80086b0:	e07e      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80086b2:	2300      	movs	r3, #0
 80086b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086b6:	e07b      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 80086b8:	2300      	movs	r3, #0
 80086ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086bc:	e078      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 80086be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086c2:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80086c6:	430b      	orrs	r3, r1
 80086c8:	d138      	bne.n	800873c <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80086ca:	4b0a      	ldr	r3, [pc, #40]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80086cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80086d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80086d4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80086d6:	4b07      	ldr	r3, [pc, #28]	@ (80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80086d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086dc:	f003 0302 	and.w	r3, r3, #2
 80086e0:	2b02      	cmp	r3, #2
 80086e2:	d10d      	bne.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 80086e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d10a      	bne.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
 80086ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80086f0:	e05e      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80086f2:	bf00      	nop
 80086f4:	46020c00 	.word	0x46020c00
 80086f8:	00f42400 	.word	0x00f42400
 80086fc:	0800becc 	.word	0x0800becc
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8008700:	4b2e      	ldr	r3, [pc, #184]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008702:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008706:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800870a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800870e:	d112      	bne.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
 8008710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008712:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008716:	d10e      	bne.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008718:	4b28      	ldr	r3, [pc, #160]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 800871a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800871e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008722:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008726:	d102      	bne.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
 8008728:	23fa      	movs	r3, #250	@ 0xfa
 800872a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800872c:	e040      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 800872e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008732:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008734:	e03c      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8008736:	2300      	movs	r3, #0
 8008738:	637b      	str	r3, [r7, #52]	@ 0x34
 800873a:	e039      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800873c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008740:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008744:	430b      	orrs	r3, r1
 8008746:	d131      	bne.n	80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008748:	4b1c      	ldr	r3, [pc, #112]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 800874a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800874e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008752:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008754:	4b19      	ldr	r3, [pc, #100]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800875c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008760:	d105      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
 8008762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008764:	2b00      	cmp	r3, #0
 8008766:	d102      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
 8008768:	4b15      	ldr	r3, [pc, #84]	@ (80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
 800876a:	637b      	str	r3, [r7, #52]	@ 0x34
 800876c:	e020      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800876e:	4b13      	ldr	r3, [pc, #76]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800877a:	d106      	bne.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 800877c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008782:	d102      	bne.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
 8008784:	4b0f      	ldr	r3, [pc, #60]	@ (80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
 8008786:	637b      	str	r3, [r7, #52]	@ 0x34
 8008788:	e012      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 800878a:	4b0c      	ldr	r3, [pc, #48]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008792:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008796:	d106      	bne.n	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 8008798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800879a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800879e:	d102      	bne.n	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
 80087a0:	4b09      	ldr	r3, [pc, #36]	@ (80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 80087a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087a4:	e004      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80087a6:	2300      	movs	r3, #0
 80087a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80087aa:	e001      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80087ac:	2300      	movs	r3, #0
 80087ae:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80087b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3738      	adds	r7, #56	@ 0x38
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
 80087ba:	bf00      	nop
 80087bc:	46020c00 	.word	0x46020c00
 80087c0:	02dc6c00 	.word	0x02dc6c00
 80087c4:	016e3600 	.word	0x016e3600
 80087c8:	00f42400 	.word	0x00f42400

080087cc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80087d4:	4b47      	ldr	r3, [pc, #284]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a46      	ldr	r2, [pc, #280]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 80087da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80087de:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80087e0:	f7f9 fab6 	bl	8001d50 <HAL_GetTick>
 80087e4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80087e6:	e008      	b.n	80087fa <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80087e8:	f7f9 fab2 	bl	8001d50 <HAL_GetTick>
 80087ec:	4602      	mov	r2, r0
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	1ad3      	subs	r3, r2, r3
 80087f2:	2b02      	cmp	r3, #2
 80087f4:	d901      	bls.n	80087fa <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80087f6:	2303      	movs	r3, #3
 80087f8:	e077      	b.n	80088ea <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80087fa:	4b3e      	ldr	r3, [pc, #248]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1f0      	bne.n	80087e8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008806:	4b3b      	ldr	r3, [pc, #236]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 8008808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800880a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800880e:	f023 0303 	bic.w	r3, r3, #3
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	6811      	ldr	r1, [r2, #0]
 8008816:	687a      	ldr	r2, [r7, #4]
 8008818:	6852      	ldr	r2, [r2, #4]
 800881a:	3a01      	subs	r2, #1
 800881c:	0212      	lsls	r2, r2, #8
 800881e:	430a      	orrs	r2, r1
 8008820:	4934      	ldr	r1, [pc, #208]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 8008822:	4313      	orrs	r3, r2
 8008824:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008826:	4b33      	ldr	r3, [pc, #204]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 8008828:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800882a:	4b33      	ldr	r3, [pc, #204]	@ (80088f8 <RCCEx_PLL2_Config+0x12c>)
 800882c:	4013      	ands	r3, r2
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	6892      	ldr	r2, [r2, #8]
 8008832:	3a01      	subs	r2, #1
 8008834:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008838:	687a      	ldr	r2, [r7, #4]
 800883a:	68d2      	ldr	r2, [r2, #12]
 800883c:	3a01      	subs	r2, #1
 800883e:	0252      	lsls	r2, r2, #9
 8008840:	b292      	uxth	r2, r2
 8008842:	4311      	orrs	r1, r2
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	6912      	ldr	r2, [r2, #16]
 8008848:	3a01      	subs	r2, #1
 800884a:	0412      	lsls	r2, r2, #16
 800884c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008850:	4311      	orrs	r1, r2
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	6952      	ldr	r2, [r2, #20]
 8008856:	3a01      	subs	r2, #1
 8008858:	0612      	lsls	r2, r2, #24
 800885a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800885e:	430a      	orrs	r2, r1
 8008860:	4924      	ldr	r1, [pc, #144]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 8008862:	4313      	orrs	r3, r2
 8008864:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008866:	4b23      	ldr	r3, [pc, #140]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 8008868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800886a:	f023 020c 	bic.w	r2, r3, #12
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	4920      	ldr	r1, [pc, #128]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 8008874:	4313      	orrs	r3, r2
 8008876:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008878:	4b1e      	ldr	r3, [pc, #120]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 800887a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6a1b      	ldr	r3, [r3, #32]
 8008880:	491c      	ldr	r1, [pc, #112]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 8008882:	4313      	orrs	r3, r2
 8008884:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008886:	4b1b      	ldr	r3, [pc, #108]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 8008888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800888a:	4a1a      	ldr	r2, [pc, #104]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 800888c:	f023 0310 	bic.w	r3, r3, #16
 8008890:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008892:	4b18      	ldr	r3, [pc, #96]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 8008894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008896:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800889a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	69d2      	ldr	r2, [r2, #28]
 80088a2:	00d2      	lsls	r2, r2, #3
 80088a4:	4913      	ldr	r1, [pc, #76]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 80088a6:	4313      	orrs	r3, r2
 80088a8:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80088aa:	4b12      	ldr	r3, [pc, #72]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 80088ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ae:	4a11      	ldr	r2, [pc, #68]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 80088b0:	f043 0310 	orr.w	r3, r3, #16
 80088b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80088b6:	4b0f      	ldr	r3, [pc, #60]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a0e      	ldr	r2, [pc, #56]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 80088bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80088c0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80088c2:	f7f9 fa45 	bl	8001d50 <HAL_GetTick>
 80088c6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80088c8:	e008      	b.n	80088dc <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80088ca:	f7f9 fa41 	bl	8001d50 <HAL_GetTick>
 80088ce:	4602      	mov	r2, r0
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	d901      	bls.n	80088dc <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80088d8:	2303      	movs	r3, #3
 80088da:	e006      	b.n	80088ea <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80088dc:	4b05      	ldr	r3, [pc, #20]	@ (80088f4 <RCCEx_PLL2_Config+0x128>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d0f0      	beq.n	80088ca <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80088e8:	2300      	movs	r3, #0

}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
 80088f2:	bf00      	nop
 80088f4:	46020c00 	.word	0x46020c00
 80088f8:	80800000 	.word	0x80800000

080088fc <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b084      	sub	sp, #16
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008904:	4b47      	ldr	r3, [pc, #284]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a46      	ldr	r2, [pc, #280]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 800890a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800890e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008910:	f7f9 fa1e 	bl	8001d50 <HAL_GetTick>
 8008914:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008916:	e008      	b.n	800892a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008918:	f7f9 fa1a 	bl	8001d50 <HAL_GetTick>
 800891c:	4602      	mov	r2, r0
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	1ad3      	subs	r3, r2, r3
 8008922:	2b02      	cmp	r3, #2
 8008924:	d901      	bls.n	800892a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008926:	2303      	movs	r3, #3
 8008928:	e077      	b.n	8008a1a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800892a:	4b3e      	ldr	r3, [pc, #248]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008932:	2b00      	cmp	r3, #0
 8008934:	d1f0      	bne.n	8008918 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008936:	4b3b      	ldr	r3, [pc, #236]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 8008938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800893a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800893e:	f023 0303 	bic.w	r3, r3, #3
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	6811      	ldr	r1, [r2, #0]
 8008946:	687a      	ldr	r2, [r7, #4]
 8008948:	6852      	ldr	r2, [r2, #4]
 800894a:	3a01      	subs	r2, #1
 800894c:	0212      	lsls	r2, r2, #8
 800894e:	430a      	orrs	r2, r1
 8008950:	4934      	ldr	r1, [pc, #208]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 8008952:	4313      	orrs	r3, r2
 8008954:	630b      	str	r3, [r1, #48]	@ 0x30
 8008956:	4b33      	ldr	r3, [pc, #204]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 8008958:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800895a:	4b33      	ldr	r3, [pc, #204]	@ (8008a28 <RCCEx_PLL3_Config+0x12c>)
 800895c:	4013      	ands	r3, r2
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	6892      	ldr	r2, [r2, #8]
 8008962:	3a01      	subs	r2, #1
 8008964:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	68d2      	ldr	r2, [r2, #12]
 800896c:	3a01      	subs	r2, #1
 800896e:	0252      	lsls	r2, r2, #9
 8008970:	b292      	uxth	r2, r2
 8008972:	4311      	orrs	r1, r2
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	6912      	ldr	r2, [r2, #16]
 8008978:	3a01      	subs	r2, #1
 800897a:	0412      	lsls	r2, r2, #16
 800897c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008980:	4311      	orrs	r1, r2
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	6952      	ldr	r2, [r2, #20]
 8008986:	3a01      	subs	r2, #1
 8008988:	0612      	lsls	r2, r2, #24
 800898a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800898e:	430a      	orrs	r2, r1
 8008990:	4924      	ldr	r1, [pc, #144]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 8008992:	4313      	orrs	r3, r2
 8008994:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8008996:	4b23      	ldr	r3, [pc, #140]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 8008998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800899a:	f023 020c 	bic.w	r2, r3, #12
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	699b      	ldr	r3, [r3, #24]
 80089a2:	4920      	ldr	r1, [pc, #128]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089a4:	4313      	orrs	r3, r2
 80089a6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80089a8:	4b1e      	ldr	r3, [pc, #120]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a1b      	ldr	r3, [r3, #32]
 80089b0:	491c      	ldr	r1, [pc, #112]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089b2:	4313      	orrs	r3, r2
 80089b4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80089b6:	4b1b      	ldr	r3, [pc, #108]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089ba:	4a1a      	ldr	r2, [pc, #104]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089bc:	f023 0310 	bic.w	r3, r3, #16
 80089c0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80089c2:	4b18      	ldr	r3, [pc, #96]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089ca:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	69d2      	ldr	r2, [r2, #28]
 80089d2:	00d2      	lsls	r2, r2, #3
 80089d4:	4913      	ldr	r1, [pc, #76]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089d6:	4313      	orrs	r3, r2
 80089d8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80089da:	4b12      	ldr	r3, [pc, #72]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089de:	4a11      	ldr	r2, [pc, #68]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089e0:	f043 0310 	orr.w	r3, r3, #16
 80089e4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80089e6:	4b0f      	ldr	r3, [pc, #60]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a0e      	ldr	r2, [pc, #56]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 80089ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80089f0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80089f2:	f7f9 f9ad 	bl	8001d50 <HAL_GetTick>
 80089f6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80089f8:	e008      	b.n	8008a0c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80089fa:	f7f9 f9a9 	bl	8001d50 <HAL_GetTick>
 80089fe:	4602      	mov	r2, r0
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	1ad3      	subs	r3, r2, r3
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	d901      	bls.n	8008a0c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008a08:	2303      	movs	r3, #3
 8008a0a:	e006      	b.n	8008a1a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008a0c:	4b05      	ldr	r3, [pc, #20]	@ (8008a24 <RCCEx_PLL3_Config+0x128>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d0f0      	beq.n	80089fa <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008a18:	2300      	movs	r3, #0
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3710      	adds	r7, #16
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}
 8008a22:	bf00      	nop
 8008a24:	46020c00 	.word	0x46020c00
 8008a28:	80800000 	.word	0x80800000

08008a2c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b084      	sub	sp, #16
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d101      	bne.n	8008a3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e0fb      	b.n	8008c36 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a7f      	ldr	r2, [pc, #508]	@ (8008c40 <HAL_SPI_Init+0x214>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d004      	beq.n	8008a52 <HAL_SPI_Init+0x26>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a7d      	ldr	r2, [pc, #500]	@ (8008c44 <HAL_SPI_Init+0x218>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	e000      	b.n	8008a54 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8008a52:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2200      	movs	r2, #0
 8008a58:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4a78      	ldr	r2, [pc, #480]	@ (8008c40 <HAL_SPI_Init+0x214>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d004      	beq.n	8008a6e <HAL_SPI_Init+0x42>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a76      	ldr	r2, [pc, #472]	@ (8008c44 <HAL_SPI_Init+0x218>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d105      	bne.n	8008a7a <HAL_SPI_Init+0x4e>
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	68db      	ldr	r3, [r3, #12]
 8008a72:	2b0f      	cmp	r3, #15
 8008a74:	d901      	bls.n	8008a7a <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8008a76:	2301      	movs	r3, #1
 8008a78:	e0dd      	b.n	8008c36 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 f8ec 	bl	8008c58 <SPI_GetPacketSize>
 8008a80:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a6e      	ldr	r2, [pc, #440]	@ (8008c40 <HAL_SPI_Init+0x214>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d004      	beq.n	8008a96 <HAL_SPI_Init+0x6a>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a6c      	ldr	r2, [pc, #432]	@ (8008c44 <HAL_SPI_Init+0x218>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d102      	bne.n	8008a9c <HAL_SPI_Init+0x70>
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2b08      	cmp	r3, #8
 8008a9a:	d816      	bhi.n	8008aca <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008aa0:	4a69      	ldr	r2, [pc, #420]	@ (8008c48 <HAL_SPI_Init+0x21c>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d00e      	beq.n	8008ac4 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a68      	ldr	r2, [pc, #416]	@ (8008c4c <HAL_SPI_Init+0x220>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d009      	beq.n	8008ac4 <HAL_SPI_Init+0x98>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a66      	ldr	r2, [pc, #408]	@ (8008c50 <HAL_SPI_Init+0x224>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d004      	beq.n	8008ac4 <HAL_SPI_Init+0x98>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a65      	ldr	r2, [pc, #404]	@ (8008c54 <HAL_SPI_Init+0x228>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d104      	bne.n	8008ace <HAL_SPI_Init+0xa2>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2b10      	cmp	r3, #16
 8008ac8:	d901      	bls.n	8008ace <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e0b3      	b.n	8008c36 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d106      	bne.n	8008ae8 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f7f8 fc24 	bl	8001330 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f022 0201 	bic.w	r2, r2, #1
 8008afe:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	689b      	ldr	r3, [r3, #8]
 8008b06:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008b0a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	699b      	ldr	r3, [r3, #24]
 8008b10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008b14:	d119      	bne.n	8008b4a <HAL_SPI_Init+0x11e>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b1e:	d103      	bne.n	8008b28 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d008      	beq.n	8008b3a <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d10c      	bne.n	8008b4a <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008b34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b38:	d107      	bne.n	8008b4a <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008b48:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d00f      	beq.n	8008b76 <HAL_SPI_Init+0x14a>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	2b06      	cmp	r3, #6
 8008b5c:	d90b      	bls.n	8008b76 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	430a      	orrs	r2, r1
 8008b72:	601a      	str	r2, [r3, #0]
 8008b74:	e007      	b.n	8008b86 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b84:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	69da      	ldr	r2, [r3, #28]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b8e:	431a      	orrs	r2, r3
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	431a      	orrs	r2, r3
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b98:	ea42 0103 	orr.w	r1, r2, r3
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	68da      	ldr	r2, [r3, #12]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bb0:	431a      	orrs	r2, r3
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bb6:	431a      	orrs	r2, r3
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	699b      	ldr	r3, [r3, #24]
 8008bbc:	431a      	orrs	r2, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	691b      	ldr	r3, [r3, #16]
 8008bc2:	431a      	orrs	r2, r3
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	695b      	ldr	r3, [r3, #20]
 8008bc8:	431a      	orrs	r2, r3
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6a1b      	ldr	r3, [r3, #32]
 8008bce:	431a      	orrs	r2, r3
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	431a      	orrs	r2, r3
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bda:	431a      	orrs	r2, r3
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	431a      	orrs	r2, r3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008be6:	431a      	orrs	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008bec:	431a      	orrs	r2, r3
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bf2:	ea42 0103 	orr.w	r1, r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	430a      	orrs	r2, r1
 8008c00:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00a      	beq.n	8008c24 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68db      	ldr	r3, [r3, #12]
 8008c14:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	430a      	orrs	r2, r1
 8008c22:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8008c34:	2300      	movs	r3, #0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3710      	adds	r7, #16
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}
 8008c3e:	bf00      	nop
 8008c40:	46002000 	.word	0x46002000
 8008c44:	56002000 	.word	0x56002000
 8008c48:	40013000 	.word	0x40013000
 8008c4c:	50013000 	.word	0x50013000
 8008c50:	40003800 	.word	0x40003800
 8008c54:	50003800 	.word	0x50003800

08008c58 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b085      	sub	sp, #20
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c64:	095b      	lsrs	r3, r3, #5
 8008c66:	3301      	adds	r3, #1
 8008c68:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68db      	ldr	r3, [r3, #12]
 8008c6e:	3301      	adds	r3, #1
 8008c70:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	3307      	adds	r3, #7
 8008c76:	08db      	lsrs	r3, r3, #3
 8008c78:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	68fa      	ldr	r2, [r7, #12]
 8008c7e:	fb02 f303 	mul.w	r3, r2, r3
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3714      	adds	r7, #20
 8008c86:	46bd      	mov	sp, r7
 8008c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8c:	4770      	bx	lr

08008c8e <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008c8e:	b480      	push	{r7}
 8008c90:	b083      	sub	sp, #12
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	6078      	str	r0, [r7, #4]
 8008c96:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d12e      	bne.n	8008d02 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d101      	bne.n	8008cb2 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008cae:	2302      	movs	r3, #2
 8008cb0:	e028      	b.n	8008d04 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2201      	movs	r2, #1
 8008cb6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2202      	movs	r2, #2
 8008cbe:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	681a      	ldr	r2, [r3, #0]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f022 0201 	bic.w	r2, r2, #1
 8008cd0:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8008cde:	ea42 0103 	orr.w	r1, r2, r3
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	689a      	ldr	r2, [r3, #8]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	430a      	orrs	r2, r1
 8008cec:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	e000      	b.n	8008d04 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8008d02:	2301      	movs	r3, #1
  }
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	370c      	adds	r7, #12
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr

08008d10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d101      	bne.n	8008d22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	e049      	b.n	8008db6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d28:	b2db      	uxtb	r3, r3
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d106      	bne.n	8008d3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2200      	movs	r2, #0
 8008d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f7f8 fbfe 	bl	8001538 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2202      	movs	r2, #2
 8008d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	3304      	adds	r3, #4
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	4610      	mov	r0, r2
 8008d50:	f000 fcda 	bl	8009708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2201      	movs	r2, #1
 8008d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2201      	movs	r2, #1
 8008d68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2201      	movs	r2, #1
 8008d70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2201      	movs	r2, #1
 8008d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2201      	movs	r2, #1
 8008d88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2201      	movs	r2, #1
 8008da8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2201      	movs	r2, #1
 8008db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008db4:	2300      	movs	r3, #0
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3708      	adds	r7, #8
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}

08008dbe <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008dbe:	b580      	push	{r7, lr}
 8008dc0:	b082      	sub	sp, #8
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d101      	bne.n	8008dd0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008dcc:	2301      	movs	r3, #1
 8008dce:	e049      	b.n	8008e64 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d106      	bne.n	8008dea <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 f841 	bl	8008e6c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2202      	movs	r2, #2
 8008dee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	3304      	adds	r3, #4
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	4610      	mov	r0, r2
 8008dfe:	f000 fc83 	bl	8009708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2201      	movs	r2, #1
 8008e06:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2201      	movs	r2, #1
 8008e16:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2201      	movs	r2, #1
 8008e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2201      	movs	r2, #1
 8008e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2201      	movs	r2, #1
 8008e36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2201      	movs	r2, #1
 8008e46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2201      	movs	r2, #1
 8008e56:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008e62:	2300      	movs	r3, #0
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3708      	adds	r7, #8
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b084      	sub	sp, #16
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d109      	bne.n	8008ea4 <HAL_TIM_OC_Start+0x24>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	bf14      	ite	ne
 8008e9c:	2301      	movne	r3, #1
 8008e9e:	2300      	moveq	r3, #0
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	e03c      	b.n	8008f1e <HAL_TIM_OC_Start+0x9e>
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	2b04      	cmp	r3, #4
 8008ea8:	d109      	bne.n	8008ebe <HAL_TIM_OC_Start+0x3e>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	bf14      	ite	ne
 8008eb6:	2301      	movne	r3, #1
 8008eb8:	2300      	moveq	r3, #0
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	e02f      	b.n	8008f1e <HAL_TIM_OC_Start+0x9e>
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	2b08      	cmp	r3, #8
 8008ec2:	d109      	bne.n	8008ed8 <HAL_TIM_OC_Start+0x58>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	bf14      	ite	ne
 8008ed0:	2301      	movne	r3, #1
 8008ed2:	2300      	moveq	r3, #0
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	e022      	b.n	8008f1e <HAL_TIM_OC_Start+0x9e>
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	2b0c      	cmp	r3, #12
 8008edc:	d109      	bne.n	8008ef2 <HAL_TIM_OC_Start+0x72>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	bf14      	ite	ne
 8008eea:	2301      	movne	r3, #1
 8008eec:	2300      	moveq	r3, #0
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	e015      	b.n	8008f1e <HAL_TIM_OC_Start+0x9e>
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	2b10      	cmp	r3, #16
 8008ef6:	d109      	bne.n	8008f0c <HAL_TIM_OC_Start+0x8c>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	bf14      	ite	ne
 8008f04:	2301      	movne	r3, #1
 8008f06:	2300      	moveq	r3, #0
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	e008      	b.n	8008f1e <HAL_TIM_OC_Start+0x9e>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	bf14      	ite	ne
 8008f18:	2301      	movne	r3, #1
 8008f1a:	2300      	moveq	r3, #0
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d001      	beq.n	8008f26 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8008f22:	2301      	movs	r3, #1
 8008f24:	e0d8      	b.n	80090d8 <HAL_TIM_OC_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d104      	bne.n	8008f36 <HAL_TIM_OC_Start+0xb6>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2202      	movs	r2, #2
 8008f30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f34:	e023      	b.n	8008f7e <HAL_TIM_OC_Start+0xfe>
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	2b04      	cmp	r3, #4
 8008f3a:	d104      	bne.n	8008f46 <HAL_TIM_OC_Start+0xc6>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2202      	movs	r2, #2
 8008f40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f44:	e01b      	b.n	8008f7e <HAL_TIM_OC_Start+0xfe>
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	2b08      	cmp	r3, #8
 8008f4a:	d104      	bne.n	8008f56 <HAL_TIM_OC_Start+0xd6>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2202      	movs	r2, #2
 8008f50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008f54:	e013      	b.n	8008f7e <HAL_TIM_OC_Start+0xfe>
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	2b0c      	cmp	r3, #12
 8008f5a:	d104      	bne.n	8008f66 <HAL_TIM_OC_Start+0xe6>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2202      	movs	r2, #2
 8008f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008f64:	e00b      	b.n	8008f7e <HAL_TIM_OC_Start+0xfe>
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	2b10      	cmp	r3, #16
 8008f6a:	d104      	bne.n	8008f76 <HAL_TIM_OC_Start+0xf6>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2202      	movs	r2, #2
 8008f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008f74:	e003      	b.n	8008f7e <HAL_TIM_OC_Start+0xfe>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2202      	movs	r2, #2
 8008f7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	2201      	movs	r2, #1
 8008f84:	6839      	ldr	r1, [r7, #0]
 8008f86:	4618      	mov	r0, r3
 8008f88:	f001 f930 	bl	800a1ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a53      	ldr	r2, [pc, #332]	@ (80090e0 <HAL_TIM_OC_Start+0x260>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d02c      	beq.n	8008ff0 <HAL_TIM_OC_Start+0x170>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4a52      	ldr	r2, [pc, #328]	@ (80090e4 <HAL_TIM_OC_Start+0x264>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d027      	beq.n	8008ff0 <HAL_TIM_OC_Start+0x170>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	4a50      	ldr	r2, [pc, #320]	@ (80090e8 <HAL_TIM_OC_Start+0x268>)
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d022      	beq.n	8008ff0 <HAL_TIM_OC_Start+0x170>
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	4a4f      	ldr	r2, [pc, #316]	@ (80090ec <HAL_TIM_OC_Start+0x26c>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d01d      	beq.n	8008ff0 <HAL_TIM_OC_Start+0x170>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a4d      	ldr	r2, [pc, #308]	@ (80090f0 <HAL_TIM_OC_Start+0x270>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d018      	beq.n	8008ff0 <HAL_TIM_OC_Start+0x170>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a4c      	ldr	r2, [pc, #304]	@ (80090f4 <HAL_TIM_OC_Start+0x274>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d013      	beq.n	8008ff0 <HAL_TIM_OC_Start+0x170>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a4a      	ldr	r2, [pc, #296]	@ (80090f8 <HAL_TIM_OC_Start+0x278>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d00e      	beq.n	8008ff0 <HAL_TIM_OC_Start+0x170>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a49      	ldr	r2, [pc, #292]	@ (80090fc <HAL_TIM_OC_Start+0x27c>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d009      	beq.n	8008ff0 <HAL_TIM_OC_Start+0x170>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a47      	ldr	r2, [pc, #284]	@ (8009100 <HAL_TIM_OC_Start+0x280>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d004      	beq.n	8008ff0 <HAL_TIM_OC_Start+0x170>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a46      	ldr	r2, [pc, #280]	@ (8009104 <HAL_TIM_OC_Start+0x284>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d101      	bne.n	8008ff4 <HAL_TIM_OC_Start+0x174>
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e000      	b.n	8008ff6 <HAL_TIM_OC_Start+0x176>
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d007      	beq.n	800900a <HAL_TIM_OC_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009008:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	4a34      	ldr	r2, [pc, #208]	@ (80090e0 <HAL_TIM_OC_Start+0x260>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d040      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4a32      	ldr	r2, [pc, #200]	@ (80090e4 <HAL_TIM_OC_Start+0x264>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d03b      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009026:	d036      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009030:	d031      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a34      	ldr	r2, [pc, #208]	@ (8009108 <HAL_TIM_OC_Start+0x288>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d02c      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a32      	ldr	r2, [pc, #200]	@ (800910c <HAL_TIM_OC_Start+0x28c>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d027      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a31      	ldr	r2, [pc, #196]	@ (8009110 <HAL_TIM_OC_Start+0x290>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d022      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a2f      	ldr	r2, [pc, #188]	@ (8009114 <HAL_TIM_OC_Start+0x294>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d01d      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a2e      	ldr	r2, [pc, #184]	@ (8009118 <HAL_TIM_OC_Start+0x298>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d018      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a2c      	ldr	r2, [pc, #176]	@ (800911c <HAL_TIM_OC_Start+0x29c>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d013      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a1d      	ldr	r2, [pc, #116]	@ (80090e8 <HAL_TIM_OC_Start+0x268>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d00e      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a1b      	ldr	r2, [pc, #108]	@ (80090ec <HAL_TIM_OC_Start+0x26c>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d009      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a1a      	ldr	r2, [pc, #104]	@ (80090f0 <HAL_TIM_OC_Start+0x270>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d004      	beq.n	8009096 <HAL_TIM_OC_Start+0x216>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a18      	ldr	r2, [pc, #96]	@ (80090f4 <HAL_TIM_OC_Start+0x274>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d115      	bne.n	80090c2 <HAL_TIM_OC_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	689a      	ldr	r2, [r3, #8]
 800909c:	4b20      	ldr	r3, [pc, #128]	@ (8009120 <HAL_TIM_OC_Start+0x2a0>)
 800909e:	4013      	ands	r3, r2
 80090a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2b06      	cmp	r3, #6
 80090a6:	d015      	beq.n	80090d4 <HAL_TIM_OC_Start+0x254>
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090ae:	d011      	beq.n	80090d4 <HAL_TIM_OC_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f042 0201 	orr.w	r2, r2, #1
 80090be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090c0:	e008      	b.n	80090d4 <HAL_TIM_OC_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f042 0201 	orr.w	r2, r2, #1
 80090d0:	601a      	str	r2, [r3, #0]
 80090d2:	e000      	b.n	80090d6 <HAL_TIM_OC_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80090d6:	2300      	movs	r3, #0
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3710      	adds	r7, #16
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	40012c00 	.word	0x40012c00
 80090e4:	50012c00 	.word	0x50012c00
 80090e8:	40013400 	.word	0x40013400
 80090ec:	50013400 	.word	0x50013400
 80090f0:	40014000 	.word	0x40014000
 80090f4:	50014000 	.word	0x50014000
 80090f8:	40014400 	.word	0x40014400
 80090fc:	50014400 	.word	0x50014400
 8009100:	40014800 	.word	0x40014800
 8009104:	50014800 	.word	0x50014800
 8009108:	40000400 	.word	0x40000400
 800910c:	50000400 	.word	0x50000400
 8009110:	40000800 	.word	0x40000800
 8009114:	50000800 	.word	0x50000800
 8009118:	40000c00 	.word	0x40000c00
 800911c:	50000c00 	.word	0x50000c00
 8009120:	00010007 	.word	0x00010007

08009124 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b082      	sub	sp, #8
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d101      	bne.n	8009136 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009132:	2301      	movs	r3, #1
 8009134:	e049      	b.n	80091ca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800913c:	b2db      	uxtb	r3, r3
 800913e:	2b00      	cmp	r3, #0
 8009140:	d106      	bne.n	8009150 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f000 f841 	bl	80091d2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2202      	movs	r2, #2
 8009154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	3304      	adds	r3, #4
 8009160:	4619      	mov	r1, r3
 8009162:	4610      	mov	r0, r2
 8009164:	f000 fad0 	bl	8009708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2201      	movs	r2, #1
 8009174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2201      	movs	r2, #1
 800918c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2201      	movs	r2, #1
 800919c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2201      	movs	r2, #1
 80091a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2201      	movs	r2, #1
 80091b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2201      	movs	r2, #1
 80091bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3708      	adds	r7, #8
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80091d2:	b480      	push	{r7}
 80091d4:	b083      	sub	sp, #12
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80091da:	bf00      	nop
 80091dc:	370c      	adds	r7, #12
 80091de:	46bd      	mov	sp, r7
 80091e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e4:	4770      	bx	lr
	...

080091e8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091f4:	2300      	movs	r3, #0
 80091f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d101      	bne.n	8009206 <HAL_TIM_OC_ConfigChannel+0x1e>
 8009202:	2302      	movs	r3, #2
 8009204:	e066      	b.n	80092d4 <HAL_TIM_OC_ConfigChannel+0xec>
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	2201      	movs	r2, #1
 800920a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2b14      	cmp	r3, #20
 8009212:	d857      	bhi.n	80092c4 <HAL_TIM_OC_ConfigChannel+0xdc>
 8009214:	a201      	add	r2, pc, #4	@ (adr r2, 800921c <HAL_TIM_OC_ConfigChannel+0x34>)
 8009216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800921a:	bf00      	nop
 800921c:	08009271 	.word	0x08009271
 8009220:	080092c5 	.word	0x080092c5
 8009224:	080092c5 	.word	0x080092c5
 8009228:	080092c5 	.word	0x080092c5
 800922c:	0800927f 	.word	0x0800927f
 8009230:	080092c5 	.word	0x080092c5
 8009234:	080092c5 	.word	0x080092c5
 8009238:	080092c5 	.word	0x080092c5
 800923c:	0800928d 	.word	0x0800928d
 8009240:	080092c5 	.word	0x080092c5
 8009244:	080092c5 	.word	0x080092c5
 8009248:	080092c5 	.word	0x080092c5
 800924c:	0800929b 	.word	0x0800929b
 8009250:	080092c5 	.word	0x080092c5
 8009254:	080092c5 	.word	0x080092c5
 8009258:	080092c5 	.word	0x080092c5
 800925c:	080092a9 	.word	0x080092a9
 8009260:	080092c5 	.word	0x080092c5
 8009264:	080092c5 	.word	0x080092c5
 8009268:	080092c5 	.word	0x080092c5
 800926c:	080092b7 	.word	0x080092b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	68b9      	ldr	r1, [r7, #8]
 8009276:	4618      	mov	r0, r3
 8009278:	f000 fb46 	bl	8009908 <TIM_OC1_SetConfig>
      break;
 800927c:	e025      	b.n	80092ca <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	68b9      	ldr	r1, [r7, #8]
 8009284:	4618      	mov	r0, r3
 8009286:	f000 fc01 	bl	8009a8c <TIM_OC2_SetConfig>
      break;
 800928a:	e01e      	b.n	80092ca <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	68b9      	ldr	r1, [r7, #8]
 8009292:	4618      	mov	r0, r3
 8009294:	f000 fcaa 	bl	8009bec <TIM_OC3_SetConfig>
      break;
 8009298:	e017      	b.n	80092ca <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	68b9      	ldr	r1, [r7, #8]
 80092a0:	4618      	mov	r0, r3
 80092a2:	f000 fd51 	bl	8009d48 <TIM_OC4_SetConfig>
      break;
 80092a6:	e010      	b.n	80092ca <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	68b9      	ldr	r1, [r7, #8]
 80092ae:	4618      	mov	r0, r3
 80092b0:	f000 fdfa 	bl	8009ea8 <TIM_OC5_SetConfig>
      break;
 80092b4:	e009      	b.n	80092ca <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	68b9      	ldr	r1, [r7, #8]
 80092bc:	4618      	mov	r0, r3
 80092be:	f000 fe75 	bl	8009fac <TIM_OC6_SetConfig>
      break;
 80092c2:	e002      	b.n	80092ca <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	75fb      	strb	r3, [r7, #23]
      break;
 80092c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80092d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3718      	adds	r7, #24
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b086      	sub	sp, #24
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80092e8:	2300      	movs	r3, #0
 80092ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80092f2:	2b01      	cmp	r3, #1
 80092f4:	d101      	bne.n	80092fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80092f6:	2302      	movs	r3, #2
 80092f8:	e0ff      	b.n	80094fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2201      	movs	r2, #1
 80092fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2b14      	cmp	r3, #20
 8009306:	f200 80f0 	bhi.w	80094ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800930a:	a201      	add	r2, pc, #4	@ (adr r2, 8009310 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800930c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009310:	08009365 	.word	0x08009365
 8009314:	080094eb 	.word	0x080094eb
 8009318:	080094eb 	.word	0x080094eb
 800931c:	080094eb 	.word	0x080094eb
 8009320:	080093a5 	.word	0x080093a5
 8009324:	080094eb 	.word	0x080094eb
 8009328:	080094eb 	.word	0x080094eb
 800932c:	080094eb 	.word	0x080094eb
 8009330:	080093e7 	.word	0x080093e7
 8009334:	080094eb 	.word	0x080094eb
 8009338:	080094eb 	.word	0x080094eb
 800933c:	080094eb 	.word	0x080094eb
 8009340:	08009427 	.word	0x08009427
 8009344:	080094eb 	.word	0x080094eb
 8009348:	080094eb 	.word	0x080094eb
 800934c:	080094eb 	.word	0x080094eb
 8009350:	08009469 	.word	0x08009469
 8009354:	080094eb 	.word	0x080094eb
 8009358:	080094eb 	.word	0x080094eb
 800935c:	080094eb 	.word	0x080094eb
 8009360:	080094a9 	.word	0x080094a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	68b9      	ldr	r1, [r7, #8]
 800936a:	4618      	mov	r0, r3
 800936c:	f000 facc 	bl	8009908 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	699a      	ldr	r2, [r3, #24]
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f042 0208 	orr.w	r2, r2, #8
 800937e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	699a      	ldr	r2, [r3, #24]
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f022 0204 	bic.w	r2, r2, #4
 800938e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	6999      	ldr	r1, [r3, #24]
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	691a      	ldr	r2, [r3, #16]
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	430a      	orrs	r2, r1
 80093a0:	619a      	str	r2, [r3, #24]
      break;
 80093a2:	e0a5      	b.n	80094f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	68b9      	ldr	r1, [r7, #8]
 80093aa:	4618      	mov	r0, r3
 80093ac:	f000 fb6e 	bl	8009a8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	699a      	ldr	r2, [r3, #24]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80093be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	699a      	ldr	r2, [r3, #24]
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80093ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	6999      	ldr	r1, [r3, #24]
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	691b      	ldr	r3, [r3, #16]
 80093da:	021a      	lsls	r2, r3, #8
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	430a      	orrs	r2, r1
 80093e2:	619a      	str	r2, [r3, #24]
      break;
 80093e4:	e084      	b.n	80094f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	68b9      	ldr	r1, [r7, #8]
 80093ec:	4618      	mov	r0, r3
 80093ee:	f000 fbfd 	bl	8009bec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	69da      	ldr	r2, [r3, #28]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f042 0208 	orr.w	r2, r2, #8
 8009400:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	69da      	ldr	r2, [r3, #28]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f022 0204 	bic.w	r2, r2, #4
 8009410:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	69d9      	ldr	r1, [r3, #28]
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	691a      	ldr	r2, [r3, #16]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	430a      	orrs	r2, r1
 8009422:	61da      	str	r2, [r3, #28]
      break;
 8009424:	e064      	b.n	80094f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	68b9      	ldr	r1, [r7, #8]
 800942c:	4618      	mov	r0, r3
 800942e:	f000 fc8b 	bl	8009d48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	69da      	ldr	r2, [r3, #28]
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009440:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	69da      	ldr	r2, [r3, #28]
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009450:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	69d9      	ldr	r1, [r3, #28]
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	691b      	ldr	r3, [r3, #16]
 800945c:	021a      	lsls	r2, r3, #8
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	430a      	orrs	r2, r1
 8009464:	61da      	str	r2, [r3, #28]
      break;
 8009466:	e043      	b.n	80094f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	68b9      	ldr	r1, [r7, #8]
 800946e:	4618      	mov	r0, r3
 8009470:	f000 fd1a 	bl	8009ea8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f042 0208 	orr.w	r2, r2, #8
 8009482:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f022 0204 	bic.w	r2, r2, #4
 8009492:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	691a      	ldr	r2, [r3, #16]
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	430a      	orrs	r2, r1
 80094a4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80094a6:	e023      	b.n	80094f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	68b9      	ldr	r1, [r7, #8]
 80094ae:	4618      	mov	r0, r3
 80094b0:	f000 fd7c 	bl	8009fac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094c2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80094d2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	691b      	ldr	r3, [r3, #16]
 80094de:	021a      	lsls	r2, r3, #8
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	430a      	orrs	r2, r1
 80094e6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80094e8:	e002      	b.n	80094f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80094ea:	2301      	movs	r3, #1
 80094ec:	75fb      	strb	r3, [r7, #23]
      break;
 80094ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2200      	movs	r2, #0
 80094f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80094f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3718      	adds	r7, #24
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
 8009502:	bf00      	nop

08009504 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b084      	sub	sp, #16
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800950e:	2300      	movs	r3, #0
 8009510:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009518:	2b01      	cmp	r3, #1
 800951a:	d101      	bne.n	8009520 <HAL_TIM_ConfigClockSource+0x1c>
 800951c:	2302      	movs	r3, #2
 800951e:	e0e6      	b.n	80096ee <HAL_TIM_ConfigClockSource+0x1ea>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2201      	movs	r2, #1
 8009524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2202      	movs	r2, #2
 800952c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800953e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009542:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009544:	68bb      	ldr	r3, [r7, #8]
 8009546:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800954a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	68ba      	ldr	r2, [r7, #8]
 8009552:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a67      	ldr	r2, [pc, #412]	@ (80096f8 <HAL_TIM_ConfigClockSource+0x1f4>)
 800955a:	4293      	cmp	r3, r2
 800955c:	f000 80b1 	beq.w	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 8009560:	4a65      	ldr	r2, [pc, #404]	@ (80096f8 <HAL_TIM_ConfigClockSource+0x1f4>)
 8009562:	4293      	cmp	r3, r2
 8009564:	f200 80b6 	bhi.w	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8009568:	4a64      	ldr	r2, [pc, #400]	@ (80096fc <HAL_TIM_ConfigClockSource+0x1f8>)
 800956a:	4293      	cmp	r3, r2
 800956c:	f000 80a9 	beq.w	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 8009570:	4a62      	ldr	r2, [pc, #392]	@ (80096fc <HAL_TIM_ConfigClockSource+0x1f8>)
 8009572:	4293      	cmp	r3, r2
 8009574:	f200 80ae 	bhi.w	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8009578:	4a61      	ldr	r2, [pc, #388]	@ (8009700 <HAL_TIM_ConfigClockSource+0x1fc>)
 800957a:	4293      	cmp	r3, r2
 800957c:	f000 80a1 	beq.w	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 8009580:	4a5f      	ldr	r2, [pc, #380]	@ (8009700 <HAL_TIM_ConfigClockSource+0x1fc>)
 8009582:	4293      	cmp	r3, r2
 8009584:	f200 80a6 	bhi.w	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8009588:	4a5e      	ldr	r2, [pc, #376]	@ (8009704 <HAL_TIM_ConfigClockSource+0x200>)
 800958a:	4293      	cmp	r3, r2
 800958c:	f000 8099 	beq.w	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 8009590:	4a5c      	ldr	r2, [pc, #368]	@ (8009704 <HAL_TIM_ConfigClockSource+0x200>)
 8009592:	4293      	cmp	r3, r2
 8009594:	f200 809e 	bhi.w	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8009598:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800959c:	f000 8091 	beq.w	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 80095a0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80095a4:	f200 8096 	bhi.w	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80095a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095ac:	f000 8089 	beq.w	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 80095b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095b4:	f200 808e 	bhi.w	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80095b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095bc:	d03e      	beq.n	800963c <HAL_TIM_ConfigClockSource+0x138>
 80095be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095c2:	f200 8087 	bhi.w	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80095c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095ca:	f000 8086 	beq.w	80096da <HAL_TIM_ConfigClockSource+0x1d6>
 80095ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095d2:	d87f      	bhi.n	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80095d4:	2b70      	cmp	r3, #112	@ 0x70
 80095d6:	d01a      	beq.n	800960e <HAL_TIM_ConfigClockSource+0x10a>
 80095d8:	2b70      	cmp	r3, #112	@ 0x70
 80095da:	d87b      	bhi.n	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80095dc:	2b60      	cmp	r3, #96	@ 0x60
 80095de:	d050      	beq.n	8009682 <HAL_TIM_ConfigClockSource+0x17e>
 80095e0:	2b60      	cmp	r3, #96	@ 0x60
 80095e2:	d877      	bhi.n	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80095e4:	2b50      	cmp	r3, #80	@ 0x50
 80095e6:	d03c      	beq.n	8009662 <HAL_TIM_ConfigClockSource+0x15e>
 80095e8:	2b50      	cmp	r3, #80	@ 0x50
 80095ea:	d873      	bhi.n	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80095ec:	2b40      	cmp	r3, #64	@ 0x40
 80095ee:	d058      	beq.n	80096a2 <HAL_TIM_ConfigClockSource+0x19e>
 80095f0:	2b40      	cmp	r3, #64	@ 0x40
 80095f2:	d86f      	bhi.n	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80095f4:	2b30      	cmp	r3, #48	@ 0x30
 80095f6:	d064      	beq.n	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 80095f8:	2b30      	cmp	r3, #48	@ 0x30
 80095fa:	d86b      	bhi.n	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 80095fc:	2b20      	cmp	r3, #32
 80095fe:	d060      	beq.n	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 8009600:	2b20      	cmp	r3, #32
 8009602:	d867      	bhi.n	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
 8009604:	2b00      	cmp	r3, #0
 8009606:	d05c      	beq.n	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 8009608:	2b10      	cmp	r3, #16
 800960a:	d05a      	beq.n	80096c2 <HAL_TIM_ConfigClockSource+0x1be>
 800960c:	e062      	b.n	80096d4 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800961e:	f000 fdc5 	bl	800a1ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009630:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	68ba      	ldr	r2, [r7, #8]
 8009638:	609a      	str	r2, [r3, #8]
      break;
 800963a:	e04f      	b.n	80096dc <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800964c:	f000 fdae 	bl	800a1ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	689a      	ldr	r2, [r3, #8]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800965e:	609a      	str	r2, [r3, #8]
      break;
 8009660:	e03c      	b.n	80096dc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800966e:	461a      	mov	r2, r3
 8009670:	f000 fd20 	bl	800a0b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	2150      	movs	r1, #80	@ 0x50
 800967a:	4618      	mov	r0, r3
 800967c:	f000 fd79 	bl	800a172 <TIM_ITRx_SetConfig>
      break;
 8009680:	e02c      	b.n	80096dc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800968e:	461a      	mov	r2, r3
 8009690:	f000 fd3f 	bl	800a112 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	2160      	movs	r1, #96	@ 0x60
 800969a:	4618      	mov	r0, r3
 800969c:	f000 fd69 	bl	800a172 <TIM_ITRx_SetConfig>
      break;
 80096a0:	e01c      	b.n	80096dc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80096ae:	461a      	mov	r2, r3
 80096b0:	f000 fd00 	bl	800a0b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2140      	movs	r1, #64	@ 0x40
 80096ba:	4618      	mov	r0, r3
 80096bc:	f000 fd59 	bl	800a172 <TIM_ITRx_SetConfig>
      break;
 80096c0:	e00c      	b.n	80096dc <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	4619      	mov	r1, r3
 80096cc:	4610      	mov	r0, r2
 80096ce:	f000 fd50 	bl	800a172 <TIM_ITRx_SetConfig>
      break;
 80096d2:	e003      	b.n	80096dc <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 80096d4:	2301      	movs	r3, #1
 80096d6:	73fb      	strb	r3, [r7, #15]
      break;
 80096d8:	e000      	b.n	80096dc <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 80096da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2201      	movs	r2, #1
 80096e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2200      	movs	r2, #0
 80096e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80096ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80096ee:	4618      	mov	r0, r3
 80096f0:	3710      	adds	r7, #16
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	00100070 	.word	0x00100070
 80096fc:	00100040 	.word	0x00100040
 8009700:	00100030 	.word	0x00100030
 8009704:	00100020 	.word	0x00100020

08009708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009708:	b480      	push	{r7}
 800970a:	b085      	sub	sp, #20
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	4a6b      	ldr	r2, [pc, #428]	@ (80098c8 <TIM_Base_SetConfig+0x1c0>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d02b      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	4a6a      	ldr	r2, [pc, #424]	@ (80098cc <TIM_Base_SetConfig+0x1c4>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d027      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800972e:	d023      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009736:	d01f      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	4a65      	ldr	r2, [pc, #404]	@ (80098d0 <TIM_Base_SetConfig+0x1c8>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d01b      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	4a64      	ldr	r2, [pc, #400]	@ (80098d4 <TIM_Base_SetConfig+0x1cc>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d017      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	4a63      	ldr	r2, [pc, #396]	@ (80098d8 <TIM_Base_SetConfig+0x1d0>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d013      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a62      	ldr	r2, [pc, #392]	@ (80098dc <TIM_Base_SetConfig+0x1d4>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d00f      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	4a61      	ldr	r2, [pc, #388]	@ (80098e0 <TIM_Base_SetConfig+0x1d8>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d00b      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a60      	ldr	r2, [pc, #384]	@ (80098e4 <TIM_Base_SetConfig+0x1dc>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d007      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	4a5f      	ldr	r2, [pc, #380]	@ (80098e8 <TIM_Base_SetConfig+0x1e0>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d003      	beq.n	8009778 <TIM_Base_SetConfig+0x70>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	4a5e      	ldr	r2, [pc, #376]	@ (80098ec <TIM_Base_SetConfig+0x1e4>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d108      	bne.n	800978a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800977e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	4313      	orrs	r3, r2
 8009788:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	4a4e      	ldr	r2, [pc, #312]	@ (80098c8 <TIM_Base_SetConfig+0x1c0>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d043      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	4a4d      	ldr	r2, [pc, #308]	@ (80098cc <TIM_Base_SetConfig+0x1c4>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d03f      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097a0:	d03b      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80097a8:	d037      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	4a48      	ldr	r2, [pc, #288]	@ (80098d0 <TIM_Base_SetConfig+0x1c8>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d033      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	4a47      	ldr	r2, [pc, #284]	@ (80098d4 <TIM_Base_SetConfig+0x1cc>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d02f      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a46      	ldr	r2, [pc, #280]	@ (80098d8 <TIM_Base_SetConfig+0x1d0>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d02b      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a45      	ldr	r2, [pc, #276]	@ (80098dc <TIM_Base_SetConfig+0x1d4>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d027      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a44      	ldr	r2, [pc, #272]	@ (80098e0 <TIM_Base_SetConfig+0x1d8>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d023      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a43      	ldr	r2, [pc, #268]	@ (80098e4 <TIM_Base_SetConfig+0x1dc>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d01f      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4a42      	ldr	r2, [pc, #264]	@ (80098e8 <TIM_Base_SetConfig+0x1e0>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d01b      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	4a41      	ldr	r2, [pc, #260]	@ (80098ec <TIM_Base_SetConfig+0x1e4>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d017      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4a40      	ldr	r2, [pc, #256]	@ (80098f0 <TIM_Base_SetConfig+0x1e8>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d013      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	4a3f      	ldr	r2, [pc, #252]	@ (80098f4 <TIM_Base_SetConfig+0x1ec>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d00f      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	4a3e      	ldr	r2, [pc, #248]	@ (80098f8 <TIM_Base_SetConfig+0x1f0>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d00b      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	4a3d      	ldr	r2, [pc, #244]	@ (80098fc <TIM_Base_SetConfig+0x1f4>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d007      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	4a3c      	ldr	r2, [pc, #240]	@ (8009900 <TIM_Base_SetConfig+0x1f8>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d003      	beq.n	800981a <TIM_Base_SetConfig+0x112>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	4a3b      	ldr	r2, [pc, #236]	@ (8009904 <TIM_Base_SetConfig+0x1fc>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d108      	bne.n	800982c <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009820:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	68fa      	ldr	r2, [r7, #12]
 8009828:	4313      	orrs	r3, r2
 800982a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	695b      	ldr	r3, [r3, #20]
 8009836:	4313      	orrs	r3, r2
 8009838:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	689a      	ldr	r2, [r3, #8]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	681a      	ldr	r2, [r3, #0]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4a1e      	ldr	r2, [pc, #120]	@ (80098c8 <TIM_Base_SetConfig+0x1c0>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d023      	beq.n	800989a <TIM_Base_SetConfig+0x192>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a1d      	ldr	r2, [pc, #116]	@ (80098cc <TIM_Base_SetConfig+0x1c4>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d01f      	beq.n	800989a <TIM_Base_SetConfig+0x192>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a22      	ldr	r2, [pc, #136]	@ (80098e8 <TIM_Base_SetConfig+0x1e0>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d01b      	beq.n	800989a <TIM_Base_SetConfig+0x192>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a21      	ldr	r2, [pc, #132]	@ (80098ec <TIM_Base_SetConfig+0x1e4>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d017      	beq.n	800989a <TIM_Base_SetConfig+0x192>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a20      	ldr	r2, [pc, #128]	@ (80098f0 <TIM_Base_SetConfig+0x1e8>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d013      	beq.n	800989a <TIM_Base_SetConfig+0x192>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	4a1f      	ldr	r2, [pc, #124]	@ (80098f4 <TIM_Base_SetConfig+0x1ec>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d00f      	beq.n	800989a <TIM_Base_SetConfig+0x192>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	4a1e      	ldr	r2, [pc, #120]	@ (80098f8 <TIM_Base_SetConfig+0x1f0>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d00b      	beq.n	800989a <TIM_Base_SetConfig+0x192>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4a1d      	ldr	r2, [pc, #116]	@ (80098fc <TIM_Base_SetConfig+0x1f4>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d007      	beq.n	800989a <TIM_Base_SetConfig+0x192>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	4a1c      	ldr	r2, [pc, #112]	@ (8009900 <TIM_Base_SetConfig+0x1f8>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d003      	beq.n	800989a <TIM_Base_SetConfig+0x192>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	4a1b      	ldr	r2, [pc, #108]	@ (8009904 <TIM_Base_SetConfig+0x1fc>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d103      	bne.n	80098a2 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	691a      	ldr	r2, [r3, #16]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f043 0204 	orr.w	r2, r3, #4
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2201      	movs	r2, #1
 80098b2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	68fa      	ldr	r2, [r7, #12]
 80098b8:	601a      	str	r2, [r3, #0]
}
 80098ba:	bf00      	nop
 80098bc:	3714      	adds	r7, #20
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr
 80098c6:	bf00      	nop
 80098c8:	40012c00 	.word	0x40012c00
 80098cc:	50012c00 	.word	0x50012c00
 80098d0:	40000400 	.word	0x40000400
 80098d4:	50000400 	.word	0x50000400
 80098d8:	40000800 	.word	0x40000800
 80098dc:	50000800 	.word	0x50000800
 80098e0:	40000c00 	.word	0x40000c00
 80098e4:	50000c00 	.word	0x50000c00
 80098e8:	40013400 	.word	0x40013400
 80098ec:	50013400 	.word	0x50013400
 80098f0:	40014000 	.word	0x40014000
 80098f4:	50014000 	.word	0x50014000
 80098f8:	40014400 	.word	0x40014400
 80098fc:	50014400 	.word	0x50014400
 8009900:	40014800 	.word	0x40014800
 8009904:	50014800 	.word	0x50014800

08009908 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009908:	b480      	push	{r7}
 800990a:	b087      	sub	sp, #28
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6a1b      	ldr	r3, [r3, #32]
 8009916:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6a1b      	ldr	r3, [r3, #32]
 800991c:	f023 0201 	bic.w	r2, r3, #1
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	699b      	ldr	r3, [r3, #24]
 800992e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800993a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f023 0303 	bic.w	r3, r3, #3
 8009942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	68fa      	ldr	r2, [r7, #12]
 800994a:	4313      	orrs	r3, r2
 800994c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	f023 0302 	bic.w	r3, r3, #2
 8009954:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	697a      	ldr	r2, [r7, #20]
 800995c:	4313      	orrs	r3, r2
 800995e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	4a40      	ldr	r2, [pc, #256]	@ (8009a64 <TIM_OC1_SetConfig+0x15c>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d023      	beq.n	80099b0 <TIM_OC1_SetConfig+0xa8>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	4a3f      	ldr	r2, [pc, #252]	@ (8009a68 <TIM_OC1_SetConfig+0x160>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d01f      	beq.n	80099b0 <TIM_OC1_SetConfig+0xa8>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4a3e      	ldr	r2, [pc, #248]	@ (8009a6c <TIM_OC1_SetConfig+0x164>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d01b      	beq.n	80099b0 <TIM_OC1_SetConfig+0xa8>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	4a3d      	ldr	r2, [pc, #244]	@ (8009a70 <TIM_OC1_SetConfig+0x168>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d017      	beq.n	80099b0 <TIM_OC1_SetConfig+0xa8>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4a3c      	ldr	r2, [pc, #240]	@ (8009a74 <TIM_OC1_SetConfig+0x16c>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d013      	beq.n	80099b0 <TIM_OC1_SetConfig+0xa8>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	4a3b      	ldr	r2, [pc, #236]	@ (8009a78 <TIM_OC1_SetConfig+0x170>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d00f      	beq.n	80099b0 <TIM_OC1_SetConfig+0xa8>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	4a3a      	ldr	r2, [pc, #232]	@ (8009a7c <TIM_OC1_SetConfig+0x174>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d00b      	beq.n	80099b0 <TIM_OC1_SetConfig+0xa8>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	4a39      	ldr	r2, [pc, #228]	@ (8009a80 <TIM_OC1_SetConfig+0x178>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d007      	beq.n	80099b0 <TIM_OC1_SetConfig+0xa8>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	4a38      	ldr	r2, [pc, #224]	@ (8009a84 <TIM_OC1_SetConfig+0x17c>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d003      	beq.n	80099b0 <TIM_OC1_SetConfig+0xa8>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	4a37      	ldr	r2, [pc, #220]	@ (8009a88 <TIM_OC1_SetConfig+0x180>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d10c      	bne.n	80099ca <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	f023 0308 	bic.w	r3, r3, #8
 80099b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	68db      	ldr	r3, [r3, #12]
 80099bc:	697a      	ldr	r2, [r7, #20]
 80099be:	4313      	orrs	r3, r2
 80099c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	f023 0304 	bic.w	r3, r3, #4
 80099c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	4a25      	ldr	r2, [pc, #148]	@ (8009a64 <TIM_OC1_SetConfig+0x15c>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d023      	beq.n	8009a1a <TIM_OC1_SetConfig+0x112>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	4a24      	ldr	r2, [pc, #144]	@ (8009a68 <TIM_OC1_SetConfig+0x160>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d01f      	beq.n	8009a1a <TIM_OC1_SetConfig+0x112>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	4a23      	ldr	r2, [pc, #140]	@ (8009a6c <TIM_OC1_SetConfig+0x164>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d01b      	beq.n	8009a1a <TIM_OC1_SetConfig+0x112>
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	4a22      	ldr	r2, [pc, #136]	@ (8009a70 <TIM_OC1_SetConfig+0x168>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d017      	beq.n	8009a1a <TIM_OC1_SetConfig+0x112>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	4a21      	ldr	r2, [pc, #132]	@ (8009a74 <TIM_OC1_SetConfig+0x16c>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d013      	beq.n	8009a1a <TIM_OC1_SetConfig+0x112>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	4a20      	ldr	r2, [pc, #128]	@ (8009a78 <TIM_OC1_SetConfig+0x170>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d00f      	beq.n	8009a1a <TIM_OC1_SetConfig+0x112>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a1f      	ldr	r2, [pc, #124]	@ (8009a7c <TIM_OC1_SetConfig+0x174>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d00b      	beq.n	8009a1a <TIM_OC1_SetConfig+0x112>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	4a1e      	ldr	r2, [pc, #120]	@ (8009a80 <TIM_OC1_SetConfig+0x178>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d007      	beq.n	8009a1a <TIM_OC1_SetConfig+0x112>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8009a84 <TIM_OC1_SetConfig+0x17c>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d003      	beq.n	8009a1a <TIM_OC1_SetConfig+0x112>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	4a1c      	ldr	r2, [pc, #112]	@ (8009a88 <TIM_OC1_SetConfig+0x180>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d111      	bne.n	8009a3e <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009a28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	695b      	ldr	r3, [r3, #20]
 8009a2e:	693a      	ldr	r2, [r7, #16]
 8009a30:	4313      	orrs	r3, r2
 8009a32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	699b      	ldr	r3, [r3, #24]
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	693a      	ldr	r2, [r7, #16]
 8009a42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	68fa      	ldr	r2, [r7, #12]
 8009a48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	697a      	ldr	r2, [r7, #20]
 8009a56:	621a      	str	r2, [r3, #32]
}
 8009a58:	bf00      	nop
 8009a5a:	371c      	adds	r7, #28
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr
 8009a64:	40012c00 	.word	0x40012c00
 8009a68:	50012c00 	.word	0x50012c00
 8009a6c:	40013400 	.word	0x40013400
 8009a70:	50013400 	.word	0x50013400
 8009a74:	40014000 	.word	0x40014000
 8009a78:	50014000 	.word	0x50014000
 8009a7c:	40014400 	.word	0x40014400
 8009a80:	50014400 	.word	0x50014400
 8009a84:	40014800 	.word	0x40014800
 8009a88:	50014800 	.word	0x50014800

08009a8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b087      	sub	sp, #28
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6a1b      	ldr	r3, [r3, #32]
 8009a9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a1b      	ldr	r3, [r3, #32]
 8009aa0:	f023 0210 	bic.w	r2, r3, #16
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	685b      	ldr	r3, [r3, #4]
 8009aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	699b      	ldr	r3, [r3, #24]
 8009ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009aba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ac6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	021b      	lsls	r3, r3, #8
 8009ace:	68fa      	ldr	r2, [r7, #12]
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	f023 0320 	bic.w	r3, r3, #32
 8009ada:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	689b      	ldr	r3, [r3, #8]
 8009ae0:	011b      	lsls	r3, r3, #4
 8009ae2:	697a      	ldr	r2, [r7, #20]
 8009ae4:	4313      	orrs	r3, r2
 8009ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4a36      	ldr	r2, [pc, #216]	@ (8009bc4 <TIM_OC2_SetConfig+0x138>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d00b      	beq.n	8009b08 <TIM_OC2_SetConfig+0x7c>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	4a35      	ldr	r2, [pc, #212]	@ (8009bc8 <TIM_OC2_SetConfig+0x13c>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d007      	beq.n	8009b08 <TIM_OC2_SetConfig+0x7c>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	4a34      	ldr	r2, [pc, #208]	@ (8009bcc <TIM_OC2_SetConfig+0x140>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d003      	beq.n	8009b08 <TIM_OC2_SetConfig+0x7c>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	4a33      	ldr	r2, [pc, #204]	@ (8009bd0 <TIM_OC2_SetConfig+0x144>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d10d      	bne.n	8009b24 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	011b      	lsls	r3, r3, #4
 8009b16:	697a      	ldr	r2, [r7, #20]
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	4a27      	ldr	r2, [pc, #156]	@ (8009bc4 <TIM_OC2_SetConfig+0x138>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d023      	beq.n	8009b74 <TIM_OC2_SetConfig+0xe8>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	4a26      	ldr	r2, [pc, #152]	@ (8009bc8 <TIM_OC2_SetConfig+0x13c>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d01f      	beq.n	8009b74 <TIM_OC2_SetConfig+0xe8>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	4a25      	ldr	r2, [pc, #148]	@ (8009bcc <TIM_OC2_SetConfig+0x140>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d01b      	beq.n	8009b74 <TIM_OC2_SetConfig+0xe8>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a24      	ldr	r2, [pc, #144]	@ (8009bd0 <TIM_OC2_SetConfig+0x144>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d017      	beq.n	8009b74 <TIM_OC2_SetConfig+0xe8>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	4a23      	ldr	r2, [pc, #140]	@ (8009bd4 <TIM_OC2_SetConfig+0x148>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d013      	beq.n	8009b74 <TIM_OC2_SetConfig+0xe8>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	4a22      	ldr	r2, [pc, #136]	@ (8009bd8 <TIM_OC2_SetConfig+0x14c>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d00f      	beq.n	8009b74 <TIM_OC2_SetConfig+0xe8>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	4a21      	ldr	r2, [pc, #132]	@ (8009bdc <TIM_OC2_SetConfig+0x150>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d00b      	beq.n	8009b74 <TIM_OC2_SetConfig+0xe8>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	4a20      	ldr	r2, [pc, #128]	@ (8009be0 <TIM_OC2_SetConfig+0x154>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d007      	beq.n	8009b74 <TIM_OC2_SetConfig+0xe8>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	4a1f      	ldr	r2, [pc, #124]	@ (8009be4 <TIM_OC2_SetConfig+0x158>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d003      	beq.n	8009b74 <TIM_OC2_SetConfig+0xe8>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	4a1e      	ldr	r2, [pc, #120]	@ (8009be8 <TIM_OC2_SetConfig+0x15c>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d113      	bne.n	8009b9c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009b7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009b82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	695b      	ldr	r3, [r3, #20]
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	693a      	ldr	r2, [r7, #16]
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	699b      	ldr	r3, [r3, #24]
 8009b94:	009b      	lsls	r3, r3, #2
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	693a      	ldr	r2, [r7, #16]
 8009ba0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	68fa      	ldr	r2, [r7, #12]
 8009ba6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	685a      	ldr	r2, [r3, #4]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	697a      	ldr	r2, [r7, #20]
 8009bb4:	621a      	str	r2, [r3, #32]
}
 8009bb6:	bf00      	nop
 8009bb8:	371c      	adds	r7, #28
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc0:	4770      	bx	lr
 8009bc2:	bf00      	nop
 8009bc4:	40012c00 	.word	0x40012c00
 8009bc8:	50012c00 	.word	0x50012c00
 8009bcc:	40013400 	.word	0x40013400
 8009bd0:	50013400 	.word	0x50013400
 8009bd4:	40014000 	.word	0x40014000
 8009bd8:	50014000 	.word	0x50014000
 8009bdc:	40014400 	.word	0x40014400
 8009be0:	50014400 	.word	0x50014400
 8009be4:	40014800 	.word	0x40014800
 8009be8:	50014800 	.word	0x50014800

08009bec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b087      	sub	sp, #28
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6a1b      	ldr	r3, [r3, #32]
 8009bfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6a1b      	ldr	r3, [r3, #32]
 8009c00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	69db      	ldr	r3, [r3, #28]
 8009c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f023 0303 	bic.w	r3, r3, #3
 8009c26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	68fa      	ldr	r2, [r7, #12]
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009c38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	021b      	lsls	r3, r3, #8
 8009c40:	697a      	ldr	r2, [r7, #20]
 8009c42:	4313      	orrs	r3, r2
 8009c44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	4a35      	ldr	r2, [pc, #212]	@ (8009d20 <TIM_OC3_SetConfig+0x134>)
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d00b      	beq.n	8009c66 <TIM_OC3_SetConfig+0x7a>
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	4a34      	ldr	r2, [pc, #208]	@ (8009d24 <TIM_OC3_SetConfig+0x138>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d007      	beq.n	8009c66 <TIM_OC3_SetConfig+0x7a>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	4a33      	ldr	r2, [pc, #204]	@ (8009d28 <TIM_OC3_SetConfig+0x13c>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d003      	beq.n	8009c66 <TIM_OC3_SetConfig+0x7a>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	4a32      	ldr	r2, [pc, #200]	@ (8009d2c <TIM_OC3_SetConfig+0x140>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d10d      	bne.n	8009c82 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009c6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	68db      	ldr	r3, [r3, #12]
 8009c72:	021b      	lsls	r3, r3, #8
 8009c74:	697a      	ldr	r2, [r7, #20]
 8009c76:	4313      	orrs	r3, r2
 8009c78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009c80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	4a26      	ldr	r2, [pc, #152]	@ (8009d20 <TIM_OC3_SetConfig+0x134>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d023      	beq.n	8009cd2 <TIM_OC3_SetConfig+0xe6>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	4a25      	ldr	r2, [pc, #148]	@ (8009d24 <TIM_OC3_SetConfig+0x138>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d01f      	beq.n	8009cd2 <TIM_OC3_SetConfig+0xe6>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	4a24      	ldr	r2, [pc, #144]	@ (8009d28 <TIM_OC3_SetConfig+0x13c>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d01b      	beq.n	8009cd2 <TIM_OC3_SetConfig+0xe6>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	4a23      	ldr	r2, [pc, #140]	@ (8009d2c <TIM_OC3_SetConfig+0x140>)
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d017      	beq.n	8009cd2 <TIM_OC3_SetConfig+0xe6>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	4a22      	ldr	r2, [pc, #136]	@ (8009d30 <TIM_OC3_SetConfig+0x144>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d013      	beq.n	8009cd2 <TIM_OC3_SetConfig+0xe6>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4a21      	ldr	r2, [pc, #132]	@ (8009d34 <TIM_OC3_SetConfig+0x148>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d00f      	beq.n	8009cd2 <TIM_OC3_SetConfig+0xe6>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	4a20      	ldr	r2, [pc, #128]	@ (8009d38 <TIM_OC3_SetConfig+0x14c>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d00b      	beq.n	8009cd2 <TIM_OC3_SetConfig+0xe6>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	4a1f      	ldr	r2, [pc, #124]	@ (8009d3c <TIM_OC3_SetConfig+0x150>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d007      	beq.n	8009cd2 <TIM_OC3_SetConfig+0xe6>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	4a1e      	ldr	r2, [pc, #120]	@ (8009d40 <TIM_OC3_SetConfig+0x154>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d003      	beq.n	8009cd2 <TIM_OC3_SetConfig+0xe6>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	4a1d      	ldr	r2, [pc, #116]	@ (8009d44 <TIM_OC3_SetConfig+0x158>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d113      	bne.n	8009cfa <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009cd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	695b      	ldr	r3, [r3, #20]
 8009ce6:	011b      	lsls	r3, r3, #4
 8009ce8:	693a      	ldr	r2, [r7, #16]
 8009cea:	4313      	orrs	r3, r2
 8009cec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	699b      	ldr	r3, [r3, #24]
 8009cf2:	011b      	lsls	r3, r3, #4
 8009cf4:	693a      	ldr	r2, [r7, #16]
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	693a      	ldr	r2, [r7, #16]
 8009cfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	68fa      	ldr	r2, [r7, #12]
 8009d04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	685a      	ldr	r2, [r3, #4]
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	697a      	ldr	r2, [r7, #20]
 8009d12:	621a      	str	r2, [r3, #32]
}
 8009d14:	bf00      	nop
 8009d16:	371c      	adds	r7, #28
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr
 8009d20:	40012c00 	.word	0x40012c00
 8009d24:	50012c00 	.word	0x50012c00
 8009d28:	40013400 	.word	0x40013400
 8009d2c:	50013400 	.word	0x50013400
 8009d30:	40014000 	.word	0x40014000
 8009d34:	50014000 	.word	0x50014000
 8009d38:	40014400 	.word	0x40014400
 8009d3c:	50014400 	.word	0x50014400
 8009d40:	40014800 	.word	0x40014800
 8009d44:	50014800 	.word	0x50014800

08009d48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b087      	sub	sp, #28
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6a1b      	ldr	r3, [r3, #32]
 8009d56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6a1b      	ldr	r3, [r3, #32]
 8009d5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	69db      	ldr	r3, [r3, #28]
 8009d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009d76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	021b      	lsls	r3, r3, #8
 8009d8a:	68fa      	ldr	r2, [r7, #12]
 8009d8c:	4313      	orrs	r3, r2
 8009d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d90:	697b      	ldr	r3, [r7, #20]
 8009d92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009d96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	031b      	lsls	r3, r3, #12
 8009d9e:	697a      	ldr	r2, [r7, #20]
 8009da0:	4313      	orrs	r3, r2
 8009da2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	4a36      	ldr	r2, [pc, #216]	@ (8009e80 <TIM_OC4_SetConfig+0x138>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d00b      	beq.n	8009dc4 <TIM_OC4_SetConfig+0x7c>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	4a35      	ldr	r2, [pc, #212]	@ (8009e84 <TIM_OC4_SetConfig+0x13c>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d007      	beq.n	8009dc4 <TIM_OC4_SetConfig+0x7c>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	4a34      	ldr	r2, [pc, #208]	@ (8009e88 <TIM_OC4_SetConfig+0x140>)
 8009db8:	4293      	cmp	r3, r2
 8009dba:	d003      	beq.n	8009dc4 <TIM_OC4_SetConfig+0x7c>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4a33      	ldr	r2, [pc, #204]	@ (8009e8c <TIM_OC4_SetConfig+0x144>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d10d      	bne.n	8009de0 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009dca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	031b      	lsls	r3, r3, #12
 8009dd2:	697a      	ldr	r2, [r7, #20]
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009dde:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a27      	ldr	r2, [pc, #156]	@ (8009e80 <TIM_OC4_SetConfig+0x138>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d023      	beq.n	8009e30 <TIM_OC4_SetConfig+0xe8>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a26      	ldr	r2, [pc, #152]	@ (8009e84 <TIM_OC4_SetConfig+0x13c>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d01f      	beq.n	8009e30 <TIM_OC4_SetConfig+0xe8>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a25      	ldr	r2, [pc, #148]	@ (8009e88 <TIM_OC4_SetConfig+0x140>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d01b      	beq.n	8009e30 <TIM_OC4_SetConfig+0xe8>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	4a24      	ldr	r2, [pc, #144]	@ (8009e8c <TIM_OC4_SetConfig+0x144>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d017      	beq.n	8009e30 <TIM_OC4_SetConfig+0xe8>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	4a23      	ldr	r2, [pc, #140]	@ (8009e90 <TIM_OC4_SetConfig+0x148>)
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d013      	beq.n	8009e30 <TIM_OC4_SetConfig+0xe8>
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	4a22      	ldr	r2, [pc, #136]	@ (8009e94 <TIM_OC4_SetConfig+0x14c>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d00f      	beq.n	8009e30 <TIM_OC4_SetConfig+0xe8>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	4a21      	ldr	r2, [pc, #132]	@ (8009e98 <TIM_OC4_SetConfig+0x150>)
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d00b      	beq.n	8009e30 <TIM_OC4_SetConfig+0xe8>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	4a20      	ldr	r2, [pc, #128]	@ (8009e9c <TIM_OC4_SetConfig+0x154>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d007      	beq.n	8009e30 <TIM_OC4_SetConfig+0xe8>
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	4a1f      	ldr	r2, [pc, #124]	@ (8009ea0 <TIM_OC4_SetConfig+0x158>)
 8009e24:	4293      	cmp	r3, r2
 8009e26:	d003      	beq.n	8009e30 <TIM_OC4_SetConfig+0xe8>
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8009ea4 <TIM_OC4_SetConfig+0x15c>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d113      	bne.n	8009e58 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009e30:	693b      	ldr	r3, [r7, #16]
 8009e32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009e36:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009e3e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	695b      	ldr	r3, [r3, #20]
 8009e44:	019b      	lsls	r3, r3, #6
 8009e46:	693a      	ldr	r2, [r7, #16]
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	699b      	ldr	r3, [r3, #24]
 8009e50:	019b      	lsls	r3, r3, #6
 8009e52:	693a      	ldr	r2, [r7, #16]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	693a      	ldr	r2, [r7, #16]
 8009e5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	68fa      	ldr	r2, [r7, #12]
 8009e62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	685a      	ldr	r2, [r3, #4]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	697a      	ldr	r2, [r7, #20]
 8009e70:	621a      	str	r2, [r3, #32]
}
 8009e72:	bf00      	nop
 8009e74:	371c      	adds	r7, #28
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr
 8009e7e:	bf00      	nop
 8009e80:	40012c00 	.word	0x40012c00
 8009e84:	50012c00 	.word	0x50012c00
 8009e88:	40013400 	.word	0x40013400
 8009e8c:	50013400 	.word	0x50013400
 8009e90:	40014000 	.word	0x40014000
 8009e94:	50014000 	.word	0x50014000
 8009e98:	40014400 	.word	0x40014400
 8009e9c:	50014400 	.word	0x50014400
 8009ea0:	40014800 	.word	0x40014800
 8009ea4:	50014800 	.word	0x50014800

08009ea8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b087      	sub	sp, #28
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
 8009eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6a1b      	ldr	r3, [r3, #32]
 8009eb6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6a1b      	ldr	r3, [r3, #32]
 8009ebc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	68fa      	ldr	r2, [r7, #12]
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009eec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	689b      	ldr	r3, [r3, #8]
 8009ef2:	041b      	lsls	r3, r3, #16
 8009ef4:	693a      	ldr	r2, [r7, #16]
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	4a21      	ldr	r2, [pc, #132]	@ (8009f84 <TIM_OC5_SetConfig+0xdc>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d023      	beq.n	8009f4a <TIM_OC5_SetConfig+0xa2>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	4a20      	ldr	r2, [pc, #128]	@ (8009f88 <TIM_OC5_SetConfig+0xe0>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d01f      	beq.n	8009f4a <TIM_OC5_SetConfig+0xa2>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8009f8c <TIM_OC5_SetConfig+0xe4>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d01b      	beq.n	8009f4a <TIM_OC5_SetConfig+0xa2>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	4a1e      	ldr	r2, [pc, #120]	@ (8009f90 <TIM_OC5_SetConfig+0xe8>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d017      	beq.n	8009f4a <TIM_OC5_SetConfig+0xa2>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8009f94 <TIM_OC5_SetConfig+0xec>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d013      	beq.n	8009f4a <TIM_OC5_SetConfig+0xa2>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	4a1c      	ldr	r2, [pc, #112]	@ (8009f98 <TIM_OC5_SetConfig+0xf0>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d00f      	beq.n	8009f4a <TIM_OC5_SetConfig+0xa2>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8009f9c <TIM_OC5_SetConfig+0xf4>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d00b      	beq.n	8009f4a <TIM_OC5_SetConfig+0xa2>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	4a1a      	ldr	r2, [pc, #104]	@ (8009fa0 <TIM_OC5_SetConfig+0xf8>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d007      	beq.n	8009f4a <TIM_OC5_SetConfig+0xa2>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	4a19      	ldr	r2, [pc, #100]	@ (8009fa4 <TIM_OC5_SetConfig+0xfc>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d003      	beq.n	8009f4a <TIM_OC5_SetConfig+0xa2>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	4a18      	ldr	r2, [pc, #96]	@ (8009fa8 <TIM_OC5_SetConfig+0x100>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d109      	bne.n	8009f5e <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009f50:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	695b      	ldr	r3, [r3, #20]
 8009f56:	021b      	lsls	r3, r3, #8
 8009f58:	697a      	ldr	r2, [r7, #20]
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	697a      	ldr	r2, [r7, #20]
 8009f62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	68fa      	ldr	r2, [r7, #12]
 8009f68:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	685a      	ldr	r2, [r3, #4]
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	693a      	ldr	r2, [r7, #16]
 8009f76:	621a      	str	r2, [r3, #32]
}
 8009f78:	bf00      	nop
 8009f7a:	371c      	adds	r7, #28
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr
 8009f84:	40012c00 	.word	0x40012c00
 8009f88:	50012c00 	.word	0x50012c00
 8009f8c:	40013400 	.word	0x40013400
 8009f90:	50013400 	.word	0x50013400
 8009f94:	40014000 	.word	0x40014000
 8009f98:	50014000 	.word	0x50014000
 8009f9c:	40014400 	.word	0x40014400
 8009fa0:	50014400 	.word	0x50014400
 8009fa4:	40014800 	.word	0x40014800
 8009fa8:	50014800 	.word	0x50014800

08009fac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b087      	sub	sp, #28
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a1b      	ldr	r3, [r3, #32]
 8009fba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6a1b      	ldr	r3, [r3, #32]
 8009fc0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009fda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009fde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	021b      	lsls	r3, r3, #8
 8009fe6:	68fa      	ldr	r2, [r7, #12]
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009fec:	693b      	ldr	r3, [r7, #16]
 8009fee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009ff2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	689b      	ldr	r3, [r3, #8]
 8009ff8:	051b      	lsls	r3, r3, #20
 8009ffa:	693a      	ldr	r2, [r7, #16]
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	4a22      	ldr	r2, [pc, #136]	@ (800a08c <TIM_OC6_SetConfig+0xe0>)
 800a004:	4293      	cmp	r3, r2
 800a006:	d023      	beq.n	800a050 <TIM_OC6_SetConfig+0xa4>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	4a21      	ldr	r2, [pc, #132]	@ (800a090 <TIM_OC6_SetConfig+0xe4>)
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d01f      	beq.n	800a050 <TIM_OC6_SetConfig+0xa4>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	4a20      	ldr	r2, [pc, #128]	@ (800a094 <TIM_OC6_SetConfig+0xe8>)
 800a014:	4293      	cmp	r3, r2
 800a016:	d01b      	beq.n	800a050 <TIM_OC6_SetConfig+0xa4>
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	4a1f      	ldr	r2, [pc, #124]	@ (800a098 <TIM_OC6_SetConfig+0xec>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d017      	beq.n	800a050 <TIM_OC6_SetConfig+0xa4>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	4a1e      	ldr	r2, [pc, #120]	@ (800a09c <TIM_OC6_SetConfig+0xf0>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d013      	beq.n	800a050 <TIM_OC6_SetConfig+0xa4>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	4a1d      	ldr	r2, [pc, #116]	@ (800a0a0 <TIM_OC6_SetConfig+0xf4>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d00f      	beq.n	800a050 <TIM_OC6_SetConfig+0xa4>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	4a1c      	ldr	r2, [pc, #112]	@ (800a0a4 <TIM_OC6_SetConfig+0xf8>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d00b      	beq.n	800a050 <TIM_OC6_SetConfig+0xa4>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	4a1b      	ldr	r2, [pc, #108]	@ (800a0a8 <TIM_OC6_SetConfig+0xfc>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d007      	beq.n	800a050 <TIM_OC6_SetConfig+0xa4>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a1a      	ldr	r2, [pc, #104]	@ (800a0ac <TIM_OC6_SetConfig+0x100>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d003      	beq.n	800a050 <TIM_OC6_SetConfig+0xa4>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4a19      	ldr	r2, [pc, #100]	@ (800a0b0 <TIM_OC6_SetConfig+0x104>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d109      	bne.n	800a064 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a056:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	695b      	ldr	r3, [r3, #20]
 800a05c:	029b      	lsls	r3, r3, #10
 800a05e:	697a      	ldr	r2, [r7, #20]
 800a060:	4313      	orrs	r3, r2
 800a062:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	697a      	ldr	r2, [r7, #20]
 800a068:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	68fa      	ldr	r2, [r7, #12]
 800a06e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	685a      	ldr	r2, [r3, #4]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	693a      	ldr	r2, [r7, #16]
 800a07c:	621a      	str	r2, [r3, #32]
}
 800a07e:	bf00      	nop
 800a080:	371c      	adds	r7, #28
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr
 800a08a:	bf00      	nop
 800a08c:	40012c00 	.word	0x40012c00
 800a090:	50012c00 	.word	0x50012c00
 800a094:	40013400 	.word	0x40013400
 800a098:	50013400 	.word	0x50013400
 800a09c:	40014000 	.word	0x40014000
 800a0a0:	50014000 	.word	0x50014000
 800a0a4:	40014400 	.word	0x40014400
 800a0a8:	50014400 	.word	0x50014400
 800a0ac:	40014800 	.word	0x40014800
 800a0b0:	50014800 	.word	0x50014800

0800a0b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b087      	sub	sp, #28
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	60b9      	str	r1, [r7, #8]
 800a0be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	6a1b      	ldr	r3, [r3, #32]
 800a0c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	6a1b      	ldr	r3, [r3, #32]
 800a0ca:	f023 0201 	bic.w	r2, r3, #1
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	699b      	ldr	r3, [r3, #24]
 800a0d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a0de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	011b      	lsls	r3, r3, #4
 800a0e4:	693a      	ldr	r2, [r7, #16]
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	f023 030a 	bic.w	r3, r3, #10
 800a0f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a0f2:	697a      	ldr	r2, [r7, #20]
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	4313      	orrs	r3, r2
 800a0f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	693a      	ldr	r2, [r7, #16]
 800a0fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	697a      	ldr	r2, [r7, #20]
 800a104:	621a      	str	r2, [r3, #32]
}
 800a106:	bf00      	nop
 800a108:	371c      	adds	r7, #28
 800a10a:	46bd      	mov	sp, r7
 800a10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a110:	4770      	bx	lr

0800a112 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a112:	b480      	push	{r7}
 800a114:	b087      	sub	sp, #28
 800a116:	af00      	add	r7, sp, #0
 800a118:	60f8      	str	r0, [r7, #12]
 800a11a:	60b9      	str	r1, [r7, #8]
 800a11c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	6a1b      	ldr	r3, [r3, #32]
 800a122:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6a1b      	ldr	r3, [r3, #32]
 800a128:	f023 0210 	bic.w	r2, r3, #16
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	699b      	ldr	r3, [r3, #24]
 800a134:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a136:	693b      	ldr	r3, [r7, #16]
 800a138:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a13c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	031b      	lsls	r3, r3, #12
 800a142:	693a      	ldr	r2, [r7, #16]
 800a144:	4313      	orrs	r3, r2
 800a146:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a14e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	011b      	lsls	r3, r3, #4
 800a154:	697a      	ldr	r2, [r7, #20]
 800a156:	4313      	orrs	r3, r2
 800a158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	693a      	ldr	r2, [r7, #16]
 800a15e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	697a      	ldr	r2, [r7, #20]
 800a164:	621a      	str	r2, [r3, #32]
}
 800a166:	bf00      	nop
 800a168:	371c      	adds	r7, #28
 800a16a:	46bd      	mov	sp, r7
 800a16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a170:	4770      	bx	lr

0800a172 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a172:	b480      	push	{r7}
 800a174:	b085      	sub	sp, #20
 800a176:	af00      	add	r7, sp, #0
 800a178:	6078      	str	r0, [r7, #4]
 800a17a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a188:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a18c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a18e:	683a      	ldr	r2, [r7, #0]
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	4313      	orrs	r3, r2
 800a194:	f043 0307 	orr.w	r3, r3, #7
 800a198:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	68fa      	ldr	r2, [r7, #12]
 800a19e:	609a      	str	r2, [r3, #8]
}
 800a1a0:	bf00      	nop
 800a1a2:	3714      	adds	r7, #20
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr

0800a1ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b087      	sub	sp, #28
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	607a      	str	r2, [r7, #4]
 800a1b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	689b      	ldr	r3, [r3, #8]
 800a1be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a1c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	021a      	lsls	r2, r3, #8
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	431a      	orrs	r2, r3
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	697a      	ldr	r2, [r7, #20]
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	697a      	ldr	r2, [r7, #20]
 800a1de:	609a      	str	r2, [r3, #8]
}
 800a1e0:	bf00      	nop
 800a1e2:	371c      	adds	r7, #28
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ea:	4770      	bx	lr

0800a1ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b087      	sub	sp, #28
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	f003 031f 	and.w	r3, r3, #31
 800a1fe:	2201      	movs	r2, #1
 800a200:	fa02 f303 	lsl.w	r3, r2, r3
 800a204:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	6a1a      	ldr	r2, [r3, #32]
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	43db      	mvns	r3, r3
 800a20e:	401a      	ands	r2, r3
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	6a1a      	ldr	r2, [r3, #32]
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	f003 031f 	and.w	r3, r3, #31
 800a21e:	6879      	ldr	r1, [r7, #4]
 800a220:	fa01 f303 	lsl.w	r3, r1, r3
 800a224:	431a      	orrs	r2, r3
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	621a      	str	r2, [r3, #32]
}
 800a22a:	bf00      	nop
 800a22c:	371c      	adds	r7, #28
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr
	...

0800a238 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a238:	b480      	push	{r7}
 800a23a:	b085      	sub	sp, #20
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a248:	2b01      	cmp	r3, #1
 800a24a:	d101      	bne.n	800a250 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a24c:	2302      	movs	r3, #2
 800a24e:	e097      	b.n	800a380 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2201      	movs	r2, #1
 800a254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2202      	movs	r2, #2
 800a25c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	689b      	ldr	r3, [r3, #8]
 800a26e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a45      	ldr	r2, [pc, #276]	@ (800a38c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d00e      	beq.n	800a298 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a44      	ldr	r2, [pc, #272]	@ (800a390 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d009      	beq.n	800a298 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4a42      	ldr	r2, [pc, #264]	@ (800a394 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d004      	beq.n	800a298 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4a41      	ldr	r2, [pc, #260]	@ (800a398 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d108      	bne.n	800a2aa <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a29e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	685b      	ldr	r3, [r3, #4]
 800a2a4:	68fa      	ldr	r2, [r7, #12]
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a2b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	68fa      	ldr	r2, [r7, #12]
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	68fa      	ldr	r2, [r7, #12]
 800a2c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a2f      	ldr	r2, [pc, #188]	@ (800a38c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d040      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4a2e      	ldr	r2, [pc, #184]	@ (800a390 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d03b      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2e4:	d036      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2ee:	d031      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	4a29      	ldr	r2, [pc, #164]	@ (800a39c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800a2f6:	4293      	cmp	r3, r2
 800a2f8:	d02c      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	4a28      	ldr	r2, [pc, #160]	@ (800a3a0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d027      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a26      	ldr	r2, [pc, #152]	@ (800a3a4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d022      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a25      	ldr	r2, [pc, #148]	@ (800a3a8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d01d      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a23      	ldr	r2, [pc, #140]	@ (800a3ac <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d018      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4a22      	ldr	r2, [pc, #136]	@ (800a3b0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d013      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a18      	ldr	r2, [pc, #96]	@ (800a394 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d00e      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	4a17      	ldr	r2, [pc, #92]	@ (800a398 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d009      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4a1b      	ldr	r2, [pc, #108]	@ (800a3b4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d004      	beq.n	800a354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4a1a      	ldr	r2, [pc, #104]	@ (800a3b8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a350:	4293      	cmp	r3, r2
 800a352:	d10c      	bne.n	800a36e <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a35a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	68ba      	ldr	r2, [r7, #8]
 800a362:	4313      	orrs	r3, r2
 800a364:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	68ba      	ldr	r2, [r7, #8]
 800a36c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2201      	movs	r2, #1
 800a372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a37e:	2300      	movs	r3, #0
}
 800a380:	4618      	mov	r0, r3
 800a382:	3714      	adds	r7, #20
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr
 800a38c:	40012c00 	.word	0x40012c00
 800a390:	50012c00 	.word	0x50012c00
 800a394:	40013400 	.word	0x40013400
 800a398:	50013400 	.word	0x50013400
 800a39c:	40000400 	.word	0x40000400
 800a3a0:	50000400 	.word	0x50000400
 800a3a4:	40000800 	.word	0x40000800
 800a3a8:	50000800 	.word	0x50000800
 800a3ac:	40000c00 	.word	0x40000c00
 800a3b0:	50000c00 	.word	0x50000c00
 800a3b4:	40014000 	.word	0x40014000
 800a3b8:	50014000 	.word	0x50014000

0800a3bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a3bc:	b480      	push	{r7}
 800a3be:	b085      	sub	sp, #20
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
 800a3c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d101      	bne.n	800a3d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a3d4:	2302      	movs	r3, #2
 800a3d6:	e07d      	b.n	800a4d4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2201      	movs	r2, #1
 800a3dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	68db      	ldr	r3, [r3, #12]
 800a3ea:	4313      	orrs	r3, r2
 800a3ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	4313      	orrs	r3, r2
 800a3fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	4313      	orrs	r3, r2
 800a408:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4313      	orrs	r3, r2
 800a416:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	691b      	ldr	r3, [r3, #16]
 800a422:	4313      	orrs	r3, r2
 800a424:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	695b      	ldr	r3, [r3, #20]
 800a430:	4313      	orrs	r3, r2
 800a432:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a43e:	4313      	orrs	r3, r2
 800a440:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	699b      	ldr	r3, [r3, #24]
 800a44c:	041b      	lsls	r3, r3, #16
 800a44e:	4313      	orrs	r3, r2
 800a450:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	69db      	ldr	r3, [r3, #28]
 800a45c:	4313      	orrs	r3, r2
 800a45e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	4a1e      	ldr	r2, [pc, #120]	@ (800a4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d00e      	beq.n	800a488 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	4a1d      	ldr	r2, [pc, #116]	@ (800a4e4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800a470:	4293      	cmp	r3, r2
 800a472:	d009      	beq.n	800a488 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4a1b      	ldr	r2, [pc, #108]	@ (800a4e8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d004      	beq.n	800a488 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4a1a      	ldr	r2, [pc, #104]	@ (800a4ec <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d11c      	bne.n	800a4c2 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a492:	051b      	lsls	r3, r3, #20
 800a494:	4313      	orrs	r3, r2
 800a496:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	6a1b      	ldr	r3, [r3, #32]
 800a4a2:	4313      	orrs	r3, r2
 800a4a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	68fa      	ldr	r2, [r7, #12]
 800a4c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a4d2:	2300      	movs	r3, #0
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3714      	adds	r7, #20
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr
 800a4e0:	40012c00 	.word	0x40012c00
 800a4e4:	50012c00 	.word	0x50012c00
 800a4e8:	40013400 	.word	0x40013400
 800a4ec:	50013400 	.word	0x50013400

0800a4f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b082      	sub	sp, #8
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d101      	bne.n	800a502 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a4fe:	2301      	movs	r3, #1
 800a500:	e042      	b.n	800a588 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d106      	bne.n	800a51a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2200      	movs	r2, #0
 800a510:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f7f7 f949 	bl	80017ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2224      	movs	r2, #36	@ 0x24
 800a51e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	681a      	ldr	r2, [r3, #0]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f022 0201 	bic.w	r2, r2, #1
 800a530:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a536:	2b00      	cmp	r3, #0
 800a538:	d002      	beq.n	800a540 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f000 f9ca 	bl	800a8d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f000 f825 	bl	800a590 <UART_SetConfig>
 800a546:	4603      	mov	r3, r0
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d101      	bne.n	800a550 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a54c:	2301      	movs	r3, #1
 800a54e:	e01b      	b.n	800a588 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	685a      	ldr	r2, [r3, #4]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a55e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	689a      	ldr	r2, [r3, #8]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a56e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	681a      	ldr	r2, [r3, #0]
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f042 0201 	orr.w	r2, r2, #1
 800a57e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 fa49 	bl	800aa18 <UART_CheckIdleState>
 800a586:	4603      	mov	r3, r0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3708      	adds	r7, #8
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a594:	b094      	sub	sp, #80	@ 0x50
 800a596:	af00      	add	r7, sp, #0
 800a598:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a59a:	2300      	movs	r3, #0
 800a59c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800a5a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5a2:	681a      	ldr	r2, [r3, #0]
 800a5a4:	4b7e      	ldr	r3, [pc, #504]	@ (800a7a0 <UART_SetConfig+0x210>)
 800a5a6:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5aa:	689a      	ldr	r2, [r3, #8]
 800a5ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ae:	691b      	ldr	r3, [r3, #16]
 800a5b0:	431a      	orrs	r2, r3
 800a5b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5b4:	695b      	ldr	r3, [r3, #20]
 800a5b6:	431a      	orrs	r2, r3
 800a5b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ba:	69db      	ldr	r3, [r3, #28]
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a5c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	4977      	ldr	r1, [pc, #476]	@ (800a7a4 <UART_SetConfig+0x214>)
 800a5c8:	4019      	ands	r1, r3
 800a5ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5d0:	430b      	orrs	r3, r1
 800a5d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	685b      	ldr	r3, [r3, #4]
 800a5da:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e0:	68d9      	ldr	r1, [r3, #12]
 800a5e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e4:	681a      	ldr	r2, [r3, #0]
 800a5e6:	ea40 0301 	orr.w	r3, r0, r1
 800a5ea:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ee:	699b      	ldr	r3, [r3, #24]
 800a5f0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a5f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5f4:	681a      	ldr	r2, [r3, #0]
 800a5f6:	4b6a      	ldr	r3, [pc, #424]	@ (800a7a0 <UART_SetConfig+0x210>)
 800a5f8:	429a      	cmp	r2, r3
 800a5fa:	d009      	beq.n	800a610 <UART_SetConfig+0x80>
 800a5fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	4b69      	ldr	r3, [pc, #420]	@ (800a7a8 <UART_SetConfig+0x218>)
 800a602:	429a      	cmp	r2, r3
 800a604:	d004      	beq.n	800a610 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a608:	6a1a      	ldr	r2, [r3, #32]
 800a60a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a60c:	4313      	orrs	r3, r2
 800a60e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	689b      	ldr	r3, [r3, #8]
 800a616:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800a61a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800a61e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a624:	430b      	orrs	r3, r1
 800a626:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a62e:	f023 000f 	bic.w	r0, r3, #15
 800a632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a634:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	ea40 0301 	orr.w	r3, r0, r1
 800a63e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	4b59      	ldr	r3, [pc, #356]	@ (800a7ac <UART_SetConfig+0x21c>)
 800a646:	429a      	cmp	r2, r3
 800a648:	d102      	bne.n	800a650 <UART_SetConfig+0xc0>
 800a64a:	2301      	movs	r3, #1
 800a64c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a64e:	e029      	b.n	800a6a4 <UART_SetConfig+0x114>
 800a650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a652:	681a      	ldr	r2, [r3, #0]
 800a654:	4b56      	ldr	r3, [pc, #344]	@ (800a7b0 <UART_SetConfig+0x220>)
 800a656:	429a      	cmp	r2, r3
 800a658:	d102      	bne.n	800a660 <UART_SetConfig+0xd0>
 800a65a:	2302      	movs	r3, #2
 800a65c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a65e:	e021      	b.n	800a6a4 <UART_SetConfig+0x114>
 800a660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a662:	681a      	ldr	r2, [r3, #0]
 800a664:	4b53      	ldr	r3, [pc, #332]	@ (800a7b4 <UART_SetConfig+0x224>)
 800a666:	429a      	cmp	r2, r3
 800a668:	d102      	bne.n	800a670 <UART_SetConfig+0xe0>
 800a66a:	2304      	movs	r3, #4
 800a66c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a66e:	e019      	b.n	800a6a4 <UART_SetConfig+0x114>
 800a670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	4b50      	ldr	r3, [pc, #320]	@ (800a7b8 <UART_SetConfig+0x228>)
 800a676:	429a      	cmp	r2, r3
 800a678:	d102      	bne.n	800a680 <UART_SetConfig+0xf0>
 800a67a:	2308      	movs	r3, #8
 800a67c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a67e:	e011      	b.n	800a6a4 <UART_SetConfig+0x114>
 800a680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a682:	681a      	ldr	r2, [r3, #0]
 800a684:	4b4d      	ldr	r3, [pc, #308]	@ (800a7bc <UART_SetConfig+0x22c>)
 800a686:	429a      	cmp	r2, r3
 800a688:	d102      	bne.n	800a690 <UART_SetConfig+0x100>
 800a68a:	2310      	movs	r3, #16
 800a68c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a68e:	e009      	b.n	800a6a4 <UART_SetConfig+0x114>
 800a690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a692:	681a      	ldr	r2, [r3, #0]
 800a694:	4b42      	ldr	r3, [pc, #264]	@ (800a7a0 <UART_SetConfig+0x210>)
 800a696:	429a      	cmp	r2, r3
 800a698:	d102      	bne.n	800a6a0 <UART_SetConfig+0x110>
 800a69a:	2320      	movs	r3, #32
 800a69c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a69e:	e001      	b.n	800a6a4 <UART_SetConfig+0x114>
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a6a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6a6:	681a      	ldr	r2, [r3, #0]
 800a6a8:	4b3d      	ldr	r3, [pc, #244]	@ (800a7a0 <UART_SetConfig+0x210>)
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	d005      	beq.n	800a6ba <UART_SetConfig+0x12a>
 800a6ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6b0:	681a      	ldr	r2, [r3, #0]
 800a6b2:	4b3d      	ldr	r3, [pc, #244]	@ (800a7a8 <UART_SetConfig+0x218>)
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	f040 8085 	bne.w	800a7c4 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a6ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6bc:	2200      	movs	r2, #0
 800a6be:	623b      	str	r3, [r7, #32]
 800a6c0:	627a      	str	r2, [r7, #36]	@ 0x24
 800a6c2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a6c6:	f7fc fecb 	bl	8007460 <HAL_RCCEx_GetPeriphCLKFreq>
 800a6ca:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800a6cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f000 80e8 	beq.w	800a8a4 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a6d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6d8:	4a39      	ldr	r2, [pc, #228]	@ (800a7c0 <UART_SetConfig+0x230>)
 800a6da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a6de:	461a      	mov	r2, r3
 800a6e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6e6:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a6e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6ea:	685a      	ldr	r2, [r3, #4]
 800a6ec:	4613      	mov	r3, r2
 800a6ee:	005b      	lsls	r3, r3, #1
 800a6f0:	4413      	add	r3, r2
 800a6f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a6f4:	429a      	cmp	r2, r3
 800a6f6:	d305      	bcc.n	800a704 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a6fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a700:	429a      	cmp	r2, r3
 800a702:	d903      	bls.n	800a70c <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800a704:	2301      	movs	r3, #1
 800a706:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a70a:	e048      	b.n	800a79e <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a70c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a70e:	2200      	movs	r2, #0
 800a710:	61bb      	str	r3, [r7, #24]
 800a712:	61fa      	str	r2, [r7, #28]
 800a714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a718:	4a29      	ldr	r2, [pc, #164]	@ (800a7c0 <UART_SetConfig+0x230>)
 800a71a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a71e:	b29b      	uxth	r3, r3
 800a720:	2200      	movs	r2, #0
 800a722:	613b      	str	r3, [r7, #16]
 800a724:	617a      	str	r2, [r7, #20]
 800a726:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a72a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a72e:	f7f5 fda3 	bl	8000278 <__aeabi_uldivmod>
 800a732:	4602      	mov	r2, r0
 800a734:	460b      	mov	r3, r1
 800a736:	4610      	mov	r0, r2
 800a738:	4619      	mov	r1, r3
 800a73a:	f04f 0200 	mov.w	r2, #0
 800a73e:	f04f 0300 	mov.w	r3, #0
 800a742:	020b      	lsls	r3, r1, #8
 800a744:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a748:	0202      	lsls	r2, r0, #8
 800a74a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a74c:	6849      	ldr	r1, [r1, #4]
 800a74e:	0849      	lsrs	r1, r1, #1
 800a750:	2000      	movs	r0, #0
 800a752:	460c      	mov	r4, r1
 800a754:	4605      	mov	r5, r0
 800a756:	eb12 0804 	adds.w	r8, r2, r4
 800a75a:	eb43 0905 	adc.w	r9, r3, r5
 800a75e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	2200      	movs	r2, #0
 800a764:	60bb      	str	r3, [r7, #8]
 800a766:	60fa      	str	r2, [r7, #12]
 800a768:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a76c:	4640      	mov	r0, r8
 800a76e:	4649      	mov	r1, r9
 800a770:	f7f5 fd82 	bl	8000278 <__aeabi_uldivmod>
 800a774:	4602      	mov	r2, r0
 800a776:	460b      	mov	r3, r1
 800a778:	4613      	mov	r3, r2
 800a77a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a77c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a77e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a782:	d308      	bcc.n	800a796 <UART_SetConfig+0x206>
 800a784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a786:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a78a:	d204      	bcs.n	800a796 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 800a78c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a792:	60da      	str	r2, [r3, #12]
 800a794:	e003      	b.n	800a79e <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 800a796:	2301      	movs	r3, #1
 800a798:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800a79c:	e082      	b.n	800a8a4 <UART_SetConfig+0x314>
 800a79e:	e081      	b.n	800a8a4 <UART_SetConfig+0x314>
 800a7a0:	46002400 	.word	0x46002400
 800a7a4:	cfff69f3 	.word	0xcfff69f3
 800a7a8:	56002400 	.word	0x56002400
 800a7ac:	40013800 	.word	0x40013800
 800a7b0:	40004400 	.word	0x40004400
 800a7b4:	40004800 	.word	0x40004800
 800a7b8:	40004c00 	.word	0x40004c00
 800a7bc:	40005000 	.word	0x40005000
 800a7c0:	0800bf8c 	.word	0x0800bf8c
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7c6:	69db      	ldr	r3, [r3, #28]
 800a7c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7cc:	d13c      	bne.n	800a848 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a7ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	603b      	str	r3, [r7, #0]
 800a7d4:	607a      	str	r2, [r7, #4]
 800a7d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a7da:	f7fc fe41 	bl	8007460 <HAL_RCCEx_GetPeriphCLKFreq>
 800a7de:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a7e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d05e      	beq.n	800a8a4 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a7e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ea:	4a39      	ldr	r2, [pc, #228]	@ (800a8d0 <UART_SetConfig+0x340>)
 800a7ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7f4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7f8:	005a      	lsls	r2, r3, #1
 800a7fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7fc:	685b      	ldr	r3, [r3, #4]
 800a7fe:	085b      	lsrs	r3, r3, #1
 800a800:	441a      	add	r2, r3
 800a802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a804:	685b      	ldr	r3, [r3, #4]
 800a806:	fbb2 f3f3 	udiv	r3, r2, r3
 800a80a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a80c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a80e:	2b0f      	cmp	r3, #15
 800a810:	d916      	bls.n	800a840 <UART_SetConfig+0x2b0>
 800a812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a818:	d212      	bcs.n	800a840 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a81a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a81c:	b29b      	uxth	r3, r3
 800a81e:	f023 030f 	bic.w	r3, r3, #15
 800a822:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a826:	085b      	lsrs	r3, r3, #1
 800a828:	b29b      	uxth	r3, r3
 800a82a:	f003 0307 	and.w	r3, r3, #7
 800a82e:	b29a      	uxth	r2, r3
 800a830:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a832:	4313      	orrs	r3, r2
 800a834:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800a836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a83c:	60da      	str	r2, [r3, #12]
 800a83e:	e031      	b.n	800a8a4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800a840:	2301      	movs	r3, #1
 800a842:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a846:	e02d      	b.n	800a8a4 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a848:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a84a:	2200      	movs	r2, #0
 800a84c:	469a      	mov	sl, r3
 800a84e:	4693      	mov	fp, r2
 800a850:	4650      	mov	r0, sl
 800a852:	4659      	mov	r1, fp
 800a854:	f7fc fe04 	bl	8007460 <HAL_RCCEx_GetPeriphCLKFreq>
 800a858:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800a85a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d021      	beq.n	800a8a4 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a864:	4a1a      	ldr	r2, [pc, #104]	@ (800a8d0 <UART_SetConfig+0x340>)
 800a866:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a86a:	461a      	mov	r2, r3
 800a86c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a86e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a874:	685b      	ldr	r3, [r3, #4]
 800a876:	085b      	lsrs	r3, r3, #1
 800a878:	441a      	add	r2, r3
 800a87a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a882:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a884:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a886:	2b0f      	cmp	r3, #15
 800a888:	d909      	bls.n	800a89e <UART_SetConfig+0x30e>
 800a88a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a88c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a890:	d205      	bcs.n	800a89e <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a894:	b29a      	uxth	r2, r3
 800a896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	60da      	str	r2, [r3, #12]
 800a89c:	e002      	b.n	800a8a4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a8a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8a6:	2201      	movs	r2, #1
 800a8a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a8ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a8b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a8ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8bc:	2200      	movs	r2, #0
 800a8be:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a8c0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3750      	adds	r7, #80	@ 0x50
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a8ce:	bf00      	nop
 800a8d0:	0800bf8c 	.word	0x0800bf8c

0800a8d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8e0:	f003 0308 	and.w	r3, r3, #8
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d00a      	beq.n	800a8fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	430a      	orrs	r2, r1
 800a8fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a902:	f003 0301 	and.w	r3, r3, #1
 800a906:	2b00      	cmp	r3, #0
 800a908:	d00a      	beq.n	800a920 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	685b      	ldr	r3, [r3, #4]
 800a910:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	430a      	orrs	r2, r1
 800a91e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a924:	f003 0302 	and.w	r3, r3, #2
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d00a      	beq.n	800a942 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	430a      	orrs	r2, r1
 800a940:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a946:	f003 0304 	and.w	r3, r3, #4
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d00a      	beq.n	800a964 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	430a      	orrs	r2, r1
 800a962:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a968:	f003 0310 	and.w	r3, r3, #16
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d00a      	beq.n	800a986 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	430a      	orrs	r2, r1
 800a984:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a98a:	f003 0320 	and.w	r3, r3, #32
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d00a      	beq.n	800a9a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	689b      	ldr	r3, [r3, #8]
 800a998:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	430a      	orrs	r2, r1
 800a9a6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d01a      	beq.n	800a9ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	430a      	orrs	r2, r1
 800a9c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9d2:	d10a      	bne.n	800a9ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	685b      	ldr	r3, [r3, #4]
 800a9da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	430a      	orrs	r2, r1
 800a9e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d00a      	beq.n	800aa0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	685b      	ldr	r3, [r3, #4]
 800a9fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	430a      	orrs	r2, r1
 800aa0a:	605a      	str	r2, [r3, #4]
  }
}
 800aa0c:	bf00      	nop
 800aa0e:	370c      	adds	r7, #12
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr

0800aa18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b098      	sub	sp, #96	@ 0x60
 800aa1c:	af02      	add	r7, sp, #8
 800aa1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2200      	movs	r2, #0
 800aa24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aa28:	f7f7 f992 	bl	8001d50 <HAL_GetTick>
 800aa2c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f003 0308 	and.w	r3, r3, #8
 800aa38:	2b08      	cmp	r3, #8
 800aa3a:	d12f      	bne.n	800aa9c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aa40:	9300      	str	r3, [sp, #0]
 800aa42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa44:	2200      	movs	r2, #0
 800aa46:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f000 f88e 	bl	800ab6c <UART_WaitOnFlagUntilTimeout>
 800aa50:	4603      	mov	r3, r0
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d022      	beq.n	800aa9c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa5e:	e853 3f00 	ldrex	r3, [r3]
 800aa62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aa64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa6a:	653b      	str	r3, [r7, #80]	@ 0x50
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	461a      	mov	r2, r3
 800aa72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa74:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aa7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aa7c:	e841 2300 	strex	r3, r2, [r1]
 800aa80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aa82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d1e6      	bne.n	800aa56 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2220      	movs	r2, #32
 800aa8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2200      	movs	r2, #0
 800aa94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa98:	2303      	movs	r3, #3
 800aa9a:	e063      	b.n	800ab64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f003 0304 	and.w	r3, r3, #4
 800aaa6:	2b04      	cmp	r3, #4
 800aaa8:	d149      	bne.n	800ab3e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aaaa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aaae:	9300      	str	r3, [sp, #0]
 800aab0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aab2:	2200      	movs	r2, #0
 800aab4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f000 f857 	bl	800ab6c <UART_WaitOnFlagUntilTimeout>
 800aabe:	4603      	mov	r3, r0
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d03c      	beq.n	800ab3e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aacc:	e853 3f00 	ldrex	r3, [r3]
 800aad0:	623b      	str	r3, [r7, #32]
   return(result);
 800aad2:	6a3b      	ldr	r3, [r7, #32]
 800aad4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	461a      	mov	r2, r3
 800aae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aae2:	633b      	str	r3, [r7, #48]	@ 0x30
 800aae4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aae8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaea:	e841 2300 	strex	r3, r2, [r1]
 800aaee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aaf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d1e6      	bne.n	800aac4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	3308      	adds	r3, #8
 800aafc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	e853 3f00 	ldrex	r3, [r3]
 800ab04:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	f023 0301 	bic.w	r3, r3, #1
 800ab0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	3308      	adds	r3, #8
 800ab14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab16:	61fa      	str	r2, [r7, #28]
 800ab18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab1a:	69b9      	ldr	r1, [r7, #24]
 800ab1c:	69fa      	ldr	r2, [r7, #28]
 800ab1e:	e841 2300 	strex	r3, r2, [r1]
 800ab22:	617b      	str	r3, [r7, #20]
   return(result);
 800ab24:	697b      	ldr	r3, [r7, #20]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d1e5      	bne.n	800aaf6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2220      	movs	r2, #32
 800ab2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2200      	movs	r2, #0
 800ab36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab3a:	2303      	movs	r3, #3
 800ab3c:	e012      	b.n	800ab64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2220      	movs	r2, #32
 800ab42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	2220      	movs	r2, #32
 800ab4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2200      	movs	r2, #0
 800ab52:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2200      	movs	r2, #0
 800ab58:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ab62:	2300      	movs	r3, #0
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3758      	adds	r7, #88	@ 0x58
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b084      	sub	sp, #16
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	60b9      	str	r1, [r7, #8]
 800ab76:	603b      	str	r3, [r7, #0]
 800ab78:	4613      	mov	r3, r2
 800ab7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab7c:	e04f      	b.n	800ac1e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab7e:	69bb      	ldr	r3, [r7, #24]
 800ab80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab84:	d04b      	beq.n	800ac1e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab86:	f7f7 f8e3 	bl	8001d50 <HAL_GetTick>
 800ab8a:	4602      	mov	r2, r0
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	1ad3      	subs	r3, r2, r3
 800ab90:	69ba      	ldr	r2, [r7, #24]
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d302      	bcc.n	800ab9c <UART_WaitOnFlagUntilTimeout+0x30>
 800ab96:	69bb      	ldr	r3, [r7, #24]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d101      	bne.n	800aba0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ab9c:	2303      	movs	r3, #3
 800ab9e:	e04e      	b.n	800ac3e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f003 0304 	and.w	r3, r3, #4
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d037      	beq.n	800ac1e <UART_WaitOnFlagUntilTimeout+0xb2>
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	2b80      	cmp	r3, #128	@ 0x80
 800abb2:	d034      	beq.n	800ac1e <UART_WaitOnFlagUntilTimeout+0xb2>
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	2b40      	cmp	r3, #64	@ 0x40
 800abb8:	d031      	beq.n	800ac1e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	69db      	ldr	r3, [r3, #28]
 800abc0:	f003 0308 	and.w	r3, r3, #8
 800abc4:	2b08      	cmp	r3, #8
 800abc6:	d110      	bne.n	800abea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	2208      	movs	r2, #8
 800abce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800abd0:	68f8      	ldr	r0, [r7, #12]
 800abd2:	f000 f838 	bl	800ac46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2208      	movs	r2, #8
 800abda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	2200      	movs	r2, #0
 800abe2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800abe6:	2301      	movs	r3, #1
 800abe8:	e029      	b.n	800ac3e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	69db      	ldr	r3, [r3, #28]
 800abf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800abf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abf8:	d111      	bne.n	800ac1e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ac02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ac04:	68f8      	ldr	r0, [r7, #12]
 800ac06:	f000 f81e 	bl	800ac46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	2220      	movs	r2, #32
 800ac0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	2200      	movs	r2, #0
 800ac16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ac1a:	2303      	movs	r3, #3
 800ac1c:	e00f      	b.n	800ac3e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	69da      	ldr	r2, [r3, #28]
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	4013      	ands	r3, r2
 800ac28:	68ba      	ldr	r2, [r7, #8]
 800ac2a:	429a      	cmp	r2, r3
 800ac2c:	bf0c      	ite	eq
 800ac2e:	2301      	moveq	r3, #1
 800ac30:	2300      	movne	r3, #0
 800ac32:	b2db      	uxtb	r3, r3
 800ac34:	461a      	mov	r2, r3
 800ac36:	79fb      	ldrb	r3, [r7, #7]
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	d0a0      	beq.n	800ab7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ac3c:	2300      	movs	r3, #0
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	3710      	adds	r7, #16
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}

0800ac46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac46:	b480      	push	{r7}
 800ac48:	b095      	sub	sp, #84	@ 0x54
 800ac4a:	af00      	add	r7, sp, #0
 800ac4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac56:	e853 3f00 	ldrex	r3, [r3]
 800ac5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ac5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	461a      	mov	r2, r3
 800ac6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac6c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ac72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ac74:	e841 2300 	strex	r3, r2, [r1]
 800ac78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ac7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d1e6      	bne.n	800ac4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	3308      	adds	r3, #8
 800ac86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac88:	6a3b      	ldr	r3, [r7, #32]
 800ac8a:	e853 3f00 	ldrex	r3, [r3]
 800ac8e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ac96:	f023 0301 	bic.w	r3, r3, #1
 800ac9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	3308      	adds	r3, #8
 800aca2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aca4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aca6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800acaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800acac:	e841 2300 	strex	r3, r2, [r1]
 800acb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800acb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d1e3      	bne.n	800ac80 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d118      	bne.n	800acf2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	e853 3f00 	ldrex	r3, [r3]
 800accc:	60bb      	str	r3, [r7, #8]
   return(result);
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	f023 0310 	bic.w	r3, r3, #16
 800acd4:	647b      	str	r3, [r7, #68]	@ 0x44
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	461a      	mov	r2, r3
 800acdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acde:	61bb      	str	r3, [r7, #24]
 800ace0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ace2:	6979      	ldr	r1, [r7, #20]
 800ace4:	69ba      	ldr	r2, [r7, #24]
 800ace6:	e841 2300 	strex	r3, r2, [r1]
 800acea:	613b      	str	r3, [r7, #16]
   return(result);
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d1e6      	bne.n	800acc0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2220      	movs	r2, #32
 800acf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2200      	movs	r2, #0
 800acfe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ad06:	bf00      	nop
 800ad08:	3754      	adds	r7, #84	@ 0x54
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad10:	4770      	bx	lr

0800ad12 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ad12:	b480      	push	{r7}
 800ad14:	b085      	sub	sp, #20
 800ad16:	af00      	add	r7, sp, #0
 800ad18:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	d101      	bne.n	800ad28 <HAL_UARTEx_DisableFifoMode+0x16>
 800ad24:	2302      	movs	r3, #2
 800ad26:	e027      	b.n	800ad78 <HAL_UARTEx_DisableFifoMode+0x66>
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2224      	movs	r2, #36	@ 0x24
 800ad34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	681a      	ldr	r2, [r3, #0]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f022 0201 	bic.w	r2, r2, #1
 800ad4e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ad56:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	68fa      	ldr	r2, [r7, #12]
 800ad64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2220      	movs	r2, #32
 800ad6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2200      	movs	r2, #0
 800ad72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad76:	2300      	movs	r3, #0
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3714      	adds	r7, #20
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr

0800ad84 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b084      	sub	sp, #16
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
 800ad8c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d101      	bne.n	800ad9c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ad98:	2302      	movs	r3, #2
 800ad9a:	e02d      	b.n	800adf8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2201      	movs	r2, #1
 800ada0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2224      	movs	r2, #36	@ 0x24
 800ada8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	681a      	ldr	r2, [r3, #0]
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f022 0201 	bic.w	r2, r2, #1
 800adc2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	689b      	ldr	r3, [r3, #8]
 800adca:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	683a      	ldr	r2, [r7, #0]
 800add4:	430a      	orrs	r2, r1
 800add6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f000 f84f 	bl	800ae7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	68fa      	ldr	r2, [r7, #12]
 800ade4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2220      	movs	r2, #32
 800adea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800adf6:	2300      	movs	r3, #0
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	3710      	adds	r7, #16
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b084      	sub	sp, #16
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
 800ae08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ae10:	2b01      	cmp	r3, #1
 800ae12:	d101      	bne.n	800ae18 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ae14:	2302      	movs	r3, #2
 800ae16:	e02d      	b.n	800ae74 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2224      	movs	r2, #36	@ 0x24
 800ae24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f022 0201 	bic.w	r2, r2, #1
 800ae3e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	689b      	ldr	r3, [r3, #8]
 800ae46:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	683a      	ldr	r2, [r7, #0]
 800ae50:	430a      	orrs	r2, r1
 800ae52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 f811 	bl	800ae7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	68fa      	ldr	r2, [r7, #12]
 800ae60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2220      	movs	r2, #32
 800ae66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ae72:	2300      	movs	r3, #0
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3710      	adds	r7, #16
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}

0800ae7c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b085      	sub	sp, #20
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d108      	bne.n	800ae9e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2201      	movs	r2, #1
 800ae90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2201      	movs	r2, #1
 800ae98:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ae9c:	e031      	b.n	800af02 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ae9e:	2308      	movs	r3, #8
 800aea0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aea2:	2308      	movs	r3, #8
 800aea4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	689b      	ldr	r3, [r3, #8]
 800aeac:	0e5b      	lsrs	r3, r3, #25
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	f003 0307 	and.w	r3, r3, #7
 800aeb4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	689b      	ldr	r3, [r3, #8]
 800aebc:	0f5b      	lsrs	r3, r3, #29
 800aebe:	b2db      	uxtb	r3, r3
 800aec0:	f003 0307 	and.w	r3, r3, #7
 800aec4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aec6:	7bbb      	ldrb	r3, [r7, #14]
 800aec8:	7b3a      	ldrb	r2, [r7, #12]
 800aeca:	4911      	ldr	r1, [pc, #68]	@ (800af10 <UARTEx_SetNbDataToProcess+0x94>)
 800aecc:	5c8a      	ldrb	r2, [r1, r2]
 800aece:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800aed2:	7b3a      	ldrb	r2, [r7, #12]
 800aed4:	490f      	ldr	r1, [pc, #60]	@ (800af14 <UARTEx_SetNbDataToProcess+0x98>)
 800aed6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aed8:	fb93 f3f2 	sdiv	r3, r3, r2
 800aedc:	b29a      	uxth	r2, r3
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aee4:	7bfb      	ldrb	r3, [r7, #15]
 800aee6:	7b7a      	ldrb	r2, [r7, #13]
 800aee8:	4909      	ldr	r1, [pc, #36]	@ (800af10 <UARTEx_SetNbDataToProcess+0x94>)
 800aeea:	5c8a      	ldrb	r2, [r1, r2]
 800aeec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aef0:	7b7a      	ldrb	r2, [r7, #13]
 800aef2:	4908      	ldr	r1, [pc, #32]	@ (800af14 <UARTEx_SetNbDataToProcess+0x98>)
 800aef4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aef6:	fb93 f3f2 	sdiv	r3, r3, r2
 800aefa:	b29a      	uxth	r2, r3
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800af02:	bf00      	nop
 800af04:	3714      	adds	r7, #20
 800af06:	46bd      	mov	sp, r7
 800af08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0c:	4770      	bx	lr
 800af0e:	bf00      	nop
 800af10:	0800bfa4 	.word	0x0800bfa4
 800af14:	0800bfac 	.word	0x0800bfac

0800af18 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800af18:	b480      	push	{r7}
 800af1a:	b08b      	sub	sp, #44	@ 0x2c
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)),
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	681a      	ldr	r2, [r3, #0]
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	fa93 f3a3 	rbit	r3, r3
 800af32:	613b      	str	r3, [r7, #16]
  return result;
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800af38:	69bb      	ldr	r3, [r7, #24]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d101      	bne.n	800af42 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800af3e:	2320      	movs	r3, #32
 800af40:	e003      	b.n	800af4a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800af42:	69bb      	ldr	r3, [r7, #24]
 800af44:	fab3 f383 	clz	r3, r3
 800af48:	b2db      	uxtb	r3, r3
 800af4a:	005b      	lsls	r3, r3, #1
 800af4c:	2103      	movs	r1, #3
 800af4e:	fa01 f303 	lsl.w	r3, r1, r3
 800af52:	43db      	mvns	r3, r3
 800af54:	401a      	ands	r2, r3
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af5a:	6a3b      	ldr	r3, [r7, #32]
 800af5c:	fa93 f3a3 	rbit	r3, r3
 800af60:	61fb      	str	r3, [r7, #28]
  return result;
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800af66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d101      	bne.n	800af70 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800af6c:	2320      	movs	r3, #32
 800af6e:	e003      	b.n	800af78 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800af70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af72:	fab3 f383 	clz	r3, r3
 800af76:	b2db      	uxtb	r3, r3
 800af78:	005b      	lsls	r3, r3, #1
 800af7a:	6879      	ldr	r1, [r7, #4]
 800af7c:	fa01 f303 	lsl.w	r3, r1, r3
 800af80:	431a      	orrs	r2, r3
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	601a      	str	r2, [r3, #0]
             (Mode << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)));
}
 800af86:	bf00      	nop
 800af88:	372c      	adds	r7, #44	@ 0x2c
 800af8a:	46bd      	mov	sp, r7
 800af8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af90:	4770      	bx	lr

0800af92 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800af92:	b480      	push	{r7}
 800af94:	b085      	sub	sp, #20
 800af96:	af00      	add	r7, sp, #0
 800af98:	60f8      	str	r0, [r7, #12]
 800af9a:	60b9      	str	r1, [r7, #8]
 800af9c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	685a      	ldr	r2, [r3, #4]
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	43db      	mvns	r3, r3
 800afa6:	401a      	ands	r2, r3
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	6879      	ldr	r1, [r7, #4]
 800afac:	fb01 f303 	mul.w	r3, r1, r3
 800afb0:	431a      	orrs	r2, r3
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	605a      	str	r2, [r3, #4]
}
 800afb6:	bf00      	nop
 800afb8:	3714      	adds	r7, #20
 800afba:	46bd      	mov	sp, r7
 800afbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc0:	4770      	bx	lr

0800afc2 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800afc2:	b480      	push	{r7}
 800afc4:	b08b      	sub	sp, #44	@ 0x2c
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	60f8      	str	r0, [r7, #12]
 800afca:	60b9      	str	r1, [r7, #8]
 800afcc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)),
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	689a      	ldr	r2, [r3, #8]
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	fa93 f3a3 	rbit	r3, r3
 800afdc:	613b      	str	r3, [r7, #16]
  return result;
 800afde:	693b      	ldr	r3, [r7, #16]
 800afe0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800afe2:	69bb      	ldr	r3, [r7, #24]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d101      	bne.n	800afec <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800afe8:	2320      	movs	r3, #32
 800afea:	e003      	b.n	800aff4 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800afec:	69bb      	ldr	r3, [r7, #24]
 800afee:	fab3 f383 	clz	r3, r3
 800aff2:	b2db      	uxtb	r3, r3
 800aff4:	005b      	lsls	r3, r3, #1
 800aff6:	2103      	movs	r1, #3
 800aff8:	fa01 f303 	lsl.w	r3, r1, r3
 800affc:	43db      	mvns	r3, r3
 800affe:	401a      	ands	r2, r3
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b004:	6a3b      	ldr	r3, [r7, #32]
 800b006:	fa93 f3a3 	rbit	r3, r3
 800b00a:	61fb      	str	r3, [r7, #28]
  return result;
 800b00c:	69fb      	ldr	r3, [r7, #28]
 800b00e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b012:	2b00      	cmp	r3, #0
 800b014:	d101      	bne.n	800b01a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800b016:	2320      	movs	r3, #32
 800b018:	e003      	b.n	800b022 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800b01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b01c:	fab3 f383 	clz	r3, r3
 800b020:	b2db      	uxtb	r3, r3
 800b022:	005b      	lsls	r3, r3, #1
 800b024:	6879      	ldr	r1, [r7, #4]
 800b026:	fa01 f303 	lsl.w	r3, r1, r3
 800b02a:	431a      	orrs	r2, r3
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)));
}
 800b030:	bf00      	nop
 800b032:	372c      	adds	r7, #44	@ 0x2c
 800b034:	46bd      	mov	sp, r7
 800b036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03a:	4770      	bx	lr

0800b03c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800b03c:	b480      	push	{r7}
 800b03e:	b08b      	sub	sp, #44	@ 0x2c
 800b040:	af00      	add	r7, sp, #0
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	60b9      	str	r1, [r7, #8]
 800b046:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)),
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	68da      	ldr	r2, [r3, #12]
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b050:	697b      	ldr	r3, [r7, #20]
 800b052:	fa93 f3a3 	rbit	r3, r3
 800b056:	613b      	str	r3, [r7, #16]
  return result;
 800b058:	693b      	ldr	r3, [r7, #16]
 800b05a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b05c:	69bb      	ldr	r3, [r7, #24]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d101      	bne.n	800b066 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800b062:	2320      	movs	r3, #32
 800b064:	e003      	b.n	800b06e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800b066:	69bb      	ldr	r3, [r7, #24]
 800b068:	fab3 f383 	clz	r3, r3
 800b06c:	b2db      	uxtb	r3, r3
 800b06e:	005b      	lsls	r3, r3, #1
 800b070:	2103      	movs	r1, #3
 800b072:	fa01 f303 	lsl.w	r3, r1, r3
 800b076:	43db      	mvns	r3, r3
 800b078:	401a      	ands	r2, r3
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b07e:	6a3b      	ldr	r3, [r7, #32]
 800b080:	fa93 f3a3 	rbit	r3, r3
 800b084:	61fb      	str	r3, [r7, #28]
  return result;
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b08a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d101      	bne.n	800b094 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800b090:	2320      	movs	r3, #32
 800b092:	e003      	b.n	800b09c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800b094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b096:	fab3 f383 	clz	r3, r3
 800b09a:	b2db      	uxtb	r3, r3
 800b09c:	005b      	lsls	r3, r3, #1
 800b09e:	6879      	ldr	r1, [r7, #4]
 800b0a0:	fa01 f303 	lsl.w	r3, r1, r3
 800b0a4:	431a      	orrs	r2, r3
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	60da      	str	r2, [r3, #12]
             (Pull << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)));
}
 800b0aa:	bf00      	nop
 800b0ac:	372c      	adds	r7, #44	@ 0x2c
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b4:	4770      	bx	lr

0800b0b6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800b0b6:	b480      	push	{r7}
 800b0b8:	b08b      	sub	sp, #44	@ 0x2c
 800b0ba:	af00      	add	r7, sp, #0
 800b0bc:	60f8      	str	r0, [r7, #12]
 800b0be:	60b9      	str	r1, [r7, #8]
 800b0c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)),
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	6a1a      	ldr	r2, [r3, #32]
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	fa93 f3a3 	rbit	r3, r3
 800b0d0:	613b      	str	r3, [r7, #16]
  return result;
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b0d6:	69bb      	ldr	r3, [r7, #24]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d101      	bne.n	800b0e0 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800b0dc:	2320      	movs	r3, #32
 800b0de:	e003      	b.n	800b0e8 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800b0e0:	69bb      	ldr	r3, [r7, #24]
 800b0e2:	fab3 f383 	clz	r3, r3
 800b0e6:	b2db      	uxtb	r3, r3
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	210f      	movs	r1, #15
 800b0ec:	fa01 f303 	lsl.w	r3, r1, r3
 800b0f0:	43db      	mvns	r3, r3
 800b0f2:	401a      	ands	r2, r3
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b0f8:	6a3b      	ldr	r3, [r7, #32]
 800b0fa:	fa93 f3a3 	rbit	r3, r3
 800b0fe:	61fb      	str	r3, [r7, #28]
  return result;
 800b100:	69fb      	ldr	r3, [r7, #28]
 800b102:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b106:	2b00      	cmp	r3, #0
 800b108:	d101      	bne.n	800b10e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800b10a:	2320      	movs	r3, #32
 800b10c:	e003      	b.n	800b116 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800b10e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b110:	fab3 f383 	clz	r3, r3
 800b114:	b2db      	uxtb	r3, r3
 800b116:	009b      	lsls	r3, r3, #2
 800b118:	6879      	ldr	r1, [r7, #4]
 800b11a:	fa01 f303 	lsl.w	r3, r1, r3
 800b11e:	431a      	orrs	r2, r3
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)));
}
 800b124:	bf00      	nop
 800b126:	372c      	adds	r7, #44	@ 0x2c
 800b128:	46bd      	mov	sp, r7
 800b12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12e:	4770      	bx	lr

0800b130 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800b130:	b480      	push	{r7}
 800b132:	b08b      	sub	sp, #44	@ 0x2c
 800b134:	af00      	add	r7, sp, #0
 800b136:	60f8      	str	r0, [r7, #12]
 800b138:	60b9      	str	r1, [r7, #8]
 800b13a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)),
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b140:	68bb      	ldr	r3, [r7, #8]
 800b142:	0a1b      	lsrs	r3, r3, #8
 800b144:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	fa93 f3a3 	rbit	r3, r3
 800b14c:	613b      	str	r3, [r7, #16]
  return result;
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b152:	69bb      	ldr	r3, [r7, #24]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d101      	bne.n	800b15c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800b158:	2320      	movs	r3, #32
 800b15a:	e003      	b.n	800b164 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800b15c:	69bb      	ldr	r3, [r7, #24]
 800b15e:	fab3 f383 	clz	r3, r3
 800b162:	b2db      	uxtb	r3, r3
 800b164:	009b      	lsls	r3, r3, #2
 800b166:	210f      	movs	r1, #15
 800b168:	fa01 f303 	lsl.w	r3, r1, r3
 800b16c:	43db      	mvns	r3, r3
 800b16e:	401a      	ands	r2, r3
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	0a1b      	lsrs	r3, r3, #8
 800b174:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b176:	6a3b      	ldr	r3, [r7, #32]
 800b178:	fa93 f3a3 	rbit	r3, r3
 800b17c:	61fb      	str	r3, [r7, #28]
  return result;
 800b17e:	69fb      	ldr	r3, [r7, #28]
 800b180:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b184:	2b00      	cmp	r3, #0
 800b186:	d101      	bne.n	800b18c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800b188:	2320      	movs	r3, #32
 800b18a:	e003      	b.n	800b194 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800b18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b18e:	fab3 f383 	clz	r3, r3
 800b192:	b2db      	uxtb	r3, r3
 800b194:	009b      	lsls	r3, r3, #2
 800b196:	6879      	ldr	r1, [r7, #4]
 800b198:	fa01 f303 	lsl.w	r3, r1, r3
 800b19c:	431a      	orrs	r2, r3
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)));
}
 800b1a2:	bf00      	nop
 800b1a4:	372c      	adds	r7, #44	@ 0x2c
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ac:	4770      	bx	lr

0800b1ae <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800b1ae:	b580      	push	{r7, lr}
 800b1b0:	b08a      	sub	sp, #40	@ 0x28
 800b1b2:	af00      	add	r7, sp, #0
 800b1b4:	6078      	str	r0, [r7, #4]
 800b1b6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b1be:	69bb      	ldr	r3, [r7, #24]
 800b1c0:	fa93 f3a3 	rbit	r3, r3
 800b1c4:	617b      	str	r3, [r7, #20]
  return result;
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800b1ca:	69fb      	ldr	r3, [r7, #28]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d101      	bne.n	800b1d4 <LL_GPIO_Init+0x26>
    return 32U;
 800b1d0:	2320      	movs	r3, #32
 800b1d2:	e003      	b.n	800b1dc <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800b1d4:	69fb      	ldr	r3, [r7, #28]
 800b1d6:	fab3 f383 	clz	r3, r3
 800b1da:	b2db      	uxtb	r3, r3
 800b1dc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800b1de:	e058      	b.n	800b292 <LL_GPIO_Init+0xe4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	681a      	ldr	r2, [r3, #0]
 800b1e4:	2101      	movs	r1, #1
 800b1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e8:	fa01 f303 	lsl.w	r3, r1, r3
 800b1ec:	4013      	ands	r3, r2
 800b1ee:	623b      	str	r3, [r7, #32]

    if (currentpin != 0U)
 800b1f0:	6a3b      	ldr	r3, [r7, #32]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d04a      	beq.n	800b28c <LL_GPIO_Init+0xde>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	685b      	ldr	r3, [r3, #4]
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d003      	beq.n	800b206 <LL_GPIO_Init+0x58>
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	685b      	ldr	r3, [r3, #4]
 800b202:	2b02      	cmp	r3, #2
 800b204:	d10e      	bne.n	800b224 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	689b      	ldr	r3, [r3, #8]
 800b20a:	461a      	mov	r2, r3
 800b20c:	6a39      	ldr	r1, [r7, #32]
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f7ff fed7 	bl	800afc2 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	6819      	ldr	r1, [r3, #0]
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	68db      	ldr	r3, [r3, #12]
 800b21c:	461a      	mov	r2, r3
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f7ff feb7 	bl	800af92 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	691b      	ldr	r3, [r3, #16]
 800b228:	461a      	mov	r2, r3
 800b22a:	6a39      	ldr	r1, [r7, #32]
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f7ff ff05 	bl	800b03c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	685b      	ldr	r3, [r3, #4]
 800b236:	2b02      	cmp	r3, #2
 800b238:	d121      	bne.n	800b27e <LL_GPIO_Init+0xd0>
 800b23a:	6a3b      	ldr	r3, [r7, #32]
 800b23c:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	fa93 f3a3 	rbit	r3, r3
 800b244:	60bb      	str	r3, [r7, #8]
  return result;
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d101      	bne.n	800b254 <LL_GPIO_Init+0xa6>
    return 32U;
 800b250:	2320      	movs	r3, #32
 800b252:	e003      	b.n	800b25c <LL_GPIO_Init+0xae>
  return __builtin_clz(value);
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	fab3 f383 	clz	r3, r3
 800b25a:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 8U)
 800b25c:	2b07      	cmp	r3, #7
 800b25e:	d807      	bhi.n	800b270 <LL_GPIO_Init+0xc2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	695b      	ldr	r3, [r3, #20]
 800b264:	461a      	mov	r2, r3
 800b266:	6a39      	ldr	r1, [r7, #32]
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f7ff ff24 	bl	800b0b6 <LL_GPIO_SetAFPin_0_7>
 800b26e:	e006      	b.n	800b27e <LL_GPIO_Init+0xd0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	695b      	ldr	r3, [r3, #20]
 800b274:	461a      	mov	r2, r3
 800b276:	6a39      	ldr	r1, [r7, #32]
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f7ff ff59 	bl	800b130 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	461a      	mov	r2, r3
 800b284:	6a39      	ldr	r1, [r7, #32]
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f7ff fe46 	bl	800af18 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800b28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b28e:	3301      	adds	r3, #1
 800b290:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	681a      	ldr	r2, [r3, #0]
 800b296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b298:	fa22 f303 	lsr.w	r3, r2, r3
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d19f      	bne.n	800b1e0 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800b2a0:	2300      	movs	r3, #0
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3728      	adds	r7, #40	@ 0x28
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}

0800b2aa <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b2aa:	b084      	sub	sp, #16
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b084      	sub	sp, #16
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
 800b2b4:	f107 001c 	add.w	r0, r7, #28
 800b2b8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	68db      	ldr	r3, [r3, #12]
 800b2c0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800b2c8:	6878      	ldr	r0, [r7, #4]
 800b2ca:	f000 fd89 	bl	800bde0 <USB_CoreReset>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800b2d2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d106      	bne.n	800b2e8 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2de:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	639a      	str	r2, [r3, #56]	@ 0x38
 800b2e6:	e005      	b.n	800b2f4 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2ec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800b2f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3710      	adds	r7, #16
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b300:	b004      	add	sp, #16
 800b302:	4770      	bx	lr

0800b304 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b304:	b480      	push	{r7}
 800b306:	b087      	sub	sp, #28
 800b308:	af00      	add	r7, sp, #0
 800b30a:	60f8      	str	r0, [r7, #12]
 800b30c:	60b9      	str	r1, [r7, #8]
 800b30e:	4613      	mov	r3, r2
 800b310:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b312:	79fb      	ldrb	r3, [r7, #7]
 800b314:	2b02      	cmp	r3, #2
 800b316:	d165      	bne.n	800b3e4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	4a41      	ldr	r2, [pc, #260]	@ (800b420 <USB_SetTurnaroundTime+0x11c>)
 800b31c:	4293      	cmp	r3, r2
 800b31e:	d906      	bls.n	800b32e <USB_SetTurnaroundTime+0x2a>
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	4a40      	ldr	r2, [pc, #256]	@ (800b424 <USB_SetTurnaroundTime+0x120>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d202      	bcs.n	800b32e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b328:	230f      	movs	r3, #15
 800b32a:	617b      	str	r3, [r7, #20]
 800b32c:	e062      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	4a3c      	ldr	r2, [pc, #240]	@ (800b424 <USB_SetTurnaroundTime+0x120>)
 800b332:	4293      	cmp	r3, r2
 800b334:	d306      	bcc.n	800b344 <USB_SetTurnaroundTime+0x40>
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	4a3b      	ldr	r2, [pc, #236]	@ (800b428 <USB_SetTurnaroundTime+0x124>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d202      	bcs.n	800b344 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b33e:	230e      	movs	r3, #14
 800b340:	617b      	str	r3, [r7, #20]
 800b342:	e057      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	4a38      	ldr	r2, [pc, #224]	@ (800b428 <USB_SetTurnaroundTime+0x124>)
 800b348:	4293      	cmp	r3, r2
 800b34a:	d306      	bcc.n	800b35a <USB_SetTurnaroundTime+0x56>
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	4a37      	ldr	r2, [pc, #220]	@ (800b42c <USB_SetTurnaroundTime+0x128>)
 800b350:	4293      	cmp	r3, r2
 800b352:	d202      	bcs.n	800b35a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b354:	230d      	movs	r3, #13
 800b356:	617b      	str	r3, [r7, #20]
 800b358:	e04c      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	4a33      	ldr	r2, [pc, #204]	@ (800b42c <USB_SetTurnaroundTime+0x128>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d306      	bcc.n	800b370 <USB_SetTurnaroundTime+0x6c>
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	4a32      	ldr	r2, [pc, #200]	@ (800b430 <USB_SetTurnaroundTime+0x12c>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d802      	bhi.n	800b370 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b36a:	230c      	movs	r3, #12
 800b36c:	617b      	str	r3, [r7, #20]
 800b36e:	e041      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	4a2f      	ldr	r2, [pc, #188]	@ (800b430 <USB_SetTurnaroundTime+0x12c>)
 800b374:	4293      	cmp	r3, r2
 800b376:	d906      	bls.n	800b386 <USB_SetTurnaroundTime+0x82>
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	4a2e      	ldr	r2, [pc, #184]	@ (800b434 <USB_SetTurnaroundTime+0x130>)
 800b37c:	4293      	cmp	r3, r2
 800b37e:	d802      	bhi.n	800b386 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b380:	230b      	movs	r3, #11
 800b382:	617b      	str	r3, [r7, #20]
 800b384:	e036      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	4a2a      	ldr	r2, [pc, #168]	@ (800b434 <USB_SetTurnaroundTime+0x130>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d906      	bls.n	800b39c <USB_SetTurnaroundTime+0x98>
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	4a29      	ldr	r2, [pc, #164]	@ (800b438 <USB_SetTurnaroundTime+0x134>)
 800b392:	4293      	cmp	r3, r2
 800b394:	d802      	bhi.n	800b39c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b396:	230a      	movs	r3, #10
 800b398:	617b      	str	r3, [r7, #20]
 800b39a:	e02b      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	4a26      	ldr	r2, [pc, #152]	@ (800b438 <USB_SetTurnaroundTime+0x134>)
 800b3a0:	4293      	cmp	r3, r2
 800b3a2:	d906      	bls.n	800b3b2 <USB_SetTurnaroundTime+0xae>
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	4a25      	ldr	r2, [pc, #148]	@ (800b43c <USB_SetTurnaroundTime+0x138>)
 800b3a8:	4293      	cmp	r3, r2
 800b3aa:	d202      	bcs.n	800b3b2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b3ac:	2309      	movs	r3, #9
 800b3ae:	617b      	str	r3, [r7, #20]
 800b3b0:	e020      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	4a21      	ldr	r2, [pc, #132]	@ (800b43c <USB_SetTurnaroundTime+0x138>)
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	d306      	bcc.n	800b3c8 <USB_SetTurnaroundTime+0xc4>
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	4a20      	ldr	r2, [pc, #128]	@ (800b440 <USB_SetTurnaroundTime+0x13c>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d802      	bhi.n	800b3c8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b3c2:	2308      	movs	r3, #8
 800b3c4:	617b      	str	r3, [r7, #20]
 800b3c6:	e015      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	4a1d      	ldr	r2, [pc, #116]	@ (800b440 <USB_SetTurnaroundTime+0x13c>)
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	d906      	bls.n	800b3de <USB_SetTurnaroundTime+0xda>
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	4a1c      	ldr	r2, [pc, #112]	@ (800b444 <USB_SetTurnaroundTime+0x140>)
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	d202      	bcs.n	800b3de <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b3d8:	2307      	movs	r3, #7
 800b3da:	617b      	str	r3, [r7, #20]
 800b3dc:	e00a      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b3de:	2306      	movs	r3, #6
 800b3e0:	617b      	str	r3, [r7, #20]
 800b3e2:	e007      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b3e4:	79fb      	ldrb	r3, [r7, #7]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d102      	bne.n	800b3f0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b3ea:	2309      	movs	r3, #9
 800b3ec:	617b      	str	r3, [r7, #20]
 800b3ee:	e001      	b.n	800b3f4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b3f0:	2309      	movs	r3, #9
 800b3f2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	68db      	ldr	r3, [r3, #12]
 800b3f8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	68da      	ldr	r2, [r3, #12]
 800b404:	697b      	ldr	r3, [r7, #20]
 800b406:	029b      	lsls	r3, r3, #10
 800b408:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b40c:	431a      	orrs	r2, r3
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b412:	2300      	movs	r3, #0
}
 800b414:	4618      	mov	r0, r3
 800b416:	371c      	adds	r7, #28
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr
 800b420:	00d8acbf 	.word	0x00d8acbf
 800b424:	00e4e1c0 	.word	0x00e4e1c0
 800b428:	00f42400 	.word	0x00f42400
 800b42c:	01067380 	.word	0x01067380
 800b430:	011a499f 	.word	0x011a499f
 800b434:	01312cff 	.word	0x01312cff
 800b438:	014ca43f 	.word	0x014ca43f
 800b43c:	016e3600 	.word	0x016e3600
 800b440:	01a6ab1f 	.word	0x01a6ab1f
 800b444:	01e84800 	.word	0x01e84800

0800b448 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b448:	b480      	push	{r7}
 800b44a:	b083      	sub	sp, #12
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	689b      	ldr	r3, [r3, #8]
 800b454:	f023 0201 	bic.w	r2, r3, #1
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b45c:	2300      	movs	r3, #0
}
 800b45e:	4618      	mov	r0, r3
 800b460:	370c      	adds	r7, #12
 800b462:	46bd      	mov	sp, r7
 800b464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b468:	4770      	bx	lr

0800b46a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b46a:	b580      	push	{r7, lr}
 800b46c:	b084      	sub	sp, #16
 800b46e:	af00      	add	r7, sp, #0
 800b470:	6078      	str	r0, [r7, #4]
 800b472:	460b      	mov	r3, r1
 800b474:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b476:	2300      	movs	r3, #0
 800b478:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	68db      	ldr	r3, [r3, #12]
 800b47e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b486:	78fb      	ldrb	r3, [r7, #3]
 800b488:	2b01      	cmp	r3, #1
 800b48a:	d115      	bne.n	800b4b8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	68db      	ldr	r3, [r3, #12]
 800b490:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b498:	200a      	movs	r0, #10
 800b49a:	f7f6 fc65 	bl	8001d68 <HAL_Delay>
      ms += 10U;
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	330a      	adds	r3, #10
 800b4a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f000 fc0b 	bl	800bcc0 <USB_GetMode>
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	2b01      	cmp	r3, #1
 800b4ae:	d01e      	beq.n	800b4ee <USB_SetCurrentMode+0x84>
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2bc7      	cmp	r3, #199	@ 0xc7
 800b4b4:	d9f0      	bls.n	800b498 <USB_SetCurrentMode+0x2e>
 800b4b6:	e01a      	b.n	800b4ee <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b4b8:	78fb      	ldrb	r3, [r7, #3]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d115      	bne.n	800b4ea <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	68db      	ldr	r3, [r3, #12]
 800b4c2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b4ca:	200a      	movs	r0, #10
 800b4cc:	f7f6 fc4c 	bl	8001d68 <HAL_Delay>
      ms += 10U;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	330a      	adds	r3, #10
 800b4d4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f000 fbf2 	bl	800bcc0 <USB_GetMode>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d005      	beq.n	800b4ee <USB_SetCurrentMode+0x84>
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2bc7      	cmp	r3, #199	@ 0xc7
 800b4e6:	d9f0      	bls.n	800b4ca <USB_SetCurrentMode+0x60>
 800b4e8:	e001      	b.n	800b4ee <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	e005      	b.n	800b4fa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	2bc8      	cmp	r3, #200	@ 0xc8
 800b4f2:	d101      	bne.n	800b4f8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	e000      	b.n	800b4fa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b4f8:	2300      	movs	r3, #0
}
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	3710      	adds	r7, #16
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
	...

0800b504 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b504:	b084      	sub	sp, #16
 800b506:	b580      	push	{r7, lr}
 800b508:	b086      	sub	sp, #24
 800b50a:	af00      	add	r7, sp, #0
 800b50c:	6078      	str	r0, [r7, #4]
 800b50e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b512:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b516:	2300      	movs	r3, #0
 800b518:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b51e:	2300      	movs	r3, #0
 800b520:	613b      	str	r3, [r7, #16]
 800b522:	e009      	b.n	800b538 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b524:	687a      	ldr	r2, [r7, #4]
 800b526:	693b      	ldr	r3, [r7, #16]
 800b528:	3340      	adds	r3, #64	@ 0x40
 800b52a:	009b      	lsls	r3, r3, #2
 800b52c:	4413      	add	r3, r2
 800b52e:	2200      	movs	r2, #0
 800b530:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b532:	693b      	ldr	r3, [r7, #16]
 800b534:	3301      	adds	r3, #1
 800b536:	613b      	str	r3, [r7, #16]
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	2b0e      	cmp	r3, #14
 800b53c:	d9f2      	bls.n	800b524 <USB_DevInit+0x20>
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b53e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b542:	2b00      	cmp	r3, #0
 800b544:	d11c      	bne.n	800b580 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b54c:	685b      	ldr	r3, [r3, #4]
 800b54e:	68fa      	ldr	r2, [r7, #12]
 800b550:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b554:	f043 0302 	orr.w	r3, r3, #2
 800b558:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b55e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	601a      	str	r2, [r3, #0]
 800b57e:	e005      	b.n	800b58c <USB_DevInit+0x88>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b584:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b592:	461a      	mov	r2, r3
 800b594:	2300      	movs	r3, #0
 800b596:	6013      	str	r3, [r2, #0]
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b598:	2103      	movs	r1, #3
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	f000 f95e 	bl	800b85c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b5a0:	2110      	movs	r1, #16
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f000 f8fa 	bl	800b79c <USB_FlushTxFifo>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d001      	beq.n	800b5b2 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b5b2:	6878      	ldr	r0, [r7, #4]
 800b5b4:	f000 f924 	bl	800b800 <USB_FlushRxFifo>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d001      	beq.n	800b5c2 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800b5be:	2301      	movs	r3, #1
 800b5c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5e0:	461a      	mov	r2, r3
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	613b      	str	r3, [r7, #16]
 800b5ea:	e043      	b.n	800b674 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	015a      	lsls	r2, r3, #5
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	4413      	add	r3, r2
 800b5f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b5fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b602:	d118      	bne.n	800b636 <USB_DevInit+0x132>
    {
      if (i == 0U)
 800b604:	693b      	ldr	r3, [r7, #16]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d10a      	bne.n	800b620 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b60a:	693b      	ldr	r3, [r7, #16]
 800b60c:	015a      	lsls	r2, r3, #5
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	4413      	add	r3, r2
 800b612:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b616:	461a      	mov	r2, r3
 800b618:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b61c:	6013      	str	r3, [r2, #0]
 800b61e:	e013      	b.n	800b648 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	015a      	lsls	r2, r3, #5
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	4413      	add	r3, r2
 800b628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b62c:	461a      	mov	r2, r3
 800b62e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b632:	6013      	str	r3, [r2, #0]
 800b634:	e008      	b.n	800b648 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b636:	693b      	ldr	r3, [r7, #16]
 800b638:	015a      	lsls	r2, r3, #5
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	4413      	add	r3, r2
 800b63e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b642:	461a      	mov	r2, r3
 800b644:	2300      	movs	r3, #0
 800b646:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	015a      	lsls	r2, r3, #5
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	4413      	add	r3, r2
 800b650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b654:	461a      	mov	r2, r3
 800b656:	2300      	movs	r3, #0
 800b658:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b65a:	693b      	ldr	r3, [r7, #16]
 800b65c:	015a      	lsls	r2, r3, #5
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	4413      	add	r3, r2
 800b662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b666:	461a      	mov	r2, r3
 800b668:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b66c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b66e:	693b      	ldr	r3, [r7, #16]
 800b670:	3301      	adds	r3, #1
 800b672:	613b      	str	r3, [r7, #16]
 800b674:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b678:	461a      	mov	r2, r3
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	4293      	cmp	r3, r2
 800b67e:	d3b5      	bcc.n	800b5ec <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b680:	2300      	movs	r3, #0
 800b682:	613b      	str	r3, [r7, #16]
 800b684:	e043      	b.n	800b70e <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b686:	693b      	ldr	r3, [r7, #16]
 800b688:	015a      	lsls	r2, r3, #5
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	4413      	add	r3, r2
 800b68e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b698:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b69c:	d118      	bne.n	800b6d0 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800b69e:	693b      	ldr	r3, [r7, #16]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d10a      	bne.n	800b6ba <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b6a4:	693b      	ldr	r3, [r7, #16]
 800b6a6:	015a      	lsls	r2, r3, #5
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	4413      	add	r3, r2
 800b6ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6b0:	461a      	mov	r2, r3
 800b6b2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b6b6:	6013      	str	r3, [r2, #0]
 800b6b8:	e013      	b.n	800b6e2 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b6ba:	693b      	ldr	r3, [r7, #16]
 800b6bc:	015a      	lsls	r2, r3, #5
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	4413      	add	r3, r2
 800b6c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6c6:	461a      	mov	r2, r3
 800b6c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b6cc:	6013      	str	r3, [r2, #0]
 800b6ce:	e008      	b.n	800b6e2 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b6d0:	693b      	ldr	r3, [r7, #16]
 800b6d2:	015a      	lsls	r2, r3, #5
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	4413      	add	r3, r2
 800b6d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6dc:	461a      	mov	r2, r3
 800b6de:	2300      	movs	r3, #0
 800b6e0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b6e2:	693b      	ldr	r3, [r7, #16]
 800b6e4:	015a      	lsls	r2, r3, #5
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	4413      	add	r3, r2
 800b6ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6ee:	461a      	mov	r2, r3
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b6f4:	693b      	ldr	r3, [r7, #16]
 800b6f6:	015a      	lsls	r2, r3, #5
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	4413      	add	r3, r2
 800b6fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b700:	461a      	mov	r2, r3
 800b702:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b706:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b708:	693b      	ldr	r3, [r7, #16]
 800b70a:	3301      	adds	r3, #1
 800b70c:	613b      	str	r3, [r7, #16]
 800b70e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b712:	461a      	mov	r2, r3
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	4293      	cmp	r3, r2
 800b718:	d3b5      	bcc.n	800b686 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b720:	691b      	ldr	r3, [r3, #16]
 800b722:	68fa      	ldr	r2, [r7, #12]
 800b724:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b72c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2200      	movs	r2, #0
 800b732:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b73a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b73c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b740:	2b00      	cmp	r3, #0
 800b742:	d105      	bne.n	800b750 <USB_DevInit+0x24c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	699b      	ldr	r3, [r3, #24]
 800b748:	f043 0210 	orr.w	r2, r3, #16
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	699a      	ldr	r2, [r3, #24]
 800b754:	4b10      	ldr	r3, [pc, #64]	@ (800b798 <USB_DevInit+0x294>)
 800b756:	4313      	orrs	r3, r2
 800b758:	687a      	ldr	r2, [r7, #4]
 800b75a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b75c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b760:	2b00      	cmp	r3, #0
 800b762:	d005      	beq.n	800b770 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	699b      	ldr	r3, [r3, #24]
 800b768:	f043 0208 	orr.w	r2, r3, #8
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b770:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b774:	2b01      	cmp	r3, #1
 800b776:	d107      	bne.n	800b788 <USB_DevInit+0x284>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	699b      	ldr	r3, [r3, #24]
 800b77c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b780:	f043 0304 	orr.w	r3, r3, #4
 800b784:	687a      	ldr	r2, [r7, #4]
 800b786:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b788:	7dfb      	ldrb	r3, [r7, #23]
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3718      	adds	r7, #24
 800b78e:	46bd      	mov	sp, r7
 800b790:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b794:	b004      	add	sp, #16
 800b796:	4770      	bx	lr
 800b798:	803c3800 	.word	0x803c3800

0800b79c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b79c:	b480      	push	{r7}
 800b79e:	b085      	sub	sp, #20
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	3301      	adds	r3, #1
 800b7ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b7b6:	d901      	bls.n	800b7bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b7b8:	2303      	movs	r3, #3
 800b7ba:	e01b      	b.n	800b7f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	691b      	ldr	r3, [r3, #16]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	daf2      	bge.n	800b7aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	019b      	lsls	r3, r3, #6
 800b7cc:	f043 0220 	orr.w	r2, r3, #32
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	3301      	adds	r3, #1
 800b7d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b7e0:	d901      	bls.n	800b7e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b7e2:	2303      	movs	r3, #3
 800b7e4:	e006      	b.n	800b7f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	691b      	ldr	r3, [r3, #16]
 800b7ea:	f003 0320 	and.w	r3, r3, #32
 800b7ee:	2b20      	cmp	r3, #32
 800b7f0:	d0f0      	beq.n	800b7d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b7f2:	2300      	movs	r3, #0
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	3714      	adds	r7, #20
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr

0800b800 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b800:	b480      	push	{r7}
 800b802:	b085      	sub	sp, #20
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b808:	2300      	movs	r3, #0
 800b80a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	3301      	adds	r3, #1
 800b810:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b818:	d901      	bls.n	800b81e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b81a:	2303      	movs	r3, #3
 800b81c:	e018      	b.n	800b850 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	691b      	ldr	r3, [r3, #16]
 800b822:	2b00      	cmp	r3, #0
 800b824:	daf2      	bge.n	800b80c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b826:	2300      	movs	r3, #0
 800b828:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	2210      	movs	r2, #16
 800b82e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	3301      	adds	r3, #1
 800b834:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b83c:	d901      	bls.n	800b842 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b83e:	2303      	movs	r3, #3
 800b840:	e006      	b.n	800b850 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	691b      	ldr	r3, [r3, #16]
 800b846:	f003 0310 	and.w	r3, r3, #16
 800b84a:	2b10      	cmp	r3, #16
 800b84c:	d0f0      	beq.n	800b830 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b84e:	2300      	movs	r3, #0
}
 800b850:	4618      	mov	r0, r3
 800b852:	3714      	adds	r7, #20
 800b854:	46bd      	mov	sp, r7
 800b856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85a:	4770      	bx	lr

0800b85c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b85c:	b480      	push	{r7}
 800b85e:	b085      	sub	sp, #20
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
 800b864:	460b      	mov	r3, r1
 800b866:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b872:	681a      	ldr	r2, [r3, #0]
 800b874:	78fb      	ldrb	r3, [r7, #3]
 800b876:	68f9      	ldr	r1, [r7, #12]
 800b878:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b87c:	4313      	orrs	r3, r2
 800b87e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b880:	2300      	movs	r3, #0
}
 800b882:	4618      	mov	r0, r3
 800b884:	3714      	adds	r7, #20
 800b886:	46bd      	mov	sp, r7
 800b888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88c:	4770      	bx	lr

0800b88e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b88e:	b480      	push	{r7}
 800b890:	b087      	sub	sp, #28
 800b892:	af00      	add	r7, sp, #0
 800b894:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8a0:	689b      	ldr	r3, [r3, #8]
 800b8a2:	f003 0306 	and.w	r3, r3, #6
 800b8a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d102      	bne.n	800b8b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	75fb      	strb	r3, [r7, #23]
 800b8b2:	e00a      	b.n	800b8ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	2b02      	cmp	r3, #2
 800b8b8:	d002      	beq.n	800b8c0 <USB_GetDevSpeed+0x32>
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	2b06      	cmp	r3, #6
 800b8be:	d102      	bne.n	800b8c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b8c0:	2302      	movs	r3, #2
 800b8c2:	75fb      	strb	r3, [r7, #23]
 800b8c4:	e001      	b.n	800b8ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b8c6:	230f      	movs	r3, #15
 800b8c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b8ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	371c      	adds	r7, #28
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d6:	4770      	bx	lr

0800b8d8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b087      	sub	sp, #28
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
 800b8e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	785b      	ldrb	r3, [r3, #1]
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d14a      	bne.n	800b98c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	015a      	lsls	r2, r3, #5
 800b8fc:	693b      	ldr	r3, [r7, #16]
 800b8fe:	4413      	add	r3, r2
 800b900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b90a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b90e:	f040 8086 	bne.w	800ba1e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	781b      	ldrb	r3, [r3, #0]
 800b916:	015a      	lsls	r2, r3, #5
 800b918:	693b      	ldr	r3, [r7, #16]
 800b91a:	4413      	add	r3, r2
 800b91c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	683a      	ldr	r2, [r7, #0]
 800b924:	7812      	ldrb	r2, [r2, #0]
 800b926:	0151      	lsls	r1, r2, #5
 800b928:	693a      	ldr	r2, [r7, #16]
 800b92a:	440a      	add	r2, r1
 800b92c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b930:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b934:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	781b      	ldrb	r3, [r3, #0]
 800b93a:	015a      	lsls	r2, r3, #5
 800b93c:	693b      	ldr	r3, [r7, #16]
 800b93e:	4413      	add	r3, r2
 800b940:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	683a      	ldr	r2, [r7, #0]
 800b948:	7812      	ldrb	r2, [r2, #0]
 800b94a:	0151      	lsls	r1, r2, #5
 800b94c:	693a      	ldr	r2, [r7, #16]
 800b94e:	440a      	add	r2, r1
 800b950:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b954:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b958:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	3301      	adds	r3, #1
 800b95e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b966:	4293      	cmp	r3, r2
 800b968:	d902      	bls.n	800b970 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b96a:	2301      	movs	r3, #1
 800b96c:	75fb      	strb	r3, [r7, #23]
          break;
 800b96e:	e056      	b.n	800ba1e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	015a      	lsls	r2, r3, #5
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	4413      	add	r3, r2
 800b97a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b984:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b988:	d0e7      	beq.n	800b95a <USB_EPStopXfer+0x82>
 800b98a:	e048      	b.n	800ba1e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	015a      	lsls	r2, r3, #5
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	4413      	add	r3, r2
 800b996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b9a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b9a4:	d13b      	bne.n	800ba1e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	781b      	ldrb	r3, [r3, #0]
 800b9aa:	015a      	lsls	r2, r3, #5
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	4413      	add	r3, r2
 800b9b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	683a      	ldr	r2, [r7, #0]
 800b9b8:	7812      	ldrb	r2, [r2, #0]
 800b9ba:	0151      	lsls	r1, r2, #5
 800b9bc:	693a      	ldr	r2, [r7, #16]
 800b9be:	440a      	add	r2, r1
 800b9c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b9c8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	781b      	ldrb	r3, [r3, #0]
 800b9ce:	015a      	lsls	r2, r3, #5
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	4413      	add	r3, r2
 800b9d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	683a      	ldr	r2, [r7, #0]
 800b9dc:	7812      	ldrb	r2, [r2, #0]
 800b9de:	0151      	lsls	r1, r2, #5
 800b9e0:	693a      	ldr	r2, [r7, #16]
 800b9e2:	440a      	add	r2, r1
 800b9e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b9ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b9fa:	4293      	cmp	r3, r2
 800b9fc:	d902      	bls.n	800ba04 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b9fe:	2301      	movs	r3, #1
 800ba00:	75fb      	strb	r3, [r7, #23]
          break;
 800ba02:	e00c      	b.n	800ba1e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	781b      	ldrb	r3, [r3, #0]
 800ba08:	015a      	lsls	r2, r3, #5
 800ba0a:	693b      	ldr	r3, [r7, #16]
 800ba0c:	4413      	add	r3, r2
 800ba0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba1c:	d0e7      	beq.n	800b9ee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ba1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba20:	4618      	mov	r0, r3
 800ba22:	371c      	adds	r7, #28
 800ba24:	46bd      	mov	sp, r7
 800ba26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2a:	4770      	bx	lr

0800ba2c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b089      	sub	sp, #36	@ 0x24
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	60f8      	str	r0, [r7, #12]
 800ba34:	60b9      	str	r1, [r7, #8]
 800ba36:	4611      	mov	r1, r2
 800ba38:	461a      	mov	r2, r3
 800ba3a:	460b      	mov	r3, r1
 800ba3c:	71fb      	strb	r3, [r7, #7]
 800ba3e:	4613      	mov	r3, r2
 800ba40:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ba46:	68bb      	ldr	r3, [r7, #8]
 800ba48:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ba4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d123      	bne.n	800ba9a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ba52:	88bb      	ldrh	r3, [r7, #4]
 800ba54:	3303      	adds	r3, #3
 800ba56:	089b      	lsrs	r3, r3, #2
 800ba58:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	61bb      	str	r3, [r7, #24]
 800ba5e:	e018      	b.n	800ba92 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ba60:	79fb      	ldrb	r3, [r7, #7]
 800ba62:	031a      	lsls	r2, r3, #12
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	4413      	add	r3, r2
 800ba68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ba6c:	461a      	mov	r2, r3
 800ba6e:	69fb      	ldr	r3, [r7, #28]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ba74:	69fb      	ldr	r3, [r7, #28]
 800ba76:	3301      	adds	r3, #1
 800ba78:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ba7a:	69fb      	ldr	r3, [r7, #28]
 800ba7c:	3301      	adds	r3, #1
 800ba7e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ba80:	69fb      	ldr	r3, [r7, #28]
 800ba82:	3301      	adds	r3, #1
 800ba84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ba86:	69fb      	ldr	r3, [r7, #28]
 800ba88:	3301      	adds	r3, #1
 800ba8a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ba8c:	69bb      	ldr	r3, [r7, #24]
 800ba8e:	3301      	adds	r3, #1
 800ba90:	61bb      	str	r3, [r7, #24]
 800ba92:	69ba      	ldr	r2, [r7, #24]
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d3e2      	bcc.n	800ba60 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ba9a:	2300      	movs	r3, #0
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3724      	adds	r7, #36	@ 0x24
 800baa0:	46bd      	mov	sp, r7
 800baa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa6:	4770      	bx	lr

0800baa8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800baa8:	b480      	push	{r7}
 800baaa:	b08b      	sub	sp, #44	@ 0x2c
 800baac:	af00      	add	r7, sp, #0
 800baae:	60f8      	str	r0, [r7, #12]
 800bab0:	60b9      	str	r1, [r7, #8]
 800bab2:	4613      	mov	r3, r2
 800bab4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800baba:	68bb      	ldr	r3, [r7, #8]
 800babc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800babe:	88fb      	ldrh	r3, [r7, #6]
 800bac0:	089b      	lsrs	r3, r3, #2
 800bac2:	b29b      	uxth	r3, r3
 800bac4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bac6:	88fb      	ldrh	r3, [r7, #6]
 800bac8:	f003 0303 	and.w	r3, r3, #3
 800bacc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bace:	2300      	movs	r3, #0
 800bad0:	623b      	str	r3, [r7, #32]
 800bad2:	e014      	b.n	800bafe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bad4:	69bb      	ldr	r3, [r7, #24]
 800bad6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bada:	681a      	ldr	r2, [r3, #0]
 800badc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bade:	601a      	str	r2, [r3, #0]
    pDest++;
 800bae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae2:	3301      	adds	r3, #1
 800bae4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae8:	3301      	adds	r3, #1
 800baea:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800baec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baee:	3301      	adds	r3, #1
 800baf0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800baf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf4:	3301      	adds	r3, #1
 800baf6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800baf8:	6a3b      	ldr	r3, [r7, #32]
 800bafa:	3301      	adds	r3, #1
 800bafc:	623b      	str	r3, [r7, #32]
 800bafe:	6a3a      	ldr	r2, [r7, #32]
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d3e6      	bcc.n	800bad4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bb06:	8bfb      	ldrh	r3, [r7, #30]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d01e      	beq.n	800bb4a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bb16:	461a      	mov	r2, r3
 800bb18:	f107 0310 	add.w	r3, r7, #16
 800bb1c:	6812      	ldr	r2, [r2, #0]
 800bb1e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bb20:	693a      	ldr	r2, [r7, #16]
 800bb22:	6a3b      	ldr	r3, [r7, #32]
 800bb24:	b2db      	uxtb	r3, r3
 800bb26:	00db      	lsls	r3, r3, #3
 800bb28:	fa22 f303 	lsr.w	r3, r2, r3
 800bb2c:	b2da      	uxtb	r2, r3
 800bb2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb30:	701a      	strb	r2, [r3, #0]
      i++;
 800bb32:	6a3b      	ldr	r3, [r7, #32]
 800bb34:	3301      	adds	r3, #1
 800bb36:	623b      	str	r3, [r7, #32]
      pDest++;
 800bb38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800bb3e:	8bfb      	ldrh	r3, [r7, #30]
 800bb40:	3b01      	subs	r3, #1
 800bb42:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bb44:	8bfb      	ldrh	r3, [r7, #30]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d1ea      	bne.n	800bb20 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	372c      	adds	r7, #44	@ 0x2c
 800bb50:	46bd      	mov	sp, r7
 800bb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb56:	4770      	bx	lr

0800bb58 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800bb58:	b480      	push	{r7}
 800bb5a:	b085      	sub	sp, #20
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	68fa      	ldr	r2, [r7, #12]
 800bb6e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bb72:	f023 0303 	bic.w	r3, r3, #3
 800bb76:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb7e:	685b      	ldr	r3, [r3, #4]
 800bb80:	68fa      	ldr	r2, [r7, #12]
 800bb82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb86:	f043 0302 	orr.w	r3, r3, #2
 800bb8a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bb8c:	2300      	movs	r3, #0
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3714      	adds	r7, #20
 800bb92:	46bd      	mov	sp, r7
 800bb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb98:	4770      	bx	lr

0800bb9a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800bb9a:	b480      	push	{r7}
 800bb9c:	b085      	sub	sp, #20
 800bb9e:	af00      	add	r7, sp, #0
 800bba0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	695b      	ldr	r3, [r3, #20]
 800bba6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	699b      	ldr	r3, [r3, #24]
 800bbac:	68fa      	ldr	r2, [r7, #12]
 800bbae:	4013      	ands	r3, r2
 800bbb0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	3714      	adds	r7, #20
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbe:	4770      	bx	lr

0800bbc0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bbc0:	b480      	push	{r7}
 800bbc2:	b085      	sub	sp, #20
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbd2:	699b      	ldr	r3, [r3, #24]
 800bbd4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbdc:	69db      	ldr	r3, [r3, #28]
 800bbde:	68ba      	ldr	r2, [r7, #8]
 800bbe0:	4013      	ands	r3, r2
 800bbe2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	0c1b      	lsrs	r3, r3, #16
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3714      	adds	r7, #20
 800bbec:	46bd      	mov	sp, r7
 800bbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf2:	4770      	bx	lr

0800bbf4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bbf4:	b480      	push	{r7}
 800bbf6:	b085      	sub	sp, #20
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc06:	699b      	ldr	r3, [r3, #24]
 800bc08:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc10:	69db      	ldr	r3, [r3, #28]
 800bc12:	68ba      	ldr	r2, [r7, #8]
 800bc14:	4013      	ands	r3, r2
 800bc16:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	b29b      	uxth	r3, r3
}
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	3714      	adds	r7, #20
 800bc20:	46bd      	mov	sp, r7
 800bc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc26:	4770      	bx	lr

0800bc28 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b085      	sub	sp, #20
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
 800bc30:	460b      	mov	r3, r1
 800bc32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bc38:	78fb      	ldrb	r3, [r7, #3]
 800bc3a:	015a      	lsls	r2, r3, #5
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	4413      	add	r3, r2
 800bc40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc44:	689b      	ldr	r3, [r3, #8]
 800bc46:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc4e:	695b      	ldr	r3, [r3, #20]
 800bc50:	68ba      	ldr	r2, [r7, #8]
 800bc52:	4013      	ands	r3, r2
 800bc54:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bc56:	68bb      	ldr	r3, [r7, #8]
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3714      	adds	r7, #20
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc62:	4770      	bx	lr

0800bc64 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bc64:	b480      	push	{r7}
 800bc66:	b087      	sub	sp, #28
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	460b      	mov	r3, r1
 800bc6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bc74:	697b      	ldr	r3, [r7, #20]
 800bc76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc7a:	691b      	ldr	r3, [r3, #16]
 800bc7c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bc7e:	697b      	ldr	r3, [r7, #20]
 800bc80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc86:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bc88:	78fb      	ldrb	r3, [r7, #3]
 800bc8a:	f003 030f 	and.w	r3, r3, #15
 800bc8e:	68fa      	ldr	r2, [r7, #12]
 800bc90:	fa22 f303 	lsr.w	r3, r2, r3
 800bc94:	01db      	lsls	r3, r3, #7
 800bc96:	b2db      	uxtb	r3, r3
 800bc98:	693a      	ldr	r2, [r7, #16]
 800bc9a:	4313      	orrs	r3, r2
 800bc9c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bc9e:	78fb      	ldrb	r3, [r7, #3]
 800bca0:	015a      	lsls	r2, r3, #5
 800bca2:	697b      	ldr	r3, [r7, #20]
 800bca4:	4413      	add	r3, r2
 800bca6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcaa:	689b      	ldr	r3, [r3, #8]
 800bcac:	693a      	ldr	r2, [r7, #16]
 800bcae:	4013      	ands	r3, r2
 800bcb0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bcb2:	68bb      	ldr	r3, [r7, #8]
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	371c      	adds	r7, #28
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbe:	4770      	bx	lr

0800bcc0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800bcc0:	b480      	push	{r7}
 800bcc2:	b083      	sub	sp, #12
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	695b      	ldr	r3, [r3, #20]
 800bccc:	f003 0301 	and.w	r3, r3, #1
}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	370c      	adds	r7, #12
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr

0800bcdc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800bcdc:	b480      	push	{r7}
 800bcde:	b085      	sub	sp, #20
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	68fa      	ldr	r2, [r7, #12]
 800bcf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bcf6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800bcfa:	f023 0307 	bic.w	r3, r3, #7
 800bcfe:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd06:	685b      	ldr	r3, [r3, #4]
 800bd08:	68fa      	ldr	r2, [r7, #12]
 800bd0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bd0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bd12:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bd14:	2300      	movs	r3, #0
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	3714      	adds	r7, #20
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd20:	4770      	bx	lr
	...

0800bd24 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800bd24:	b480      	push	{r7}
 800bd26:	b087      	sub	sp, #28
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	60f8      	str	r0, [r7, #12]
 800bd2c:	460b      	mov	r3, r1
 800bd2e:	607a      	str	r2, [r7, #4]
 800bd30:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	333c      	adds	r3, #60	@ 0x3c
 800bd3a:	3304      	adds	r3, #4
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800bd40:	693b      	ldr	r3, [r7, #16]
 800bd42:	4a26      	ldr	r2, [pc, #152]	@ (800bddc <USB_EP0_OutStart+0xb8>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d90a      	bls.n	800bd5e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bd48:	697b      	ldr	r3, [r7, #20]
 800bd4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bd54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bd58:	d101      	bne.n	800bd5e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	e037      	b.n	800bdce <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd64:	461a      	mov	r2, r3
 800bd66:	2300      	movs	r3, #0
 800bd68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bd6a:	697b      	ldr	r3, [r7, #20]
 800bd6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd70:	691b      	ldr	r3, [r3, #16]
 800bd72:	697a      	ldr	r2, [r7, #20]
 800bd74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd78:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bd7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd84:	691b      	ldr	r3, [r3, #16]
 800bd86:	697a      	ldr	r2, [r7, #20]
 800bd88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd8c:	f043 0318 	orr.w	r3, r3, #24
 800bd90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800bd92:	697b      	ldr	r3, [r7, #20]
 800bd94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd98:	691b      	ldr	r3, [r3, #16]
 800bd9a:	697a      	ldr	r2, [r7, #20]
 800bd9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bda0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800bda4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800bda6:	7afb      	ldrb	r3, [r7, #11]
 800bda8:	2b01      	cmp	r3, #1
 800bdaa:	d10f      	bne.n	800bdcc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdb2:	461a      	mov	r2, r3
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	697a      	ldr	r2, [r7, #20]
 800bdc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bdc6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800bdca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bdcc:	2300      	movs	r3, #0
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	371c      	adds	r7, #28
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd8:	4770      	bx	lr
 800bdda:	bf00      	nop
 800bddc:	4f54300a 	.word	0x4f54300a

0800bde0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b085      	sub	sp, #20
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bde8:	2300      	movs	r3, #0
 800bdea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	3301      	adds	r3, #1
 800bdf0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bdf8:	d901      	bls.n	800bdfe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bdfa:	2303      	movs	r3, #3
 800bdfc:	e01b      	b.n	800be36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	691b      	ldr	r3, [r3, #16]
 800be02:	2b00      	cmp	r3, #0
 800be04:	daf2      	bge.n	800bdec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800be06:	2300      	movs	r3, #0
 800be08:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	691b      	ldr	r3, [r3, #16]
 800be0e:	f043 0201 	orr.w	r2, r3, #1
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	3301      	adds	r3, #1
 800be1a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800be22:	d901      	bls.n	800be28 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800be24:	2303      	movs	r3, #3
 800be26:	e006      	b.n	800be36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	691b      	ldr	r3, [r3, #16]
 800be2c:	f003 0301 	and.w	r3, r3, #1
 800be30:	2b01      	cmp	r3, #1
 800be32:	d0f0      	beq.n	800be16 <USB_CoreReset+0x36>

  return HAL_OK;
 800be34:	2300      	movs	r3, #0
}
 800be36:	4618      	mov	r0, r3
 800be38:	3714      	adds	r7, #20
 800be3a:	46bd      	mov	sp, r7
 800be3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be40:	4770      	bx	lr

0800be42 <memset>:
 800be42:	4402      	add	r2, r0
 800be44:	4603      	mov	r3, r0
 800be46:	4293      	cmp	r3, r2
 800be48:	d100      	bne.n	800be4c <memset+0xa>
 800be4a:	4770      	bx	lr
 800be4c:	f803 1b01 	strb.w	r1, [r3], #1
 800be50:	e7f9      	b.n	800be46 <memset+0x4>
	...

0800be54 <__libc_init_array>:
 800be54:	b570      	push	{r4, r5, r6, lr}
 800be56:	4d0d      	ldr	r5, [pc, #52]	@ (800be8c <__libc_init_array+0x38>)
 800be58:	2600      	movs	r6, #0
 800be5a:	4c0d      	ldr	r4, [pc, #52]	@ (800be90 <__libc_init_array+0x3c>)
 800be5c:	1b64      	subs	r4, r4, r5
 800be5e:	10a4      	asrs	r4, r4, #2
 800be60:	42a6      	cmp	r6, r4
 800be62:	d109      	bne.n	800be78 <__libc_init_array+0x24>
 800be64:	4d0b      	ldr	r5, [pc, #44]	@ (800be94 <__libc_init_array+0x40>)
 800be66:	2600      	movs	r6, #0
 800be68:	4c0b      	ldr	r4, [pc, #44]	@ (800be98 <__libc_init_array+0x44>)
 800be6a:	f000 f817 	bl	800be9c <_init>
 800be6e:	1b64      	subs	r4, r4, r5
 800be70:	10a4      	asrs	r4, r4, #2
 800be72:	42a6      	cmp	r6, r4
 800be74:	d105      	bne.n	800be82 <__libc_init_array+0x2e>
 800be76:	bd70      	pop	{r4, r5, r6, pc}
 800be78:	f855 3b04 	ldr.w	r3, [r5], #4
 800be7c:	3601      	adds	r6, #1
 800be7e:	4798      	blx	r3
 800be80:	e7ee      	b.n	800be60 <__libc_init_array+0xc>
 800be82:	f855 3b04 	ldr.w	r3, [r5], #4
 800be86:	3601      	adds	r6, #1
 800be88:	4798      	blx	r3
 800be8a:	e7f2      	b.n	800be72 <__libc_init_array+0x1e>
 800be8c:	0800bfbc 	.word	0x0800bfbc
 800be90:	0800bfbc 	.word	0x0800bfbc
 800be94:	0800bfbc 	.word	0x0800bfbc
 800be98:	0800bfc0 	.word	0x0800bfc0

0800be9c <_init>:
 800be9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be9e:	bf00      	nop
 800bea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bea2:	bc08      	pop	{r3}
 800bea4:	469e      	mov	lr, r3
 800bea6:	4770      	bx	lr

0800bea8 <_fini>:
 800bea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beaa:	bf00      	nop
 800beac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beae:	bc08      	pop	{r3}
 800beb0:	469e      	mov	lr, r3
 800beb2:	4770      	bx	lr
