
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003591                       # Number of seconds simulated
sim_ticks                                  3590890416                       # Number of ticks simulated
final_tick                               533200409352                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153214                       # Simulator instruction rate (inst/s)
host_op_rate                                   203355                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 284738                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899268                       # Number of bytes of host memory used
host_seconds                                 12611.21                       # Real time elapsed on the host
sim_insts                                  1932215992                       # Number of instructions simulated
sim_ops                                    2564556978                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       174464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       176512                       # Number of bytes read from this memory
system.physmem.bytes_read::total               362112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        92928                       # Number of bytes written to this memory
system.physmem.bytes_written::total             92928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1363                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1379                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2829                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             726                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  726                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1497122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48585164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1604059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49155496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100841841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1497122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1604059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3101181                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25878818                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25878818                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25878818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1497122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48585164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1604059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49155496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              126720659                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8611249                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3090283                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2537719                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206785                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257348                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194695                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299858                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8853                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3322766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16804060                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3090283                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494553                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597780                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039530                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        722356                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634821                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8472387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.433822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4874607     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354653      4.19%     61.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335488      3.96%     65.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314561      3.71%     69.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261874      3.09%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188332      2.22%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135991      1.61%     76.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209181      2.47%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797700     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8472387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358866                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951408                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479901                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       687821                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436646                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42485                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825527                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496374                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3959                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19973465                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10848                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825527                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662449                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         328719                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        75740                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289862                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290084                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19374063                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           69                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        157229                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82460                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26853310                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90240653                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90240653                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788549                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10064704                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3621                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1900                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           706762                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1903833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015628                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23276                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       443153                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18052114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3530                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14606095                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23031                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17499109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          206                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8472387                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.723965                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2986800     35.25%     35.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1707063     20.15%     55.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1371301     16.19%     71.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817274      9.65%     81.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830402      9.80%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380610      4.49%     95.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242247      2.86%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67052      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69638      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8472387                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63596     58.21%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21357     19.55%     77.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24295     22.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12008669     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200266      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548107     10.60%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847462      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14606095                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696165                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109248                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007480                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37816852                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23774516                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14715343                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46406                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668626                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          414                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231918                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825527                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         239869                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13984                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18055646                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84912                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1903833                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015628                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1470                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239178                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365576                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468715                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240515                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303391                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019283                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834676                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.668234                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14244900                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234219                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9199212                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24886822                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.652980                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369642                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240049                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816299                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205926                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7646860                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.600663                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.115297                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3057909     39.99%     39.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048089     26.78%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848986     11.10%     77.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430823      5.63%     83.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450335      5.89%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227536      2.98%     92.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       156718      2.05%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89521      1.17%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       336943      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7646860                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240049                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018914                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235204                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758290                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009298                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       336943                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25365940                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36938799                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 138862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240049                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861125                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861125                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161272                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161272                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64936008                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19472524                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18743281                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  16                       # Number of system calls
system.switch_cpus1.numCycles                 8611249                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3062516                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2668331                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200464                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1549182                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1484535                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          214804                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6224                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3738238                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16992844                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3062516                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1699339                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3600689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         929215                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        360580                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1837794                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8426984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.324934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4826295     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643327      7.63%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          316848      3.76%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236384      2.81%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197257      2.34%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          169728      2.01%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58857      0.70%     76.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          211107      2.51%     79.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1767181     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8426984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355641                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.973331                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3870228                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       335601                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3479437                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17369                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        724344                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       338376                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3110                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19001606                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4979                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        724344                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4030144                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         140593                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45166                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3335458                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       151274                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18411834                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76235                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        61474                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24397472                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     83841941                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     83841941                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16080290                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8317144                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2366                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1289                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           388352                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2804896                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       642903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       275921                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17327271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2382                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14790297                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18656                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4936678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13508486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          144                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8426984                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755112                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.854951                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2983598     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1787454     21.21%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       944825     11.21%     67.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1077800     12.79%     80.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       786974      9.34%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513280      6.09%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       216255      2.57%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66417      0.79%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50381      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8426984                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62875     73.47%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13113     15.32%     88.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9590     11.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11617635     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118072      0.80%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1075      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2526047     17.08%     96.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       527468      3.57%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14790297                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.717555                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              85578                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005786                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38111811                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22266457                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14285416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14875875                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24287                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       769758                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       167846                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        724344                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          79201                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7198                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17329657                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2804896                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       642903                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1268                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           69                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117214                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       219362                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14474045                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2418646                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       316251                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2933088                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2171693                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            514442                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.680830                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14311767                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14285416                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8604194                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21208901                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.658925                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405688                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10784982                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12266828                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5062967                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2238                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198566                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7702640                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.592549                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.296882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3569578     46.34%     46.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1651915     21.45%     67.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       896597     11.64%     79.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       328303      4.26%     83.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283005      3.67%     87.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127216      1.65%     89.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       308689      4.01%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82120      1.07%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       455217      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7702640                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10784982                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12266828                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2510189                       # Number of memory references committed
system.switch_cpus1.commit.loads              2035132                       # Number of loads committed
system.switch_cpus1.commit.membars               1106                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1919350                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10711665                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       166630                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       455217                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24577010                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35384937                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 184265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10784982                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12266828                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10784982                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.798448                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.798448                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.252429                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.252429                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67005770                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18758081                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19596003                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2232                       # number of misc regfile writes
system.l20.replacements                          1405                       # number of replacements
system.l20.tagsinuse                     16382.084018                       # Cycle average of tags in use
system.l20.total_refs                          752580                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17784                       # Sample count of references to valid blocks.
system.l20.avg_refs                         42.317814                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          410.228705                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    39.557926                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   698.247949                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15234.049438                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025038                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002414                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.042618                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.929813                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999883                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         9431                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9432                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2373                       # number of Writeback hits
system.l20.Writeback_hits::total                 2373                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          101                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  101                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         9532                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9533                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         9532                       # number of overall hits
system.l20.overall_hits::total                   9533                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1363                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1405                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1363                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1405                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1363                       # number of overall misses
system.l20.overall_misses::total                 1405                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6440377                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    126849705                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      133290082                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6440377                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    126849705                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       133290082                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6440377                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    126849705                       # number of overall miss cycles
system.l20.overall_miss_latency::total      133290082                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10794                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10837                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2373                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2373                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          101                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              101                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10895                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10938                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10895                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10938                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.126274                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.129648                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.125103                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.128451                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.125103                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.128451                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 153342.309524                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93066.548056                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94868.385765                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 153342.309524                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93066.548056                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94868.385765                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 153342.309524                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93066.548056                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94868.385765                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 475                       # number of writebacks
system.l20.writebacks::total                      475                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1363                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1405                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1363                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1405                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1363                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1405                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6129076                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    116733570                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    122862646                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6129076                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    116733570                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    122862646                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6129076                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    116733570                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    122862646                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.126274                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.129648                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.125103                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.128451                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.125103                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.128451                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 145930.380952                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85644.585473                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 87446.723132                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 145930.380952                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85644.585473                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 87446.723132                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 145930.380952                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85644.585473                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 87446.723132                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1423                       # number of replacements
system.l21.tagsinuse                     16382.579757                       # Cycle average of tags in use
system.l21.total_refs                          207291                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17807                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.640984                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1042.673264                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    40.830013                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   714.879095                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14584.197384                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063640                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002492                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.043633                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.890149                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4543                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4546                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1390                       # number of Writeback hits
system.l21.Writeback_hits::total                 1390                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           47                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   47                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4590                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4593                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4590                       # number of overall hits
system.l21.overall_hits::total                   4593                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1379                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1424                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1379                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1424                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1379                       # number of overall misses
system.l21.overall_misses::total                 1424                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5029713                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    113409522                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      118439235                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5029713                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    113409522                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       118439235                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5029713                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    113409522                       # number of overall miss cycles
system.l21.overall_miss_latency::total      118439235                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5922                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5970                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1390                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1390                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           47                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5969                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6017                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5969                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6017                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.232861                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.238526                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.231027                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.236663                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.231027                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.236663                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 111771.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 82240.407542                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 83173.620084                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 111771.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 82240.407542                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 83173.620084                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 111771.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 82240.407542                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 83173.620084                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 251                       # number of writebacks
system.l21.writebacks::total                      251                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1379                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1424                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1379                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1424                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1379                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1424                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4684238                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    102651267                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    107335505                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4684238                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    102651267                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    107335505                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4684238                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    102651267                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    107335505                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.232861                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.238526                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.231027                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.236663                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.231027                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.236663                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104094.177778                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74438.917331                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 75376.056882                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 104094.177778                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 74438.917331                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 75376.056882                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 104094.177778                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 74438.917331                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 75376.056882                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.701332                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001644436                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715144.582192                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.527786                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.173545                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064948                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862458                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634759                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634759                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634759                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9835741                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9835741                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9835741                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9835741                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9835741                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9835741                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634821                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634821                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634821                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634821                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158640.983871                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158640.983871                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158640.983871                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158640.983871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158640.983871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158640.983871                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6657582                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6657582                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6657582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6657582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6657582                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6657582                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154827.488372                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 154827.488372                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 154827.488372                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 154827.488372                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 154827.488372                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 154827.488372                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10895                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174234163                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11151                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15624.980988                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.729178                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.270822                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905192                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094808                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131900                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779891                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779891                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1775                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1775                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911791                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911791                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911791                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911791                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36920                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36920                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          359                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          359                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37279                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37279                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37279                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37279                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1229491781                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1229491781                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10670343                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10670343                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1240162124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1240162124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1240162124                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1240162124                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168820                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168820                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949070                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949070                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949070                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949070                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031587                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031587                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000460                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000460                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019127                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019127                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019127                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019127                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33301.510861                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33301.510861                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29722.403900                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29722.403900                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33267.043751                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33267.043751                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33267.043751                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33267.043751                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2373                       # number of writebacks
system.cpu0.dcache.writebacks::total             2373                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26126                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26126                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          258                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          258                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26384                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26384                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10794                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10794                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          101                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10895                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10895                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10895                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10895                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    226448635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    226448635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2022429                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2022429                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    228471064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    228471064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    228471064                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    228471064                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009235                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009235                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005590                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005590                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005590                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005590                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20979.121271                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20979.121271                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20024.049505                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20024.049505                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20970.267462                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20970.267462                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20970.267462                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20970.267462                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               559.479586                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913301532                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1613606.946996                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    44.082333                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.397253                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070645                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825957                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.896602                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1837741                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1837741                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1837741                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1837741                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1837741                       # number of overall hits
system.cpu1.icache.overall_hits::total        1837741                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5681915                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5681915                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5681915                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5681915                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5681915                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5681915                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1837794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1837794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1837794                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1837794                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1837794                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1837794                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 107205.943396                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 107205.943396                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 107205.943396                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 107205.943396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 107205.943396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 107205.943396                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5226087                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5226087                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5226087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5226087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5226087                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5226087                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108876.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 108876.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 108876.812500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 108876.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 108876.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 108876.812500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5969                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206725516                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6225                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33208.918233                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.541652                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.458348                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826335                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173665                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2202696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2202696                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       472550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        472550                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1237                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1237                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1116                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1116                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2675246                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2675246                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2675246                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2675246                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17261                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17261                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          140                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          140                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17401                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17401                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17401                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17401                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    873421866                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    873421866                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4769599                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4769599                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    878191465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    878191465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    878191465                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    878191465                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2219957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2219957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       472690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       472690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2692647                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2692647                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2692647                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2692647                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007775                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007775                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006462                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006462                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006462                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006462                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50600.884422                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50600.884422                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34068.564286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34068.564286                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50467.873398                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50467.873398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50467.873398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50467.873398                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1390                       # number of writebacks
system.cpu1.dcache.writebacks::total             1390                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11339                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11339                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           93                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11432                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11432                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5922                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5922                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           47                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5969                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5969                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    151165216                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    151165216                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1094309                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1094309                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    152259525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    152259525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    152259525                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    152259525                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000099                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000099                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002217                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002217                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002217                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002217                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25526.041202                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25526.041202                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23283.170213                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23283.170213                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25508.380801                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25508.380801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25508.380801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25508.380801                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
