-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_splice_e_s
--
-- Generated
--  by:  wig
--  on:  Wed Feb 15 09:42:21 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -sheet HIER=HIER_SPLICE -sheet CONN=CONN_SPLICE -nodelta ../../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_splice_e_s-rtl-a.vhd,v 1.1 2006/03/14 08:13:23 wig Exp $
-- $Date: 2006/03/14 08:13:23 $
-- $Log: inst_splice_e_s-rtl-a.vhd,v $
-- Revision 1.1  2006/03/14 08:13:23  wig
-- Adding testcase macro/splice: started development for macros iterating over signal bits
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.76 2006/01/19 08:49:31 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.43 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_splice_e_s
--
architecture rtl of inst_splice_e_s is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_splice_3_0_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_0_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 0 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_0	: out	std_ulogic	-- Splice signal connector up 3, 0
		-- End of Generated Port for Entity inst_splice_3_0_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_1_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_1_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 1 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_1	: out	std_ulogic	-- Splice signal connector up 3, 1
		-- End of Generated Port for Entity inst_splice_3_1_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_10_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_10_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 10 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_10	: out	std_ulogic	-- Splice signal connector up 3, 10
		-- End of Generated Port for Entity inst_splice_3_10_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_11_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_11_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 11 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_11	: out	std_ulogic	-- Splice signal connector up 3, 11
		-- End of Generated Port for Entity inst_splice_3_11_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_12_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_12_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 12 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_12	: out	std_ulogic	-- Splice signal connector up 3, 12
		-- End of Generated Port for Entity inst_splice_3_12_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_13_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_13_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 13 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_13	: out	std_ulogic	-- Splice signal connector up 3, 13
		-- End of Generated Port for Entity inst_splice_3_13_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_14_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_14_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 14 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_14	: out	std_ulogic	-- Splice signal connector up 3, 14
		-- End of Generated Port for Entity inst_splice_3_14_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_15_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_15_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 15 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_15	: out	std_ulogic	-- Splice signal connector up 3, 15
		-- End of Generated Port for Entity inst_splice_3_15_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_2_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_2_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 2 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_2	: out	std_ulogic	-- Splice signal connector up 3, 2
		-- End of Generated Port for Entity inst_splice_3_2_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_3_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_3_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 3 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_3	: out	std_ulogic	-- Splice signal connector up 3, 3
		-- End of Generated Port for Entity inst_splice_3_3_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_4_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_4_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 4 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_4	: out	std_ulogic	-- Splice signal connector up 3, 4
		-- End of Generated Port for Entity inst_splice_3_4_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_5_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_5_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 5 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_5	: out	std_ulogic	-- Splice signal connector up 3, 5
		-- End of Generated Port for Entity inst_splice_3_5_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_6_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_6_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 6 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_6	: out	std_ulogic	-- Splice signal connector up 3, 6
		-- End of Generated Port for Entity inst_splice_3_6_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_7_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_7_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 7 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_7	: out	std_ulogic	-- Splice signal connector up 3, 7
		-- End of Generated Port for Entity inst_splice_3_7_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_8_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_8_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 8 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_8	: out	std_ulogic	-- Splice signal connector up 3, 8
		-- End of Generated Port for Entity inst_splice_3_8_e_s
		);
	end component;
	-- ---------

	component inst_splice_3_9_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_3_9_e_s
			s_splice_3	: in	std_ulogic; 	-- Splice signal connector in: 3, 9 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_3_9	: out	std_ulogic	-- Splice signal connector up 3, 9
		-- End of Generated Port for Entity inst_splice_3_9_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_0_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_0_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 0 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 0 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_0_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_1_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_1_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 1 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 1 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_1_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_10_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_10_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 10 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 10 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_10_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_11_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_11_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 11 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 11 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_11_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_12_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_12_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 12 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 12 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_12_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_13_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_13_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 13 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 13 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_13_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_14_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_14_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 14 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 14 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_14_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_15_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_15_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 15 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 15 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_15_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_2_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_2_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 2 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 2 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_2_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_3_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_3_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 3 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 3 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_3_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_4_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_4_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 4 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 4 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_4_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_5_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_5_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 5 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 5 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_5_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_6_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_6_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 6 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 6 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_6_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_7_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_7_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 7 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 7 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_7_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_8_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_8_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 8 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 8 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_8_e_s
		);
	end component;
	-- ---------

	component inst_splice_4_9_e_s	-- seperate entities
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_splice_4_9_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 4, 9 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_4	: in	std_ulogic 	-- Splice signal connector in 4, 9 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_splice_4_9_e_s
		);
	end component;
	-- ---------

	component inst_spbit_e_s	-- common entitiy
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_spbit_e_s
			p_splice_o	: out	std_ulogic; 	-- Splice signal connector up, joined 5, 3 __I_AUTO_REDUCED_BUS2SIGNAL
			s_splice_5	: in	std_ulogic 	-- Splice signal connector in 5, 3 __I_AUTO_REDUCED_BUS2SIGNAL
		-- End of Generated Port for Entity inst_spbit_e_s
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	s_splice_3	: std_ulogic_vector(15 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_0	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_1	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_10	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_11	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_12	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_13	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_14	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_15	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_2	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_3	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_4	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_5	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_6	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_7	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_8	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_3_9	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_4	: std_ulogic_vector(15 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_5	: std_ulogic_vector(7 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_join_4	: std_ulogic_vector(15 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_splice_join_5	: std_ulogic_vector(7 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			s_splice_3 <= p_mix_s_splice_3_gi;  -- __I_I_BUS_PORT
			p_mix_s_splice_3_0_go <= s_splice_3_0;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_1_go <= s_splice_3_1;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_10_go <= s_splice_3_10;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_11_go <= s_splice_3_11;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_12_go <= s_splice_3_12;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_13_go <= s_splice_3_13;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_14_go <= s_splice_3_14;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_15_go <= s_splice_3_15;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_2_go <= s_splice_3_2;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_3_go <= s_splice_3_3;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_4_go <= s_splice_3_4;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_5_go <= s_splice_3_5;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_6_go <= s_splice_3_6;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_7_go <= s_splice_3_7;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_8_go <= s_splice_3_8;  -- __I_O_BIT_PORT
			p_mix_s_splice_3_9_go <= s_splice_3_9;  -- __I_O_BIT_PORT
			s_splice_4 <= p_mix_s_splice_4_gi;  -- __I_I_BUS_PORT
			s_splice_5 <= p_mix_s_splice_5_gi;  -- __I_I_BUS_PORT
			p_mix_s_splice_join_4_go <= s_splice_join_4;  -- __I_O_BUS_PORT
			p_mix_s_splice_join_5_go <= s_splice_join_5;  -- __I_O_BUS_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_splice_3_0
		inst_splice_3_0: inst_splice_3_0_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(0),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_0 => s_splice_3_0	-- Splice signal connector up 3, 0
		);
		-- End of Generated Instance Port Map for inst_splice_3_0

		-- Generated Instance Port Map for inst_splice_3_1
		inst_splice_3_1: inst_splice_3_1_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(1),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_1 => s_splice_3_1	-- Splice signal connector up 3, 1
		);
		-- End of Generated Instance Port Map for inst_splice_3_1

		-- Generated Instance Port Map for inst_splice_3_10
		inst_splice_3_10: inst_splice_3_10_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(10),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_10 => s_splice_3_10	-- Splice signal connector up 3, 10
		);
		-- End of Generated Instance Port Map for inst_splice_3_10

		-- Generated Instance Port Map for inst_splice_3_11
		inst_splice_3_11: inst_splice_3_11_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(11),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_11 => s_splice_3_11	-- Splice signal connector up 3, 11
		);
		-- End of Generated Instance Port Map for inst_splice_3_11

		-- Generated Instance Port Map for inst_splice_3_12
		inst_splice_3_12: inst_splice_3_12_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(12),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_12 => s_splice_3_12	-- Splice signal connector up 3, 12
		);
		-- End of Generated Instance Port Map for inst_splice_3_12

		-- Generated Instance Port Map for inst_splice_3_13
		inst_splice_3_13: inst_splice_3_13_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(13),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_13 => s_splice_3_13	-- Splice signal connector up 3, 13
		);
		-- End of Generated Instance Port Map for inst_splice_3_13

		-- Generated Instance Port Map for inst_splice_3_14
		inst_splice_3_14: inst_splice_3_14_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(14),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_14 => s_splice_3_14	-- Splice signal connector up 3, 14
		);
		-- End of Generated Instance Port Map for inst_splice_3_14

		-- Generated Instance Port Map for inst_splice_3_15
		inst_splice_3_15: inst_splice_3_15_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(15),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_15 => s_splice_3_15	-- Splice signal connector up 3, 15
		);
		-- End of Generated Instance Port Map for inst_splice_3_15

		-- Generated Instance Port Map for inst_splice_3_2
		inst_splice_3_2: inst_splice_3_2_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(2),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_2 => s_splice_3_2	-- Splice signal connector up 3, 2
		);
		-- End of Generated Instance Port Map for inst_splice_3_2

		-- Generated Instance Port Map for inst_splice_3_3
		inst_splice_3_3: inst_splice_3_3_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(3),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_3 => s_splice_3_3	-- Splice signal connector up 3, 3
		);
		-- End of Generated Instance Port Map for inst_splice_3_3

		-- Generated Instance Port Map for inst_splice_3_4
		inst_splice_3_4: inst_splice_3_4_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(4),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_4 => s_splice_3_4	-- Splice signal connector up 3, 4
		);
		-- End of Generated Instance Port Map for inst_splice_3_4

		-- Generated Instance Port Map for inst_splice_3_5
		inst_splice_3_5: inst_splice_3_5_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(5),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_5 => s_splice_3_5	-- Splice signal connector up 3, 5
		);
		-- End of Generated Instance Port Map for inst_splice_3_5

		-- Generated Instance Port Map for inst_splice_3_6
		inst_splice_3_6: inst_splice_3_6_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(6),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_6 => s_splice_3_6	-- Splice signal connector up 3, 6
		);
		-- End of Generated Instance Port Map for inst_splice_3_6

		-- Generated Instance Port Map for inst_splice_3_7
		inst_splice_3_7: inst_splice_3_7_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(7),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_7 => s_splice_3_7	-- Splice signal connector up 3, 7
		);
		-- End of Generated Instance Port Map for inst_splice_3_7

		-- Generated Instance Port Map for inst_splice_3_8
		inst_splice_3_8: inst_splice_3_8_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(8),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_8 => s_splice_3_8	-- Splice signal connector up 3, 8
		);
		-- End of Generated Instance Port Map for inst_splice_3_8

		-- Generated Instance Port Map for inst_splice_3_9
		inst_splice_3_9: inst_splice_3_9_e_s	-- seperate entities
		port map (

			s_splice_3 => s_splice_3(9),	-- Splice signal connector in: 3, 0Splice signal connector in: 3, 1Splice signal connector in: 3,...
			s_splice_3_9 => s_splice_3_9	-- Splice signal connector up 3, 9
		);
		-- End of Generated Instance Port Map for inst_splice_3_9

		-- Generated Instance Port Map for inst_splice_4_0
		inst_splice_4_0: inst_splice_4_0_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(0),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(0)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_0

		-- Generated Instance Port Map for inst_splice_4_1
		inst_splice_4_1: inst_splice_4_1_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(1),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(1)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_1

		-- Generated Instance Port Map for inst_splice_4_10
		inst_splice_4_10: inst_splice_4_10_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(10),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(10)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_10

		-- Generated Instance Port Map for inst_splice_4_11
		inst_splice_4_11: inst_splice_4_11_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(11),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(11)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_11

		-- Generated Instance Port Map for inst_splice_4_12
		inst_splice_4_12: inst_splice_4_12_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(12),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(12)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_12

		-- Generated Instance Port Map for inst_splice_4_13
		inst_splice_4_13: inst_splice_4_13_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(13),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(13)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_13

		-- Generated Instance Port Map for inst_splice_4_14
		inst_splice_4_14: inst_splice_4_14_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(14),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(14)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_14

		-- Generated Instance Port Map for inst_splice_4_15
		inst_splice_4_15: inst_splice_4_15_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(15),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(15)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_15

		-- Generated Instance Port Map for inst_splice_4_2
		inst_splice_4_2: inst_splice_4_2_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(2),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(2)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_2

		-- Generated Instance Port Map for inst_splice_4_3
		inst_splice_4_3: inst_splice_4_3_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(3),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(3)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_3

		-- Generated Instance Port Map for inst_splice_4_4
		inst_splice_4_4: inst_splice_4_4_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(4),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(4)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_4

		-- Generated Instance Port Map for inst_splice_4_5
		inst_splice_4_5: inst_splice_4_5_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(5),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(5)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_5

		-- Generated Instance Port Map for inst_splice_4_6
		inst_splice_4_6: inst_splice_4_6_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(6),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(6)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_6

		-- Generated Instance Port Map for inst_splice_4_7
		inst_splice_4_7: inst_splice_4_7_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(7),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(7)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_7

		-- Generated Instance Port Map for inst_splice_4_8
		inst_splice_4_8: inst_splice_4_8_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(8),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(8)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_8

		-- Generated Instance Port Map for inst_splice_4_9
		inst_splice_4_9: inst_splice_4_9_e_s	-- seperate entities
		port map (

			p_splice_o => s_splice_join_4(9),	-- Splice signal connector up, joined 4, 0Splice signal connector up, joined 4, 1Splice signal co...
			s_splice_4 => s_splice_4(9)	-- Splice signal connector in 4, 0Splice signal connector in 4, 1Splice signal connector in 4, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_4_9

		-- Generated Instance Port Map for inst_splice_5_0
		inst_splice_5_0: inst_spbit_e_s	-- common entitiy
		port map (

			p_splice_o => s_splice_join_5(0),	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
			s_splice_5 => s_splice_5(0)	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_5_0

		-- Generated Instance Port Map for inst_splice_5_1
		inst_splice_5_1: inst_spbit_e_s	-- common entitiy
		port map (

			p_splice_o => s_splice_join_5(1),	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
			s_splice_5 => s_splice_5(1)	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_5_1

		-- Generated Instance Port Map for inst_splice_5_2
		inst_splice_5_2: inst_spbit_e_s	-- common entitiy
		port map (

			p_splice_o => s_splice_join_5(2),	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
			s_splice_5 => s_splice_5(2)	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_5_2

		-- Generated Instance Port Map for inst_splice_5_3
		inst_splice_5_3: inst_spbit_e_s	-- common entitiy
		port map (

			p_splice_o => s_splice_join_5(3),	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
			s_splice_5 => s_splice_5(3)	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_5_3

		-- Generated Instance Port Map for inst_splice_5_4
		inst_splice_5_4: inst_spbit_e_s	-- common entitiy
		port map (

			p_splice_o => s_splice_join_5(4),	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
			s_splice_5 => s_splice_5(4)	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_5_4

		-- Generated Instance Port Map for inst_splice_5_5
		inst_splice_5_5: inst_spbit_e_s	-- common entitiy
		port map (

			p_splice_o => s_splice_join_5(5),	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
			s_splice_5 => s_splice_5(5)	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_5_5

		-- Generated Instance Port Map for inst_splice_5_6
		inst_splice_5_6: inst_spbit_e_s	-- common entitiy
		port map (

			p_splice_o => s_splice_join_5(6),	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
			s_splice_5 => s_splice_5(6)	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_5_6

		-- Generated Instance Port Map for inst_splice_5_7
		inst_splice_5_7: inst_spbit_e_s	-- common entitiy
		port map (

			p_splice_o => s_splice_join_5(7),	-- Splice signal connector up, joined 5, 0Splice signal connector up, joined 5, 1Splice signal co...
			s_splice_5 => s_splice_5(7)	-- Splice signal connector in 5, 0Splice signal connector in 5, 1Splice signal connector in 5, 2S...
		);
		-- End of Generated Instance Port Map for inst_splice_5_7



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
