
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.55

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[13]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net4 (net)
                  0.21    0.00    0.40 ^ lfsr_reg[13]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lfsr_reg[13]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.07    0.07   library removal time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: reseed (input port clocked by core_clock)
Endpoint: lfsr_reg[7]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v reseed (in)
                                         reseed (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.26    0.16    0.19    0.39 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net3 (net)
                  0.16    0.00    0.39 v _112_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.13    0.12    0.50 ^ _112_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _021_ (net)
                  0.13    0.00    0.50 ^ _113_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.07    0.08    0.58 v _113_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _013_ (net)
                  0.07    0.00    0.58 v lfsr_reg[7]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.58   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lfsr_reg[7]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.02    0.02   library hold time
                                  0.02   data required time
-----------------------------------------------------------------------------
                                  0.02   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net4 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.22    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.22    0.00    0.65 ^ lfsr_reg[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ lfsr_reg[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: seed_in[7] (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v seed_in[7] (in)
                                         seed_in[7] (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    0.93 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net18 (net)
                  0.20    0.00    0.93 v _064_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.05    0.23    0.46    1.38 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _029_ (net)
                  0.23    0.00    1.38 v _065_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.37    1.75 v _065_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _030_ (net)
                  0.13    0.00    1.75 v _066_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.23    0.26    0.31    2.07 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _031_ (net)
                  0.26    0.00    2.07 v _073_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.20    0.19    2.25 ^ _073_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _000_ (net)
                  0.20    0.00    2.25 ^ lfsr_reg[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.25   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.20    9.80   library setup time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net4 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.22    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.22    0.00    0.65 ^ lfsr_reg[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ lfsr_reg[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: seed_in[7] (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v seed_in[7] (in)
                                         seed_in[7] (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    0.93 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net18 (net)
                  0.20    0.00    0.93 v _064_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.05    0.23    0.46    1.38 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _029_ (net)
                  0.23    0.00    1.38 v _065_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.37    1.75 v _065_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _030_ (net)
                  0.13    0.00    1.75 v _066_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.23    0.26    0.31    2.07 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _031_ (net)
                  0.26    0.00    2.07 v _073_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.20    0.19    2.25 ^ _073_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _000_ (net)
                  0.20    0.00    2.25 ^ lfsr_reg[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.25   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.20    9.80   library setup time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.36167049407959

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8435

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.41068196296691895

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.423799991607666

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9690

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[10]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ lfsr_reg[10]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.44    0.44 v lfsr_reg[10]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.91    1.35 ^ _069_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
   0.19    1.54 ^ _071_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.09    1.62 v _073_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    1.62 v lfsr_reg[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           1.62   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
  -0.18    9.82   library setup time
           9.82   data required time
---------------------------------------------------------
           9.82   data required time
          -1.62   data arrival time
---------------------------------------------------------
           8.20   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.36    0.36 v valid_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.18    0.54 v _118_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.14    0.68 v _119_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.68 v valid_reg$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.68   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.68   data arrival time
---------------------------------------------------------
           0.64   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.2515

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.5518

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
335.411948

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.09e-03   1.78e-04   1.06e-08   2.26e-03  50.4%
Combinational          1.60e-03   6.27e-04   2.24e-08   2.22e-03  49.6%
Clock                  0.00e+00   0.00e+00   6.11e-08   6.11e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-03   8.05e-04   9.41e-08   4.49e-03 100.0%
                          82.1%      17.9%       0.0%
