Upload all design work in SystemVerilog.
