Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb 20 15:30:09 2025
| Host         : DESKTOP-34C1KEP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file up_level_timing_summary_routed.rpt -pb up_level_timing_summary_routed.pb -rpx up_level_timing_summary_routed.rpx -warn_on_violation
| Design       : up_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: divide_clk/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.415        0.000                      0                  109        0.136        0.000                      0                  109        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.415        0.000                      0                  109        0.136        0.000                      0                  109        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.766ns (25.518%)  route 2.236ns (74.482%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.759     8.324    divide_clk/clear
    SLICE_X6Y87          FDRE                                         r  divide_clk/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.599    15.022    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  divide_clk/counter_reg[10]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.524    14.738    divide_clk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.766ns (25.518%)  route 2.236ns (74.482%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.759     8.324    divide_clk/clear
    SLICE_X6Y87          FDRE                                         r  divide_clk/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.599    15.022    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  divide_clk/counter_reg[11]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.524    14.738    divide_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.766ns (25.518%)  route 2.236ns (74.482%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.759     8.324    divide_clk/clear
    SLICE_X6Y87          FDRE                                         r  divide_clk/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.599    15.022    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  divide_clk/counter_reg[8]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.524    14.738    divide_clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.766ns (25.518%)  route 2.236ns (74.482%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.759     8.324    divide_clk/clear
    SLICE_X6Y87          FDRE                                         r  divide_clk/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.599    15.022    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  divide_clk/counter_reg[9]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y87          FDRE (Setup_fdre_C_R)       -0.524    14.738    divide_clk/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.766ns (25.945%)  route 2.186ns (74.055%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.709     8.274    divide_clk/clear
    SLICE_X6Y88          FDRE                                         r  divide_clk/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.600    15.023    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  divide_clk/counter_reg[12]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.739    divide_clk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.766ns (26.956%)  route 2.076ns (73.044%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.598     8.163    divide_clk/clear
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.598    15.021    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[0]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y85          FDRE (Setup_fdre_C_R)       -0.524    14.762    divide_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.766ns (26.956%)  route 2.076ns (73.044%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.598     8.163    divide_clk/clear
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.598    15.021    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[1]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y85          FDRE (Setup_fdre_C_R)       -0.524    14.762    divide_clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.766ns (26.956%)  route 2.076ns (73.044%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.598     8.163    divide_clk/clear
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.598    15.021    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[2]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y85          FDRE (Setup_fdre_C_R)       -0.524    14.762    divide_clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.766ns (26.956%)  route 2.076ns (73.044%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.598     8.163    divide_clk/clear
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.598    15.021    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y85          FDRE (Setup_fdre_C_R)       -0.524    14.762    divide_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 divide_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide_clk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.766ns (27.433%)  route 2.026ns (72.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.719     5.322    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  divide_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  divide_clk/counter_reg[3]/Q
                         net (fo=2, routed)           1.075     6.915    divide_clk/counter_reg[3]
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  divide_clk/divided_clk_i_3/O
                         net (fo=1, routed)           0.402     7.441    divide_clk/divided_clk_i_3_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.124     7.565 r  divide_clk/divided_clk_i_1/O
                         net (fo=14, routed)          0.549     8.114    divide_clk/clear
    SLICE_X6Y86          FDRE                                         r  divide_clk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.598    15.021    divide_clk/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  divide_clk/counter_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDRE (Setup_fdre_C_R)       -0.524    14.737    divide_clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  6.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 shift_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (66.022%)  route 0.073ns (33.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  shift_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[24]/Q
                         net (fo=2, routed)           0.073     1.733    shift_reg[24]
    SLICE_X0Y85          FDRE                                         r  shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  shift_reg_reg[28]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.078     1.597    shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.110     1.770    shift_reg[10]
    SLICE_X3Y86          FDRE                                         r  shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  shift_reg_reg[14]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 an_mask_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_mask_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.058%)  route 0.067ns (28.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  an_mask_reg[6]/Q
                         net (fo=2, routed)           0.067     1.751    an_mask[6]
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.064     1.584    an_mask_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.121     1.781    shift_reg[0]
    SLICE_X1Y85          FDRE                                         r  shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  shift_reg_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.066     1.600    shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[8]/Q
                         net (fo=2, routed)           0.113     1.773    shift_reg[8]
    SLICE_X1Y85          FDRE                                         r  shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  shift_reg_reg[12]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.070     1.589    shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.796%)  route 0.131ns (48.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.131     1.793    shift_reg[1]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.072     1.606    shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.125     1.785    shift_reg[2]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.075     1.594    shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.128     1.788    shift_reg[5]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[9]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.071     1.590    shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.923%)  route 0.069ns (35.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.069     1.716    shift_reg[6]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)        -0.007     1.512    shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 an_mask_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_mask_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.972%)  route 0.124ns (43.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  an_mask_reg[5]/Q
                         net (fo=2, routed)           0.124     1.808    an_mask[5]
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.076     1.596    an_mask_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     CLOK_ENABLE_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     an_mask_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     an_mask_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     an_mask_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     an_mask_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     an_mask_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     an_mask_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     an_mask_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     an_mask_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     CLOK_ENABLE_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     CLOK_ENABLE_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     an_mask_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     an_mask_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     an_mask_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     an_mask_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     an_mask_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     an_mask_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     CLOK_ENABLE_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     CLOK_ENABLE_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     an_mask_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     an_mask_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     an_mask_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     an_mask_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     an_mask_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     an_mask_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.970ns  (logic 4.713ns (47.277%)  route 5.256ns (52.723%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.176     1.694    segments/digit_counter[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.818    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.035 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.981     3.017    segments/sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.299     3.316 r  segments/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.099     6.414    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.970 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.970    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.619ns  (logic 4.938ns (51.337%)  route 4.681ns (48.663%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.176     1.694    segments/digit_counter[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.818    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.035 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.981     3.017    segments/sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.327     3.344 r  segments/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.523     5.867    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     9.619 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.619    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.498ns  (logic 4.735ns (49.850%)  route 4.763ns (50.150%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.176     1.694    segments/digit_counter[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.818    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.035 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     2.855    segments/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.299     3.154 r  segments/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.768     5.921    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.498 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.498    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.482ns  (logic 4.952ns (52.221%)  route 4.531ns (47.779%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.176     1.694    segments/digit_counter[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.818    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.035 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     2.855    segments/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.329     3.184 r  segments/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.535     5.719    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764     9.482 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.482    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.323ns  (logic 4.549ns (48.788%)  route 4.775ns (51.212%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  segments/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.874     1.352    segments/digit_counter[2]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.329     1.681 r  segments/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.901     5.582    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.742     9.323 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.323    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.945ns  (logic 4.931ns (55.129%)  route 4.014ns (44.871%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.176     1.694    segments/digit_counter[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.818    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.035 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.974     3.010    segments/sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.327     3.337 r  segments/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863     5.200    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745     8.945 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.945    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 4.651ns (52.395%)  route 4.226ns (47.605%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.176     1.694    segments/digit_counter[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.818    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     2.035 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.974     3.010    segments/sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.299     3.309 r  segments/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.075     5.384    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.877 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.877    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.680ns  (logic 4.692ns (54.050%)  route 3.988ns (45.950%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.142     1.660    segments/digit_counter[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.784 f  segments/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.784    segments/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     2.001 f  segments/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.755     2.757    segments/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.299     3.056 r  segments/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.091     5.146    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.680 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.680    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 4.353ns (52.873%)  route 3.880ns (47.127%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  segments/digit_counter_reg[2]/Q
                         net (fo=13, routed)          1.247     1.725    segments/digit_counter[2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.301     2.026 r  segments/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.634     4.659    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.234 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.234    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.431ns (53.844%)  route 3.799ns (46.156%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segments/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.870     1.388    segments/digit_counter[1]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.153     1.541 r  segments/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.929     4.470    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.760     8.230 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.230    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments/digit_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.209ns (44.900%)  route 0.256ns (55.100%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.256     0.420    segments/digit_counter[0]
    SLICE_X2Y88          LUT1 (Prop_lut1_I0_O)        0.045     0.465 r  segments/digit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.465    segments/p_0_in[0]
    SLICE_X2Y88          FDRE                                         r  segments/digit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments/digit_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.209ns (37.670%)  route 0.346ns (62.330%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segments/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.175     0.339    segments/digit_counter[1]
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.045     0.384 r  segments/digit_counter[2]_i_1/O
                         net (fo=1, routed)           0.171     0.555    segments/digit_counter[2]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  segments/digit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments/digit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.209ns (32.597%)  route 0.432ns (67.403%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.322     0.486    segments/digit_counter[0]
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.531 r  segments/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.110     0.641    segments/p_0_in[1]
    SLICE_X2Y88          FDRE                                         r  segments/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.529ns (71.276%)  route 0.616ns (28.724%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.263     0.427    segments/digit_counter[0]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.048     0.475 r  segments/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.353     0.828    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.317     2.145 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.145    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.461ns (65.648%)  route 0.765ns (34.352%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segments/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.204     0.368    segments/digit_counter[1]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.045     0.413 r  segments/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.561     0.974    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.226 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.226    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.509ns (67.632%)  route 0.722ns (32.368%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segments/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.175     0.339    segments/digit_counter[1]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.043     0.382 r  segments/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.547     0.929    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.302     2.232 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.232    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.462ns (60.091%)  route 0.971ns (39.909%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.263     0.427    segments/digit_counter[0]
    SLICE_X2Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.472 r  segments/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.707     1.180    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.433 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.433    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.514ns (60.862%)  route 0.974ns (39.138%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segments/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.363     0.527    segments/digit_counter[1]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.048     0.575 r  segments/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.611     1.186    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.302     2.488 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.488    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.594ns (63.513%)  route 0.916ns (36.487%))
  Logic Levels:           4  (FDRE=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  segments/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.207     0.355    segments/digit_counter[2]
    SLICE_X2Y86          MUXF7 (Prop_muxf7_S_O)       0.144     0.499 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.211     0.710    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.108     0.818 r  segments/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.316    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.510 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.510    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.705ns (67.110%)  route 0.836ns (32.890%))
  Logic Levels:           4  (FDRE=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  segments/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.207     0.355    segments/digit_counter[2]
    SLICE_X2Y86          MUXF7 (Prop_muxf7_S_O)       0.144     0.499 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.211     0.710    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.108     0.818 r  segments/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.236    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     2.541 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.541    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.955ns  (logic 4.651ns (46.724%)  route 5.304ns (53.276%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_reg_reg[19]/Q
                         net (fo=2, routed)           1.224     7.003    segments/Q[19]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.127 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.127    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     7.344 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.981     8.325    segments/sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.299     8.624 r  segments/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.099    11.722    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.278 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.278    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 4.876ns (50.769%)  route 4.729ns (49.231%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_reg_reg[19]/Q
                         net (fo=2, routed)           1.224     7.003    segments/Q[19]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.127 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.127    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     7.344 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.981     8.325    segments/sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.327     8.652 r  segments/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.523    11.175    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.928 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.928    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.484ns  (logic 4.673ns (49.273%)  route 4.811ns (50.727%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_reg_reg[19]/Q
                         net (fo=2, routed)           1.224     7.003    segments/Q[19]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.127 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.127    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     7.344 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     8.163    segments/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.299     8.462 r  segments/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.768    11.230    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.807 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.807    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 4.890ns (51.647%)  route 4.578ns (48.353%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_reg_reg[19]/Q
                         net (fo=2, routed)           1.224     7.003    segments/Q[19]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.127 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.127    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     7.344 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     8.163    segments/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.329     8.492 r  segments/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.535    11.027    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    14.790 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.790    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.165ns  (logic 4.412ns (48.133%)  route 4.754ns (51.867%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  an_mask_reg[6]/Q
                         net (fo=2, routed)           0.853     6.695    segments/an_mask[6]
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.152     6.847 r  segments/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.901    10.747    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.742    14.489 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.489    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 4.869ns (54.525%)  route 4.061ns (45.475%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_reg_reg[19]/Q
                         net (fo=2, routed)           1.224     7.003    segments/Q[19]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.127 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.127    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     7.344 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.974     8.318    segments/sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.327     8.645 r  segments/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.508    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.253 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.253    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.862ns  (logic 4.589ns (51.781%)  route 4.273ns (48.219%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_reg_reg[19]/Q
                         net (fo=2, routed)           1.224     7.003    segments/Q[19]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.127 r  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.127    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     7.344 r  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.974     8.318    segments/sel0[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.299     8.617 r  segments/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.075    10.692    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.185 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.185    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.595ns  (logic 4.630ns (53.864%)  route 3.965ns (46.136%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  shift_reg_reg[19]/Q
                         net (fo=2, routed)           1.224     7.003    segments/Q[19]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.127 f  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.127    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y85          MUXF7 (Prop_muxf7_I1_O)      0.217     7.344 f  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.651     7.994    segments/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.299     8.293 r  segments/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.091    10.384    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.918 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.918    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.884ns  (logic 4.529ns (57.452%)  route 3.354ns (42.548%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.478     5.802 r  an_mask_reg[7]/Q
                         net (fo=1, routed)           0.426     6.228    segments/an_mask[7]
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.291     6.519 r  segments/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.929     9.447    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.760    13.207 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.207    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.515ns  (logic 4.404ns (58.597%)  route 3.111ns (41.403%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  an_mask_reg[1]/Q
                         net (fo=2, routed)           0.814     6.656    segments/an_mask[1]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.146     6.802 r  segments/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.297     9.099    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.740    12.839 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.839    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an_mask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.525ns (72.168%)  route 0.588ns (27.832%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  an_mask_reg[4]/Q
                         net (fo=2, routed)           0.235     1.920    segments/an_mask[4]
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.044     1.964 r  segments/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.316    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.317     3.633 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.633    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.491ns (68.030%)  route 0.701ns (31.970%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  an_mask_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  an_mask_reg[0]/Q
                         net (fo=3, routed)           0.154     1.815    segments/an_mask[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.048     1.863 r  segments/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.547     2.410    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.302     3.713 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.713    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.461ns (64.751%)  route 0.795ns (35.249%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  an_mask_reg[5]/Q
                         net (fo=2, routed)           0.235     1.919    segments/an_mask[5]
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.964 r  segments/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.525    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.777 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.777    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.484ns (62.432%)  route 0.893ns (37.568%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  an_mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  an_mask_reg[2]/Q
                         net (fo=2, routed)           0.175     1.859    segments/an_mask[2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  segments/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.621    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.896 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.896    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.462ns (61.453%)  route 0.917ns (38.547%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  an_mask_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  an_mask_reg[3]/Q
                         net (fo=2, routed)           0.209     1.893    segments/an_mask[3]
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.938 r  segments/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.645    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.898 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.898    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.590ns (66.236%)  route 0.811ns (33.764%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[12]/Q
                         net (fo=2, routed)           0.111     1.772    segments/Q[12]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  segments/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.817    segments/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y85          MUXF7 (Prop_muxf7_I0_O)      0.062     1.879 r  segments/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.171     2.049    segments/sel0[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.108     2.157 r  segments/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.686    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.920 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.920    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.612ns (66.860%)  route 0.799ns (33.140%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  shift_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.148     1.667 r  shift_reg_reg[30]/Q
                         net (fo=1, routed)           0.090     1.758    segments/Q[30]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.098     1.856 r  segments/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.856    segments/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I1_O)      0.064     1.920 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.211     2.130    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.108     2.238 r  segments/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.736    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.931 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.931    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.510ns (62.572%)  route 0.903ns (37.428%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  an_mask_reg[1]/Q
                         net (fo=2, routed)           0.292     1.977    segments/an_mask[1]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.044     2.021 r  segments/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.611     2.632    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.302     3.934 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.934    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.723ns (70.561%)  route 0.719ns (29.440%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  shift_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.148     1.667 r  shift_reg_reg[30]/Q
                         net (fo=1, routed)           0.090     1.758    segments/Q[30]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.098     1.856 r  segments/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.856    segments/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I1_O)      0.064     1.920 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.211     2.130    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.108     2.238 r  segments/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.656    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.961 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.961    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.572ns (60.383%)  route 1.031ns (39.617%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.148     1.668 r  an_mask_reg[7]/Q
                         net (fo=1, routed)           0.147     1.815    segments/an_mask[7]
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.102     1.917 r  segments/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.885     2.802    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.322     4.124 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.124    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 1.478ns (50.493%)  route 1.449ns (49.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.449     2.926    SW_IBUF[0]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.822ns  (logic 1.477ns (52.341%)  route 1.345ns (47.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.345     2.822    SW_IBUF[3]
    SLICE_X2Y85          FDRE                                         r  shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  shift_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 1.480ns (60.546%)  route 0.964ns (39.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.964     2.444    SW_IBUF[1]
    SLICE_X0Y87          FDRE                                         r  shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_reg_reg[1]/C

Slack:                    inf
  Source:                 btn_c
                            (input port)
  Destination:            btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.421ns  (logic 1.477ns (61.000%)  route 0.944ns (39.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_c (IN)
                         net (fo=0)                   0.000     0.000    btn_c
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_c_IBUF_inst/O
                         net (fo=1, routed)           0.944     2.421    btn_c_debouncer/D[0]
    SLICE_X3Y87          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.601     5.024    btn_c_debouncer/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 1.485ns (62.637%)  route 0.886ns (37.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.886     2.371    SW_IBUF[2]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.253ns (42.737%)  route 0.339ns (57.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.339     0.592    SW_IBUF[2]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[2]/C

Slack:                    inf
  Source:                 btn_c
                            (input port)
  Destination:            btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.244ns (40.574%)  route 0.358ns (59.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_c (IN)
                         net (fo=0)                   0.000     0.000    btn_c
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_c_IBUF_inst/O
                         net (fo=1, routed)           0.358     0.602    btn_c_debouncer/D[0]
    SLICE_X3Y87          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     2.038    btn_c_debouncer/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.247ns (39.115%)  route 0.385ns (60.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.385     0.633    SW_IBUF[1]
    SLICE_X0Y87          FDRE                                         r  shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_reg_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.245ns (30.742%)  route 0.552ns (69.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.552     0.797    SW_IBUF[3]
    SLICE_X2Y85          FDRE                                         r  shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  shift_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.582     0.827    SW_IBUF[0]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[0]/C





