#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ad5995dc60 .scope module, "tb_shift_register_8bit" "tb_shift_register_8bit" 2 2;
 .timescale -9 -9;
v000002ad5995ac80_0 .var "clk", 0 0;
v000002ad5995ad20_0 .net "data", 7 0, v000002ad59972e40_0;  1 drivers
v000002ad5995adc0_0 .var "data_in", 0 0;
v000002ad5995ae60_0 .var "reset", 0 0;
v000002ad5995af00_0 .var "shift_left", 0 0;
v000002ad599a39b0_0 .var "shift_right", 0 0;
S_000002ad5995ddf0 .scope module, "t_shift_reg" "shift_register_8bit" 2 44, 3 1 0, S_000002ad5995dc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "shift_left";
    .port_info 3 /INPUT 1 "shift_right";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 8 "data";
v000002ad599733f0_0 .net "clk", 0 0, v000002ad5995ac80_0;  1 drivers
v000002ad59972e40_0 .var "data", 7 0;
v000002ad5995aa00_0 .net "data_in", 0 0, v000002ad5995adc0_0;  1 drivers
v000002ad5995aaa0_0 .net "reset", 0 0, v000002ad5995ae60_0;  1 drivers
v000002ad5995ab40_0 .net "shift_left", 0 0, v000002ad5995af00_0;  1 drivers
v000002ad5995abe0_0 .net "shift_right", 0 0, v000002ad599a39b0_0;  1 drivers
E_000002ad599a88b0/0 .event negedge, v000002ad5995aaa0_0;
E_000002ad599a88b0/1 .event posedge, v000002ad599733f0_0;
E_000002ad599a88b0 .event/or E_000002ad599a88b0/0, E_000002ad599a88b0/1;
    .scope S_000002ad5995ddf0;
T_0 ;
    %wait E_000002ad599a88b0;
    %load/vec4 v000002ad5995aaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002ad59972e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ad5995ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002ad59972e40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002ad5995aa00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002ad59972e40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002ad5995abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002ad5995aa00_0;
    %load/vec4 v000002ad59972e40_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002ad59972e40_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002ad5995aa00_0;
    %pad/u 8;
    %assign/vec4 v000002ad59972e40_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ad5995dc60;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000002ad5995ac80_0;
    %inv;
    %assign/vec4 v000002ad5995ac80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ad5995dc60;
T_2 ;
    %vpi_call 2 19 "$monitor", "%t CLK = %b,Reset = %b,shift_left = %b,shift_right = %b,data_in = %b,Data: %b", $time, v000002ad5995ac80_0, v000002ad5995ae60_0, v000002ad5995af00_0, v000002ad599a39b0_0, v000002ad5995adc0_0, v000002ad5995ad20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad5995ac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad5995ae60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad5995af00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad599a39b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad5995adc0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad5995ae60_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad5995adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ad5995af00_0, 0;
    %delay 30, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad5995adc0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ad5995ae60_0, 0;
    %delay 20, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_shift_register_8bit;.v";
    ".\shift_register_8bit.v";
