# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../demo_sg.srcs/sources_1/imports/sysgen" \
"../../../../demo_sg.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../demo_sg.srcs/sources_1/ip/demo_sg_blk_mem_gen_i0/sim/demo_sg_blk_mem_gen_i0.v" \
"../../../../demo_sg.srcs/sources_1/imports/sysgen/synth_reg.v" \
"../../../../demo_sg.srcs/sources_1/imports/sysgen/synth_reg_w_init.v" \
"../../../../demo_sg.srcs/sources_1/imports/sysgen/convert_type.v" \
"../../../../demo_sg.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v" \
"../../../../demo_sg.srcs/sources_1/imports/sysgen/demo_sg_entity_declarations.v" \
"../../../../demo_sg.srcs/sources_1/imports/sysgen/demo_sg.v" \
"../../../../demo_sg.srcs/sim_1/imports/sysgen/demo_sg_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
