<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: hackrf/firmware/libopencm3/include/libopencm3/stm32/f3/adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_058e36947c3cf533e97e824a8b7160bb.html">hackrf</a></li><li class="navelem"><a class="el" href="dir_81af4042361f7868d1d2c33b7cfad7a7.html">firmware</a></li><li class="navelem"><a class="el" href="dir_7a8769f6a00dd4373d36b29db60cf3ac.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_ce590350cfa1da80e6880a9f80b10493.html">include</a></li><li class="navelem"><a class="el" href="dir_f1270f6817dc250d066454fa92fd2c39.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_91d6961c23d1925ab11e3cac75ab2f24.html">stm32</a></li><li class="navelem"><a class="el" href="dir_a82257c668c761c98cf6e8f2968026c4.html">f3</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Copyright (C) 2013 ARCOS-Lab UCR</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Copyright (C) 2013 Fernando Cortes &lt;fernando.corcam@gmail.com&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_ADC_H</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define LIBOPENCM3_ADC_H</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/memorymap.h&gt;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;libopencm3/cm3/common.h&gt;</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define ADC1        ADC1_BASE</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define ADC2        ADC2_BASE</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define ADC3        ADC3_BASE</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define ADC4        ADC4_BASE</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Master and slave ADCs common registers (ADC12 or ADC34) */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*----------- ADC registers -------------------------------------- */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ADC interrupt and status register (ADCx_ISR, x=1..4) */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define ADC_ISR(adc_base)   MMIO32(adc_base + 0x00)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define ADC1_ISR        ADC_ISR(ADC1_BASE)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define ADC2_ISR        ADC_ISR(ADC2_BASE)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define ADC3_ISR        ADC_ISR(ADC3_BASE)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define ADC4_ISR        ADC_ISR(ADC4_BASE)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Interrupt Enable Register (ADCx_IER, x=1..4) IER */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define ADC_IER(adc_base)   MMIO32(adc_base + 0x04)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define ADC1_IER        ADC_IER(ADC1_BASE)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define ADC2_IER        ADC_IER(ADC2_BASE)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define ADC3_IER        ADC_IER(ADC3_BASE)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define ADC4_IER        ADC_IER(ADC4_BASE)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Control Register (ADCx_CR, x=1..4) CR */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define ADC_CR(adc_base)    MMIO32(adc_base + 0x08)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define ADC1_CR         ADC_CR(ADC1_BASE)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define ADC2_CR         ADC_CR(ADC2_BASE)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define ADC3_CR         ADC_CR(ADC3_BASE)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define ADC4_CR         ADC_CR(ADC4_BASE)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Configuration Register (ADCx_CFGR, x=1..4) CFGR */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ADC_CFGR(adc_base)  MMIO32(adc_base + 0x0C)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define ADC1_CFGR       ADC_CFGR(ADC1_BASE)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ADC2_CFGR       ADC_CFGR(ADC2_BASE)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define ADC3_CFGR       ADC_CFGR(ADC3_BASE)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define ADC4_CFGR       ADC_CFGR(ADC4_BASE)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Sample Time Register 1 (ADCx_SMPR1, x=1..4) SMPR1 */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define ADC_SMPR1(adc_base) MMIO32(adc_base + 0x14)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define ADC1_SMPR1      ADC_SMPR1(ADC1_BASE)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define ADC2_SMPR1      ADC_SMPR1(ADC2_BASE)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define ADC3_SMPR1      ADC_SMPR1(ADC3_BASE)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define ADC4_SMPR1      ADC_SMPR1(ADC4_BASE)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* Sample Time Register 2 (ADCx_SMPR2, x=1..4) SMPR2 */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ADC_SMPR2(adc_base) MMIO32(adc_base + 0x18)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define ADC1_SMPR2      ADC_SMPR2(ADC1_BASE)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define ADC2_SMPR2      ADC_SMPR2(ADC2_BASE)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define ADC3_SMPR2      ADC_SMPR2(ADC3_BASE)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ADC4_SMPR2      ADC_SMPR2(ADC4_BASE)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Watchdog Threshold Register 1 (ADCx_TR1, x=1..4) TR1 */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define ADC_TR1(adc_base)   MMIO32(adc_base + 0x20)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ADC1_TR1        ADC_TR1(ADC1_BASE)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define ADC2_TR1        ADC_TR1(ADC2_BASE)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define ADC3_TR1        ADC_TR1(ADC3_BASE)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define ADC4_TR1        ADC_TR1(ADC4_BASE)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Watchdog Threshold Register 2 (ADCx_TR2, x=1..4) TR2 */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define ADC_TR2(adc_base)   MMIO32(adc_base + 0x24)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define ADC1_TR2        ADC_TR2(ADC1_BASE)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ADC2_TR2        ADC_TR2(ADC2_BASE)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ADC3_TR2        ADC_TR2(ADC3_BASE)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define ADC4_TR2        ADC_TR2(ADC4_BASE)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* Watchdog Threshold Register 3 (ADCx_TR3, x=1..4) TR3 */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define ADC_TR3(adc_base)   MMIO32(adc_base + 0x28)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define ADC1_TR3        ADC_TR3(ADC1_BASE)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define ADC2_TR3        ADC_TR3(ADC2_BASE)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define ADC3_TR3        ADC_TR3(ADC3_BASE)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define ADC4_TR3        ADC_TR3(ADC4_BASE)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* Regular Sequence Register 1 (ADCx_SQR1, x=1..4) SQR1 */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define ADC_SQR1(adc_base)  MMIO32(adc_base + 0x30)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define ADC1_SQR1       ADC_SQR1(ADC1_BASE)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define ADC2_SQR1       ADC_SQR1(ADC2_BASE)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define ADC3_SQR1       ADC_SQR1(ADC3_BASE)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define ADC4_SQR1       ADC_SQR1(ADC4_BASE)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Regular Sequence Register 2 (ADCx_SQR2, x=1..4) SQR2 */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define ADC_SQR2(adc_base)  MMIO32(adc_base + 0x34)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define ADC1_SQR2       ADC_SQR2(ADC1_BASE)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define ADC2_SQR2       ADC_SQR2(ADC2_BASE)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define ADC3_SQR2       ADC_SQR2(ADC3_BASE)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define ADC4_SQR2       ADC_SQR2(ADC4_BASE)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* Regular Sequence Register 3 (ADCx_SQR3, x=1..4) SQR3 */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define ADC_SQR3(adc_base)  MMIO32(adc_base + 0x38)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define ADC1_SQR3       ADC_SQR3(ADC1_BASE)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define ADC2_SQR3       ADC_SQR3(ADC2_BASE)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define ADC3_SQR3       ADC_SQR3(ADC3_BASE)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define ADC4_SQR3       ADC_SQR3(ADC4_BASE)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* Regular Sequence Register 4 (ADCx_SQR3, x=1..4) SQR4 */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define ADC_SQR4(adc_base)  MMIO32(adc_base + 0x3C)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define ADC1_SQR4       ADC_SQR4(ADC1_BASE)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define ADC2_SQR4       ADC_SQR4(ADC2_BASE)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define ADC3_SQR4       ADC_SQR4(ADC3_BASE)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define ADC4_SQR4       ADC_SQR4(ADC4_BASE)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* regular Data Register (ADCx_DR, x=1..4) DR */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define ADC_DR(adc_base)    MMIO32(adc_base + 0x40)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define ADC1_DR         ADC_DR(ADC1_BASE)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define ADC2_DR         ADC_DR(ADC2_BASE)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define ADC3_DR         ADC_DR(ADC3_BASE)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define ADC4_DR         ADC_DR(ADC4_BASE)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* Injected Sequence Register (ADCx_JSQR, x=1..4) JSQR */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define ADC_JSQR(adc_base)  MMIO32(adc_base + 0x30)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define ADC1_JSQR       ADC_JSQR(ADC1_BASE)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define ADC2_JSQR       ADC_JSQR(ADC2_BASE)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define ADC3_JSQR       ADC_JSQR(ADC3_BASE)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define ADC4_JSQR       ADC_JSQR(ADC4_BASE)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* Offset Register x (ADCx_OFRy, x=1..4) (y=1..4) OFRy */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define ADC_OFR1(adc_base)  MMIO32(adc_base + 0x60)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define ADC1_OFR1       ADC_OFR1(ADC1_BASE)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define ADC2_OFR1       ADC_OFR1(ADC2_BASE)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define ADC3_OFR1       ADC_OFR1(ADC3_BASE)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define ADC4_OFR1       ADC_OFR1(ADC4_BASE)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define ADC_OFR2(adc_base)  MMIO32(adc_base + 0x64)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define ADC1_OFR2       ADC_OFR2(ADC1_BASE)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define ADC2_OFR2       ADC_OFR2(ADC2_BASE)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define ADC3_OFR2       ADC_OFR2(ADC3_BASE)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define ADC4_OFR2       ADC_OFR2(ADC4_BASE)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define ADC_OFR3(adc_base)  MMIO32(adc_base + 0x68)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define ADC1_OFR3       ADC_OFR3(ADC1_BASE)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define ADC2_OFR3       ADC_OFR3(ADC2_BASE)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define ADC3_OFR3       ADC_OFR3(ADC3_BASE)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define ADC4_OFR3       ADC_OFR3(ADC4_BASE)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define ADC_OFR4(adc_base)  MMIO32(adc_base + 0x6C)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define ADC1_OFR4       ADC_OFR4(ADC1_BASE)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define ADC2_OFR4       ADC_OFR4(ADC2_BASE)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define ADC3_OFR4       ADC_OFR4(ADC3_BASE)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define ADC4_OFR4       ADC_OFR4(ADC4_BASE)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* Injected Data Register y (ADCx_JDRy, x=1..4, y= 1..4) JDRy */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define ADC_JDR1(adc_base)  MMIO32(adc_base + 0x80)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define ADC1_JDR1       ADC_JDR1(ADC1_BASE)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define ADC2_JDR1       ADC_JDR1(ADC2_BASE)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define ADC3_JDR1       ADC_JDR1(ADC3_BASE)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define ADC4_JDR1       ADC_JDR1(ADC4_BASE)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define ADC_JDR2(adc_base)  MMIO32(adc_base + 0x84)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define ADC1_JDR2       ADC_JDR2(ADC1_BASE)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define ADC2_JDR2       ADC_JDR2(ADC2_BASE)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define ADC3_JDR2       ADC_JDR2(ADC3_BASE)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define ADC4_JDR2       ADC_JDR2(ADC4_BASE)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define ADC_JDR3(adc_base)  MMIO32(adc_base + 0x88)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define ADC1_JDR3       ADC_JDR3(ADC1_BASE)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define ADC2_JDR3       ADC_JDR3(ADC2_BASE)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define ADC3_JDR3       ADC_JDR3(ADC3_BASE)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define ADC4_JDR3       ADC_JDR3(ADC4_BASE)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define ADC_JDR4(adc_base)  MMIO32(adc_base + 0x8C)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define ADC1_JDR4       ADC_JDR4(ADC1_BASE)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define ADC2_JDR4       ADC_JDR4(ADC2_BASE)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define ADC3_JDR4       ADC_JDR4(ADC3_BASE)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define ADC4_JDR4       ADC_JDR4(ADC4_BASE)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* Analog Watchdog 2 Configuration Register (ADCx_AWD2CR, x=1..4) AWD2CR */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define ADC_AWD2CR(adc_base)    MMIO32(adc_base + 0xA0)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define ADC1_AWD2CR     ADC_AWD2CR(ADC1_BASE)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define ADC2_AWD2CR     ADC_AWD2CR(ADC2_BASE)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define ADC3_AWD2CR     ADC_AWD2CR(ADC3_BASE)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define ADC4_AWD2CR     ADC_AWD2CR(ADC4_BASE)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/* Analog Watchdog 3 Configuration Register (ADCx_AWD3CR, x=1..4) AWD3CR */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define ADC_AWD3CR(adc_base)    MMIO32(adc_base + 0xA4)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define ADC1_AWD3CR     ADC_AWD3CR(ADC1_BASE)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define ADC2_AWD3CR     ADC_AWD3CR(ADC2_BASE)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define ADC3_AWD3CR     ADC_AWD3CR(ADC3_BASE)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define ADC4_AWD3CR     ADC_AWD3CR(ADC4_BASE)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* Differential Mode Selection Register 2 (ADCx_DIFSEL, x=1..4) DIFSEL */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define ADC_DIFSEL(adc_base)    MMIO32(adc_base + 0xB0)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define ADC1_DIFSEL     ADC_DIFSEL(ADC1_BASE)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define ADC2_DIFSEL     ADC_DIFSEL(ADC2_BASE)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define ADC3_DIFSEL     ADC_DIFSEL(ADC3_BASE)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define ADC4_DIFSEL     ADC_DIFSEL(ADC4_BASE)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* Calibration Factors (ADCx_CALFACT, x=1..4) CALFACT */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define ADC_CALFACT(adc_base)   MMIO32(adc_base + 0xB4)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define ADC1_CALFACT        ADC_CALFACT(ADC1_BASE)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define ADC2_CALFACT        ADC_CALFACT(ADC2_BASE)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define ADC3_CALFACT        ADC_CALFACT(ADC3_BASE)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define ADC4_CALFACT        ADC_CALFACT(ADC4_BASE)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* ADC common (shared) registers */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define ADC_COMMON_REGISTERS_BASE   (ADC1_BASE+0x300)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define ADC_CSR             MMIO32(ADC_COMMON_REGISTERS_BASE + 0x0)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define ADC_CCR             MMIO32(ADC_COMMON_REGISTERS_BASE + 0x8)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define ADC_CDR             MMIO32(ADC_COMMON_REGISTERS_BASE + 0xA)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/*------- ADC_ISR values ---------*/</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* QOVF: Injected context queue overflow */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define ADC_ISR_JQOVF       (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* AWD3: Analog watchdog 3 flag */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD3        (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* AWD2: Analog watchdog 2 flag */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD2        (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* AWD1: Analog watchdog 1 flag */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1        (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* JEOS: Injected channel end of sequence flag */</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define ADC_ISR_JEOS        (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* JEOC: Injected channel end of conversion flag */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define ADC_ISR_JEOC        (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* OVR: ADC overrun */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define ADC_ISR_OVR     (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* EOS: End of regular sequence flag */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define ADC_ISR_EOS     (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* EOC: End of conversion flag */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define ADC_ISR_EOC     (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* EOSMP: End of sampling flag */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP       (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* ADRDY: ADC ready */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY       (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/*------- ADC_IER values ---------*/</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* JQOVFIE: Injected context queue overflow interrupt enable */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define ADC_IER_JQOVFIE     (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* AWD3IE: Analog watchdog 3 interrupt enable */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define ADC_IER_AWD3IE      (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* AWD2IE: Analog watchdog 2 interrupt enable */</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define ADC_IER_AWD2IE      (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* AWD1IE: Analog watchdog 1 interrupt enable */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE      (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/* JEOSIE: End of injected sequence of conversions interrupt enable */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define ADC_IER_JEOSIE      (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* JEOCIE: End of injected conversion interrupt enable */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define ADC_IER_JEOCIE      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* OVRIE: Overrun interrupt enable */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE       (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* EOSIE: End of regular sequence of conversions interrupt enable */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE       (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* EOCIE: End of regular conversion interrupt enable */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE       (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* EOSMPIE: End of sampling flag interrupt enable for regular conversions */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE     (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* ADRDYIE : ADC ready interrupt enable */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE     (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/*------- ADC_CR values ---------*/</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* ADCAL: ADC calibration */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL        (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* ADCALDIF: Differential mode for calibration */</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define ADC_CR_ADCALDIF     (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* ADVREGEN: ADC voltage regulador enable */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_INTERMEDIATE    (0x0 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_ENABLE      (0x1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_DISABLE     (0x2 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* --- Bit 0x3 reserved --- */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* JADSTP: ADC stop of injected conversion command */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define ADC_CR_JADSTP       (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* ADSTP: ADC stop of regular conversion command */</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP        (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160; </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/* JADSTART: ADC start of injected conversion */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define ADC_CR_JADSTART     (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* ADSTART: ADC start of regular conversion */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART      (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* ADDIS: ADC disable command */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS        (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* ADEN: ADC enable control */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define ADC_CR_ADEN     (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/*------- ADC_CFGR values ---------*/</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* AWD1CH[4:0]: Analog watchdog 1 channel selection */</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* Bit 0x0 reserved */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_1 (0x01 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_2 (0x02 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_3 (0x03 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_4 (0x04 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_5 (0x05 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_6 (0x06 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_7 (0x07 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_8 (0x08 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_9 (0x09 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_10    (0x0A &lt;&lt; 26)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_11    (0x0B &lt;&lt; 26)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_12    (0x0C &lt;&lt; 26)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_13    (0x0D &lt;&lt; 26)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_14    (0x0E &lt;&lt; 26)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_15    (0x0F &lt;&lt; 26)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_16    (0x10 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_ADC_IN_CH_17    (0x11 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1CH_MASK        (0x1F &lt;&lt; 26)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* Ohters bits reserved, must not be used */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/* JAUTO: Autoamtic injected group conversion */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define ADC_CFGR_JAUTO      (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/* JAWD1EN: Analog watchdog 1 enable on injected channels */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define ADC_CFGR_JAWD1EN    (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* AWD1EN: Analog watchdog 1 enable on regular channels */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1EN     (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160; </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* AWD1SGL: Enable the watchdog 1 on a single channel or on all channels */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1SGL    (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* JQM: JSQR queue mode */</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define ADC_CFGR_JQM        (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* JDISCEN: Discontinuous mode on injected channels */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define ADC_CFGR_JDISCEN    (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/* DISCNUM[2:0]: Discontinuous mode channel count */</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_1_CH   (0x0 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_2_CH   (0x1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_3_CH   (0x2 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_4_CH   (0x3 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_5_CH   (0x4 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_6_CH   (0x5 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_7_CH   (0x6 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_8_CH   (0x7 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_SHIFT  17</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* DISCEN: Discontinuous mode for regular channels */</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCEN     (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160; </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/* AUTDLY: Delayed conversion mode */</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define ADC_CFGR_AUTDLY     (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* CONT: Single / continuous conversion mode for regular conversions */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define ADC_CFGR_CONT       (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160; </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* OVRMOD: Overrun Mode */</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define ADC_CFGR_OVRMOD     (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160; </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> * EXTEN[1:0]: External trigger enable and polarity selection for regular</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * channels</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_DISABLED     (0x0 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_RISING_EDGE  (0x1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_FALLING_EDGE (0x2 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_BOTH_EDGES   (0x3 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_MASK     (0x3 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* EXTSEL[3:0]: External trigger selection for regular group */</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_0     (0x0 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_1     (0x1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_2     (0x2 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_3     (0x3 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_4     (0x4 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_5     (0x5 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_6     (0x6 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_7     (0x7 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_8     (0x8 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_9     (0x9 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_10    (0xA &lt;&lt; 6)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_11    (0xB &lt;&lt; 6)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_12    (0xC &lt;&lt; 6)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_13    (0xD &lt;&lt; 6)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_14    (0xE &lt;&lt; 6)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_EVENT_15    (0xF &lt;&lt; 6)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_MASK        (0xF &lt;&lt; 6)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* ALIGN: Data alignment */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define ADC_CFGR_ALIGN      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* RES[1:0]: Data resolution */</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_12_BIT (0x0 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_10_BIT (0x1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_8_BIT  (0x2 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_6_BIT  (0x3 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160; </div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_MASK   (0x3 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* DMACFG: Direct memory access configuration */</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define ADC_CFGR_DMACFG     (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* DMAEN: Direct memory access enable */</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define ADC_CFGR_DMAEN      (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/*------- ADC_SMPR1 values ---------*/</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_LSB      24</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_LSB      21</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_LSB      18</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_LSB      15</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_LSB      12</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_LSB      9</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_LSB      6</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_LSB      3</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP8_MSK      (0x7 &lt;&lt; ADC_SMP8_LSB)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP7_MSK      (0x7 &lt;&lt; ADC_SMP7_LSB)</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP6_MSK      (0x7 &lt;&lt; ADC_SMP6_LSB)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP5_MSK      (0x7 &lt;&lt; ADC_SMP5_LSB)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP4_MSK      (0x7 &lt;&lt; ADC_SMP4_LSB)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP3_MSK      (0x7 &lt;&lt; ADC_SMP3_LSB)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP2_MSK      (0x7 &lt;&lt; ADC_SMP2_LSB)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP1_MSK      (0x7 &lt;&lt; ADC_SMP1_LSB)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/****************************************************************************/</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/* ADC_SMPR1 ADC Sample Time Selection for Channels */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_1DOT5CYC      0x0</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_2DOT5CYC      0x1</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_4DOT5CYC      0x2</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_7DOT5CYC      0x3</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_19DOT5CYC     0x4</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_61DOT5CYC     0x5</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_181DOT5CYC    0x6</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_601DOT5CYC    0x7</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* SMPx[2:0]: Channel x sampling time selection */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/*------- ADC_SMPR2 values ---------*/</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160; </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* SMPx[2:0]: Channel x sampling time selection */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160; </div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; </div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/*------- ADC_TR1 values ---------*/</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160; </div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/* Bits 27:16 HT1[11:0]: Analog watchdog 1 higher threshold */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/* Bit 11:0 LT1[11:0]: Analog watchdog 1 lower threshold */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; </div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/*------- ADC_T2 values ---------*/</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160; </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">/* Bits 23:16 HT2[7:0]: Analog watchdog 2 higher threshold */</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/* Bit 7:0 LT2[7:0]: Analog watchdog 2 lower threshold */</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/*------- ADC_T3 values ---------*/</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* Bits 23:16 HT3[7:0]: Analog watchdog 3 higher threshold */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* Bit 7:0 LT3[7:0]: Analog watchdog 3 lower threshold */</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160; </div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/*------- ADC_SQR1 values ---------*/</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_LSB          0</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_LSB        6</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_LSB        12</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_LSB        18</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_LSB        24</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_MSK          (0xf &lt;&lt; ADC_SQR1_L_LSB)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_MSK        (0x1f &lt;&lt; ADC_SQR1_SQ1_LSB)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_MSK        (0x1f &lt;&lt; ADC_SQR1_SQ2_LSB)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_MSK        (0x1f &lt;&lt; ADC_SQR1_SQ3_LSB)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_MSK        (0x1f &lt;&lt; ADC_SQR1_SQ4_LSB)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160; </div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* Bits 28:24 SQ4[4:0]: 4th conversion in regular sequence */</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/* Bits 22:18 SQ3[4:0]: 3rd conversion in regular sequence */</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* Bits 16:12 SQ2[4:0]: 2nd conversion in regular sequence */</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/* Bits 10:6 SQ1[4:0]: 1st conversion in regular sequence */</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* L[3:0]: Regular channel sequence length */</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_1_CONVERSION     (0x0 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_2_CONVERSION     (0x1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_3_CONVERSION     (0x2 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_4_CONVERSION     (0x3 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_5_CONVERSION     (0x4 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_6_CONVERSION     (0x5 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_7_CONVERSION     (0x6 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_8_CONVERSION     (0x7 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_9_CONVERSION     (0x8 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_10_CONVERSION    (0x9 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_11_CONVERSION    (0xA &lt;&lt; 0)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_12_CONVERSION    (0xB &lt;&lt; 0)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_13_CONVERSION    (0xC &lt;&lt; 0)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_14_CONVERSION    (0xD &lt;&lt; 0)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_15_CONVERSION    (0xE &lt;&lt; 0)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_16_CONVERSION    (0xF &lt;&lt; 0)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/*------- ADC_SQR2 values ---------*/</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* Bits 28:24 SQ9[4:0]: 9th conversion in regular sequence */</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* Bits 22:18 SQ8[4:0]: 8th conversion in regular sequence */</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/* Bits 16:12 SQ7[4:0]: 7th conversion in regular sequence */</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160; </div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* Bits 10:6 SQ6[4:0]: 6th conversion in regular sequence */</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/* Bits 4:0 SQ5[4:0]: 5th conversion in regular sequence */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160; </div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/*------- ADC_SQR3 values ---------*/</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/* Bits 28:24 SQ14[4:0]: 14th conversion in regular sequence */</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* Bits 22:18 SQ13[4:0]: 13th conversion in regular sequence */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/* Bits 16:12 SQ12[4:0]: 12th conversion in regular sequence */</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160; </div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* Bits 10:6 SQ11[4:0]: 11th conversion in regular sequence */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160; </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/* Bits 4:0 SQ10[4:0]: 10th conversion in regular sequence */</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160; </div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/*------- ADC_SQR4 values ---------*/</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160; </div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/* Bits 10:6 SQ16[4:0]: 16th conversion in regular sequence */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160; </div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/* Bits 4:0 SQ15[4:0]: 15th conversion in regular sequence */</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160; </div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/*------- ADC_DR values ---------*/</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160; </div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/* Bits 15:0 RDATA[15:0]: Regular Data converted */</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/*------- ADC_JSQR values ---------*/</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160; </div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_LSB         0</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_LSB       26</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_LSB       20</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_LSB       14</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_LSB       8</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160; </div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">/* Bits 30:26 JSQ4[4:0]: 4th conversion in the injected sequence */</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* Bits 24:20 JSQ3[4:0]: 3rd conversion in the injected sequence */</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160; </div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* Bits 18:14 JSQ2[4:0]: 2nd conversion in the injected sequence */</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/* Bits 12:8 JSQ1[4:0]: 1st conversion in the injected sequence */</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; </div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> * JEXTEN[1:0]: External Trigger Enable and Polarity Selection for injected</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> * channels</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_DISABLED    (0x0 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_RISING_EDGE (0x1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_FALLING_EDGE    (0x2 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_BOTH_EDGES  (0x3 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; </div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_MASK        (0x3 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/* JEXTSEL[3:0]: External Trigger Selection for injected group */</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_0    (0x0 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_1    (0x1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_2    (0x2 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_3    (0x3 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_4    (0x4 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_5    (0x5 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_6    (0x6 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_7    (0x7 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_8    (0x8 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_9    (0x9 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_10   (0xA &lt;&lt; 2)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_11   (0xB &lt;&lt; 2)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_12   (0xC &lt;&lt; 2)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_13   (0xD &lt;&lt; 2)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_14   (0xE &lt;&lt; 2)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_15   (0xF &lt;&lt; 2)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160; </div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_MASK       (0xF &lt;&lt; 2)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160; </div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/* JL[1:0]: Injected channel sequence length */</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_1_CONVERSION    (0x0 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_2_CONVERSIONS   (0x1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_3_CONVERSIONS   (0x2 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_4_CONVERSIONS   (0x3 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/*------- ADC_OFR1 values ---------*/</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/* OFFSET1_EN: Offset 1 Enable */</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_EN (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160; </div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">/* Bits 30:26 OFFSET1_CH[4:0]: Channel selection for the Data offset 1 */</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160; </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"> * Bits 11:0 OFFSET1[11:0]: Data offset y for the channel programmed into bits</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"> * OFFSET1_CH[4:0]</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160; </div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160; </div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">/*------- ADC_OFR2 values ---------*/</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">/* OFFSET2_EN: Offset 2 Enable */</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_EN (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160; </div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/* Bits 30:26 OFFSET2_CH[4:0]: Channel selection for the Data offset 2 */</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment"> * Bits 11:0 OFFSET2[11:0]: Data offset y for the channel programmed into bits</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"> * OFFSET2_CH[4:0]</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160; </div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">/*------- ADC_OFR3 values ---------*/</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160; </div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/* OFFSET3_EN: Offset 3 Enable */</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_EN (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/* Bits 30:26 OFFSET3_CH[4:0]: Channel selection for the Data offset 3 */</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"> * Bits 11:0 OFFSET3[11:0]: Data offset y for the channel programmed into bits</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"> * OFFSET3_CH[4:0]</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160; </div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/*------- ADC_OFR4 values ---------*/</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">/* OFFSET4_EN: Offset 4 Enable */</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_EN (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">/* Bits 30:26 OFFSET4_CH[4:0]: Channel selection for the Data offset 4 */</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> * Bits 11:0 OFFSET4[11:0]: Data offset y for the channel programmed into bits</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"> * OFFSET4_CH[4:0]</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/*------- ADC_JDRy, y= 1..4 values -------*/</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160; </div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/* Bits 15:0 JDATA[15:0]: Injected data */</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160; </div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/*------- ADC_AWD2CR values ---------*/</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* Bits 18:1 AWD2CH[18:1]: Analog watchdog 2 channel selection */</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160; </div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/*------- ADC_AWD3CR values ---------*/</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160; </div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/* Bits 18:1 AWD3CH[18:1]: Analog watchdog 3 channel selection */</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; </div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/*------- ADC_DIFSEL values ---------*/</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/* DIFSEL[18:16]: Differential mode for channels 18 to 16. */</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; </div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/* Bits 15:1 DIFSEL[15:1]: Differential mode for channels 15 to 1 */</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; </div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">/*------- ADC_CALFACT values ---------*/</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160; </div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">/* Bits 22:16 CALFACT_D[6:0]: Calibration Factors in differential mode */</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160; </div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/* Bits 6:0 CALFACT_S[6:0]: Calibration Factors In Single-Ended mode */</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160; </div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">/*--------------- ADC_CSR values  ------------------------*/</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">/* Bit 26 JQOVF_SLV: Injected Context Queue Overflow flag of the slave ADC */</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_SLV       (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160; </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">/* Bit 25 AWD3_SLV: Analog watchdog 3 flag of the slave ADC */</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_SLV        (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160; </div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/* Bit 24 AWD2_SLV: Analog watchdog 2 flag of the slave ADC */</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_SLV        (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160; </div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/* Bit 23 AWD1_SLV: Analog watchdog 1 flag of the slave ADC */</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_SLV        (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160; </div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/* Bit 22 JEOS_SLV: End of injected sequence flag of the slave ADC */</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_SLV        (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/* Bit 21 JEOC_SLV: End of injected conversion flag of the slave ADC */</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_SLV        (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; </div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">/* Bit 20 OVR_SLV: Overrun flag of the slave ADC */</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_SLV         (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/* Bit 19 EOS_SLV: End of regular sequence flag of the slave ADC */</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_SLV         (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160; </div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/* Bit 18 EOC_SLV: End of regular conversion of the slave ADC */</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_SLV         (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* Bit 17 EOSMP_SLV: End of Sampling phase flag of the slave ADC */</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_SLV       (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160; </div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">/* Bit 16 ADRDY_SLV: Slave ADC ready */</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_SLV       (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/* Bit 10 JQOVF_MST: Injected Context Queue Overflow flag of the master ADC */</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_MST       (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160; </div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">/* Bit 9 AWD3_MST: Analog watchdog 3 flag of the master ADC */</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_MST        (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">/* Bit 8 AWD2_MST: Analog watchdog 2 flag of the master ADC */</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_MST        (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160; </div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">/* Bit 7 AWD1_MST: Analog watchdog 1 flag of the master ADC */</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_MST        (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/* Bit 6 JEOS_MST: End of injected sequence flag of the master ADC */</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_MST        (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160; </div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">/* Bit 5 JEOC_MST: End of injected conversion flag of the master ADC */</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_MST        (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160; </div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/* Bit 4 OVR_MST: Overrun flag of the master ADC */</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_MST         (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">/* Bit 3 EOS_MST: End of regular sequence flag of the master ADC */</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_MST         (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160; </div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">/* Bit 2 EOC_MST: End of regular conversion of the master ADC */</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_MST         (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160; </div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">/* Bit 1 EOSMP_MST: End of Sampling phase flag of the master ADC */</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_MST       (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160; </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/* Bit 0 ADRDY_MST: Master ADC ready */</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_MST       (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160; </div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160; </div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/*-------- ADC_CCR values ------------*/</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160; </div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">/* VBATEN: VBAT enable */</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define ADC_CCR_VBATEN          (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160; </div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">/* TSEN: Temperature sensor enable */</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN            (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160; </div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/* VREFEN: VREFINT enable */</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN          (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/* CKMODE[1:0]: ADC clock mode */</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_CKX      (0x0 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_DIV1     (0x1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_DIV2     (0x2 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_DIV4     (0x3 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; </div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_MASK     (0x3 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160; </div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/* MDMA[1:0]: Direct memory access mode for dual ADC mode */</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_DISABLE        (0x0 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/*#define ADC_CCR_MDMA_RESERVED     (0x1 &lt;&lt; 14)*/</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_12_10_BIT      (0x2 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_8_6_BIT        (0x3 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">/* DMACFG: DMA configuration (for dual ADC mode) */</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define ADC_CCR_DMACFG          (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160; </div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">/* DELAY: Delay between 2 sampling phases */</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_SHIFT     8</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/* DUAL[4:0]: Dual ADC mode selection */</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_SHIFT      0</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160; </div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160; </div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/*---------------- ADC_CDR values -----------------*/</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160; </div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/* Bits 31:16 RDATA_SLV[15:0]: Regular data of the slave ADC */</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/* Bits 15:0 RDATA_MST[15:0]: Regular data of the master ADC. */</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160; </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160; </div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;BEGIN_DECLS</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_ga51f01f6dedbcfc4231e0fc1d8943d956.html#ga51f01f6dedbcfc4231e0fc1d8943d956">adc_power_on</a>(uint32_t adc);</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga929c3401331118aecf2aba217d88a108.html#ga929c3401331118aecf2aba217d88a108">adc_off</a>(uint32_t adc);</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_gad184024fbe1151c8d15fb09aaaf05328.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a>(uint32_t adc);</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_gaffa5256174cec880eaea7d82a1caf968.html#gaffa5256174cec880eaea7d82a1caf968">adc_disable_analog_watchdog_regular</a>(uint32_t adc);</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_gab4cc03bbad2f235b9fb8ed1b89e24d25.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a>(uint32_t adc);</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_gac97660f8ac7f23bd22c5a867d86dc80c.html#gac97660f8ac7f23bd22c5a867d86dc80c">adc_disable_analog_watchdog_injected</a>(uint32_t adc);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga57b3c58283977a60ab7e94b33d502ef8.html#ga57b3c58283977a60ab7e94b33d502ef8">adc_enable_discontinuous_mode_regular</a>(uint32_t adc, uint8_t length);</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga3c7c004f76958f5b9d4c2f66dad7f8df.html#ga3c7c004f76958f5b9d4c2f66dad7f8df">adc_disable_discontinuous_mode_regular</a>(uint32_t adc);</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga214a9ead42c311498474678796e8e768.html#ga214a9ead42c311498474678796e8e768">adc_enable_discontinuous_mode_injected</a>(uint32_t adc);</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_gafe352fb7c779e3b540056f0dd926e8b3.html#gafe352fb7c779e3b540056f0dd926e8b3">adc_disable_discontinuous_mode_injected</a>(uint32_t adc);</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga9965805fdbb3e7dd26a1afed91cc4fd2.html#ga9965805fdbb3e7dd26a1afed91cc4fd2">adc_enable_automatic_injected_group_conversion</a>(uint32_t adc);</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga118817f8db889310eb249519d9b8ae39.html#ga118817f8db889310eb249519d9b8ae39">adc_disable_automatic_injected_group_conversion</a>(uint32_t adc);</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__wdg_ga756eb74470362394a05dacf33f3e647d.html#ga756eb74470362394a05dacf33f3e647d">adc_enable_analog_watchdog_on_all_channels</a>(uint32_t adc);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__wdg_gaa9eb8de391115811c37aa3d4438bf399.html#gaa9eb8de391115811c37aa3d4438bf399">adc_enable_analog_watchdog_on_selected_channel</a>(uint32_t adc,</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                            uint8_t channel);</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/*void adc_enable_scan_mode(uint32_t adc);*/</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/*void adc_disable_scan_mode(uint32_t adc);*/</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_gab2b359caa41226508e5414a9fdf18fcd.html#gab2b359caa41226508e5414a9fdf18fcd">adc_enable_eoc_interrupt_injected</a>(uint32_t adc);</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga59b482216ccaeeeaf22d7c5cfed7f3e2.html#ga59b482216ccaeeeaf22d7c5cfed7f3e2">adc_disable_eoc_interrupt_injected</a>(uint32_t adc);</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file_ga3cc0e3b399f20c12d730fa2e775df87e.html#ga3cc0e3b399f20c12d730fa2e775df87e">adc_enable_all_awd_interrupt</a>(uint32_t adc);</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file_ga7e529149692a0fdbe5bb9ad97b66093b.html#ga7e529149692a0fdbe5bb9ad97b66093b">adc_disable_all_awd_interrupt</a>(uint32_t adc);</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__interrupts_ga676a51c5de3ef536538c89d7cdab0e1c.html#ga676a51c5de3ef536538c89d7cdab0e1c">adc_enable_eoc_interrupt</a>(uint32_t adc);</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__interrupts_ga6cb3d778d07c0d1622a56fb2aa377ec8.html#ga6cb3d778d07c0d1622a56fb2aa377ec8">adc_disable_eoc_interrupt</a>(uint32_t adc);</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__result_ga0b3b2251b860a0370967c2ee326ad338.html#ga0b3b2251b860a0370967c2ee326ad338">adc_start_conversion_regular</a>(uint32_t adc);</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga4c58ab34f4fd19171b47c5b9165fa919.html#ga4c58ab34f4fd19171b47c5b9165fa919">adc_start_conversion_injected</a>(uint32_t adc);</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__trigger_gaf91d45a5dcbc9d884a9f878ff6323bbe.html#gaf91d45a5dcbc9d884a9f878ff6323bbe">adc_disable_external_trigger_regular</a>(uint32_t adc);</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga8b130efffc0025a70451ea3f26c714b6.html#ga8b130efffc0025a70451ea3f26c714b6">adc_disable_external_trigger_injected</a>(uint32_t adc);</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_ga87e3c678306379082761a3b096ab8ccb.html#ga87e3c678306379082761a3b096ab8ccb">adc_set_left_aligned</a>(uint32_t adc);</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_ga923b0eb25e1ba298000bdc80cab9702a.html#ga923b0eb25e1ba298000bdc80cab9702a">adc_set_right_aligned</a>(uint32_t adc);</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_gac33cd693a63bc2ae46110c758c49308f.html#gac33cd693a63bc2ae46110c758c49308f">adc_enable_dma</a>(uint32_t adc);</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_ga8743bf8b2acc4299a15480e2c5d0c54f.html#ga8743bf8b2acc4299a15480e2c5d0c54f">adc_disable_dma</a>(uint32_t adc);</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__opmode_ga366654c02369a57e3a79cb395966fbeb.html#ga366654c02369a57e3a79cb395966fbeb">adc_set_continuous_conversion_mode</a>(uint32_t adc);</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__opmode_ga3b730353f6e1bb97b546101edb6c80c0.html#ga3b730353f6e1bb97b546101edb6c80c0">adc_set_single_conversion_mode</a>(uint32_t adc);</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga0350c814893ca4055629da6498d1dfad.html#ga0350c814893ca4055629da6498d1dfad">adc_set_sample_time</a>(uint32_t adc, uint8_t channel, uint8_t time);</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_ga028c905528d6187936c2d2ed61967d73.html#ga028c905528d6187936c2d2ed61967d73">adc_set_sample_time_on_all_channels</a>(uint32_t adc, uint8_t time);</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__wdg_ga67518b54943940933f4515a2f3c6711f.html#ga67518b54943940933f4515a2f3c6711f">adc_set_watchdog_high_threshold</a>(uint32_t adc, uint8_t threshold);</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__wdg_ga9c2a0350f8adea9f8de783f2e7645559.html#ga9c2a0350f8adea9f8de783f2e7645559">adc_set_watchdog_low_threshold</a>(uint32_t adc, uint8_t threshold);</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_gace14daa8c089f21f710eeeebce100227.html#gace14daa8c089f21f710eeeebce100227">adc_set_regular_sequence</a>(uint32_t adc, uint8_t length, uint8_t channel[]);</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga63cd6fdcf7156d16992b278a25acf27e.html#ga63cd6fdcf7156d16992b278a25acf27e">adc_set_injected_sequence</a>(uint32_t adc, uint8_t length, uint8_t channel[]);</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__adc__api__result_gaf297c53a2e00673df5b85eeb87683ba2.html#gaf297c53a2e00673df5b85eeb87683ba2">adc_eoc</a>(uint32_t adc);</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__adc__defines_gad2a065923adced21827480f124ff4a61.html#gad2a065923adced21827480f124ff4a61">adc_eoc_injected</a>(uint32_t adc);</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;uint32_t <a class="code" href="group__adc__api__result_ga52c4b90afb2a3aa032794342b8eaf38e.html#ga52c4b90afb2a3aa032794342b8eaf38e">adc_read_regular</a>(uint32_t adc);</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;uint32_t <a class="code" href="group__adc__defines_gab96e1ce8d28ce696dc70e231a8da936e.html#gab96e1ce8d28ce696dc70e231a8da936e">adc_read_injected</a>(uint32_t adc, uint8_t reg);</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_gac3af5b84c1af074f2c9de07b0ed73470.html#gac3af5b84c1af074f2c9de07b0ed73470">adc_set_injected_offset</a>(uint32_t adc, uint8_t reg, uint32_t offset);</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160; </div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file_ga84de145d34b425fda2854ce2d0797c71.html#ga84de145d34b425fda2854ce2d0797c71">adc_set_clk_prescale</a>(uint32_t prescaler);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file_ga78cb8303ee1036a3c8019c5653390ea1.html#ga78cb8303ee1036a3c8019c5653390ea1">adc_set_multi_mode</a>(uint32_t mode);</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__trigger_ga76c6bccdcf0c0c25bacd9aef5aa41802.html#ga76c6bccdcf0c0c25bacd9aef5aa41802">adc_enable_external_trigger_regular</a>(uint32_t adc, uint32_t trigger,</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                     uint32_t polarity);</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__defines_ga7089ba2bbbb3a1836535b74bf2f9dd55.html#ga7089ba2bbbb3a1836535b74bf2f9dd55">adc_enable_external_trigger_injected</a>(uint32_t adc, uint32_t trigger,</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                      uint32_t polarity);</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_ga459708aeaf8e709264c4b96fed706ae3.html#ga459708aeaf8e709264c4b96fed706ae3">adc_set_resolution</a>(uint32_t adc, uint16_t resolution);</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__interrupts_ga9f618863d8b3ae15dc18035ce894e746.html#ga9f618863d8b3ae15dc18035ce894e746">adc_enable_overrun_interrupt</a>(uint32_t adc);</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__interrupts_ga154b9e664c58d05e70fb194f9457a61e.html#ga154b9e664c58d05e70fb194f9457a61e">adc_disable_overrun_interrupt</a>(uint32_t adc);</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__adc__api__interrupts_gad8748ca84ef6a2301ea78d0a88bdb177.html#gad8748ca84ef6a2301ea78d0a88bdb177">adc_get_overrun_flag</a>(uint32_t adc);</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__interrupts_ga397913c6f9e83653e20fd54233a77dac.html#ga397913c6f9e83653e20fd54233a77dac">adc_clear_overrun_flag</a>(uint32_t adc);</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__adc__file_gaaecf7b26e7d55235fa4e99c93fc4da9d.html#gaaecf7b26e7d55235fa4e99c93fc4da9d">adc_awd</a>(uint32_t adc);</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file_ga7d5d9107ff8181171c5cf5c76b971fff.html#ga7d5d9107ff8181171c5cf5c76b971fff">adc_eoc_after_each</a>(uint32_t adc);</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file_gac297992b6d3f1162330dcc84e3245318.html#gac297992b6d3f1162330dcc84e3245318">adc_eoc_after_group</a>(uint32_t adc);</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/*void adc_set_dma_continue(uint32_t adc);*/</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/*void adc_set_dma_terminate(uint32_t adc);*/</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_ga7728b2073c9f35ec8dc86e4464a80d14.html#ga7728b2073c9f35ec8dc86e4464a80d14">adc_enable_temperature_sensor</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__api__config_ga0c63fddac8988654e5c84f318387d2dd.html#ga0c63fddac8988654e5c84f318387d2dd">adc_disable_temperature_sensor</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160; </div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;END_DECLS</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160; </div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160; </div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__adc__api__opmode_ga366654c02369a57e3a79cb395966fbeb_html_ga366654c02369a57e3a79cb395966fbeb"><div class="ttname"><a href="group__adc__api__opmode_ga366654c02369a57e3a79cb395966fbeb.html#ga366654c02369a57e3a79cb395966fbeb">adc_set_continuous_conversion_mode</a></div><div class="ttdeci">BEGIN_DECLS void adc_set_continuous_conversion_mode(uint32_t adc)</div><div class="ttdoc">ADC Enable Continuous Conversion Mode.</div><div class="ttdef"><b>Definition:</b> adc.c:57</div></div>
<div class="ttc" id="agroup__adc__api__result_ga52c4b90afb2a3aa032794342b8eaf38e_html_ga52c4b90afb2a3aa032794342b8eaf38e"><div class="ttname"><a href="group__adc__api__result_ga52c4b90afb2a3aa032794342b8eaf38e.html#ga52c4b90afb2a3aa032794342b8eaf38e">adc_read_regular</a></div><div class="ttdeci">uint32_t adc_read_regular(uint32_t adc)</div><div class="ttdoc">ADC Read from the Regular Conversion Result Register.</div><div class="ttdef"><b>Definition:</b> adc.c:230</div></div>
<div class="ttc" id="agroup__adc__defines_ga59b482216ccaeeeaf22d7c5cfed7f3e2_html_ga59b482216ccaeeeaf22d7c5cfed7f3e2"><div class="ttname"><a href="group__adc__defines_ga59b482216ccaeeeaf22d7c5cfed7f3e2.html#ga59b482216ccaeeeaf22d7c5cfed7f3e2">adc_disable_eoc_interrupt_injected</a></div><div class="ttdeci">void adc_disable_eoc_interrupt_injected(uint32_t adc)</div><div class="ttdoc">ADC Disable Injected End-Of-Conversion Interrupt.</div><div class="ttdef"><b>Definition:</b> adc.c:552</div></div>
<div class="ttc" id="agroup__adc__api__result_gaf297c53a2e00673df5b85eeb87683ba2_html_gaf297c53a2e00673df5b85eeb87683ba2"><div class="ttname"><a href="group__adc__api__result_gaf297c53a2e00673df5b85eeb87683ba2.html#gaf297c53a2e00673df5b85eeb87683ba2">adc_eoc</a></div><div class="ttdeci">bool adc_eoc(uint32_t adc)</div><div class="ttdoc">ADC Read the End-of-Conversion Flag.</div><div class="ttdef"><b>Definition:</b> adc.c:214</div></div>
<div class="ttc" id="agroup__adc__api__trigger_ga76c6bccdcf0c0c25bacd9aef5aa41802_html_ga76c6bccdcf0c0c25bacd9aef5aa41802"><div class="ttname"><a href="group__adc__api__trigger_ga76c6bccdcf0c0c25bacd9aef5aa41802.html#ga76c6bccdcf0c0c25bacd9aef5aa41802">adc_enable_external_trigger_regular</a></div><div class="ttdeci">void adc_enable_external_trigger_regular(uint32_t adc, uint32_t trigger, uint32_t polarity)</div><div class="ttdoc">ADC Enable an External Trigger for Regular Channels.</div><div class="ttdef"><b>Definition:</b> adc.c:261</div></div>
<div class="ttc" id="agroup__adc__defines_gaffa5256174cec880eaea7d82a1caf968_html_gaffa5256174cec880eaea7d82a1caf968"><div class="ttname"><a href="group__adc__defines_gaffa5256174cec880eaea7d82a1caf968.html#gaffa5256174cec880eaea7d82a1caf968">adc_disable_analog_watchdog_regular</a></div><div class="ttdeci">void adc_disable_analog_watchdog_regular(uint32_t adc)</div><div class="ttdoc">ADC Disable Analog Watchdog for Regular Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:325</div></div>
<div class="ttc" id="agroup__adc__defines_ga8b130efffc0025a70451ea3f26c714b6_html_ga8b130efffc0025a70451ea3f26c714b6"><div class="ttname"><a href="group__adc__defines_ga8b130efffc0025a70451ea3f26c714b6.html#ga8b130efffc0025a70451ea3f26c714b6">adc_disable_external_trigger_injected</a></div><div class="ttdeci">void adc_disable_external_trigger_injected(uint32_t adc)</div><div class="ttdoc">ADC Disable an External Trigger for Injected Channels.</div><div class="ttdef"><b>Definition:</b> adc.c:785</div></div>
<div class="ttc" id="agroup__adc__api__config_ga459708aeaf8e709264c4b96fed706ae3_html_ga459708aeaf8e709264c4b96fed706ae3"><div class="ttname"><a href="group__adc__api__config_ga459708aeaf8e709264c4b96fed706ae3.html#ga459708aeaf8e709264c4b96fed706ae3">adc_set_resolution</a></div><div class="ttdeci">void adc_set_resolution(uint32_t adc, uint16_t resolution)</div><div class="ttdoc">ADC Set Resolution.</div><div class="ttdef"><b>Definition:</b> adc.c:582</div></div>
<div class="ttc" id="agroup__adc__defines_gab4cc03bbad2f235b9fb8ed1b89e24d25_html_gab4cc03bbad2f235b9fb8ed1b89e24d25"><div class="ttname"><a href="group__adc__defines_gab4cc03bbad2f235b9fb8ed1b89e24d25.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a></div><div class="ttdeci">void adc_enable_analog_watchdog_injected(uint32_t adc)</div><div class="ttdoc">ADC Enable Analog Watchdog for Injected Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:341</div></div>
<div class="ttc" id="agroup__adc__file_ga7d5d9107ff8181171c5cf5c76b971fff_html_ga7d5d9107ff8181171c5cf5c76b971fff"><div class="ttname"><a href="group__adc__file_ga7d5d9107ff8181171c5cf5c76b971fff.html#ga7d5d9107ff8181171c5cf5c76b971fff">adc_eoc_after_each</a></div><div class="ttdeci">void adc_eoc_after_each(uint32_t adc)</div><div class="ttdoc">ADC Enable an EOC for Each Conversion.</div><div class="ttdef"><b>Definition:</b> adc.c:1043</div></div>
<div class="ttc" id="agroup__adc__api__wdg_ga67518b54943940933f4515a2f3c6711f_html_ga67518b54943940933f4515a2f3c6711f"><div class="ttname"><a href="group__adc__api__wdg_ga67518b54943940933f4515a2f3c6711f.html#ga67518b54943940933f4515a2f3c6711f">adc_set_watchdog_high_threshold</a></div><div class="ttdeci">void adc_set_watchdog_high_threshold(uint32_t adc, uint8_t threshold)</div><div class="ttdoc">ADC Set Analog Watchdog Upper Threshold.</div><div class="ttdef"><b>Definition:</b> adc.c:814</div></div>
<div class="ttc" id="agroup__adc__defines_gad184024fbe1151c8d15fb09aaaf05328_html_gad184024fbe1151c8d15fb09aaaf05328"><div class="ttname"><a href="group__adc__defines_gad184024fbe1151c8d15fb09aaaf05328.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a></div><div class="ttdeci">void adc_enable_analog_watchdog_regular(uint32_t adc)</div><div class="ttdoc">ADC Enable Analog Watchdog for Regular Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:313</div></div>
<div class="ttc" id="agroup__adc__api__wdg_ga9c2a0350f8adea9f8de783f2e7645559_html_ga9c2a0350f8adea9f8de783f2e7645559"><div class="ttname"><a href="group__adc__api__wdg_ga9c2a0350f8adea9f8de783f2e7645559.html#ga9c2a0350f8adea9f8de783f2e7645559">adc_set_watchdog_low_threshold</a></div><div class="ttdeci">void adc_set_watchdog_low_threshold(uint32_t adc, uint8_t threshold)</div><div class="ttdoc">ADC Set Analog Watchdog Lower Threshold.</div><div class="ttdef"><b>Definition:</b> adc.c:826</div></div>
<div class="ttc" id="agroup__adc__api__config_ga0c63fddac8988654e5c84f318387d2dd_html_ga0c63fddac8988654e5c84f318387d2dd"><div class="ttname"><a href="group__adc__api__config_ga0c63fddac8988654e5c84f318387d2dd.html#ga0c63fddac8988654e5c84f318387d2dd">adc_disable_temperature_sensor</a></div><div class="ttdeci">void adc_disable_temperature_sensor(void)</div><div class="ttdoc">ADC Disable The Temperature Sensor.</div><div class="ttdef"><b>Definition:</b> adc.c:649</div></div>
<div class="ttc" id="agroup__adc__defines_ga63cd6fdcf7156d16992b278a25acf27e_html_ga63cd6fdcf7156d16992b278a25acf27e"><div class="ttname"><a href="group__adc__defines_ga63cd6fdcf7156d16992b278a25acf27e.html#ga63cd6fdcf7156d16992b278a25acf27e">adc_set_injected_sequence</a></div><div class="ttdeci">void adc_set_injected_sequence(uint32_t adc, uint8_t length, uint8_t channel[])</div><div class="ttdoc">ADC Set an Injected Channel Conversion Sequence.</div><div class="ttdef"><b>Definition:</b> adc.c:1089</div></div>
<div class="ttc" id="agroup__adc__defines_ga9965805fdbb3e7dd26a1afed91cc4fd2_html_ga9965805fdbb3e7dd26a1afed91cc4fd2"><div class="ttname"><a href="group__adc__defines_ga9965805fdbb3e7dd26a1afed91cc4fd2.html#ga9965805fdbb3e7dd26a1afed91cc4fd2">adc_enable_automatic_injected_group_conversion</a></div><div class="ttdeci">void adc_enable_automatic_injected_group_conversion(uint32_t adc)</div><div class="ttdoc">ADC Enable Automatic Injected Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:435</div></div>
<div class="ttc" id="agroup__adc__api__config_gac33cd693a63bc2ae46110c758c49308f_html_gac33cd693a63bc2ae46110c758c49308f"><div class="ttname"><a href="group__adc__api__config_gac33cd693a63bc2ae46110c758c49308f.html#gac33cd693a63bc2ae46110c758c49308f">adc_enable_dma</a></div><div class="ttdeci">void adc_enable_dma(uint32_t adc)</div><div class="ttdoc">ADC Enable DMA Transfers.</div><div class="ttdef"><b>Definition:</b> adc.c:615</div></div>
<div class="ttc" id="agroup__adc__file_ga3cc0e3b399f20c12d730fa2e775df87e_html_ga3cc0e3b399f20c12d730fa2e775df87e"><div class="ttname"><a href="group__adc__file_ga3cc0e3b399f20c12d730fa2e775df87e.html#ga3cc0e3b399f20c12d730fa2e775df87e">adc_enable_all_awd_interrupt</a></div><div class="ttdeci">void adc_enable_all_awd_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Enable Analog Watchdog Interrupt.</div><div class="ttdef"><b>Definition:</b> adc.c:376</div></div>
<div class="ttc" id="agroup__adc__api__config_ga51f01f6dedbcfc4231e0fc1d8943d956_html_ga51f01f6dedbcfc4231e0fc1d8943d956"><div class="ttname"><a href="group__adc__api__config_ga51f01f6dedbcfc4231e0fc1d8943d956.html#ga51f01f6dedbcfc4231e0fc1d8943d956">adc_power_on</a></div><div class="ttdeci">void adc_power_on(uint32_t adc)</div><div class="ttdoc">ADC Power On.</div><div class="ttdef"><b>Definition:</b> adc.c:487</div></div>
<div class="ttc" id="agroup__adc__defines_ga3c7c004f76958f5b9d4c2f66dad7f8df_html_ga3c7c004f76958f5b9d4c2f66dad7f8df"><div class="ttname"><a href="group__adc__defines_ga3c7c004f76958f5b9d4c2f66dad7f8df.html#ga3c7c004f76958f5b9d4c2f66dad7f8df">adc_disable_discontinuous_mode_regular</a></div><div class="ttdeci">void adc_disable_discontinuous_mode_regular(uint32_t adc)</div><div class="ttdoc">ADC Disable Discontinuous Mode for Regular Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:391</div></div>
<div class="ttc" id="agroup__adc__api__result_ga0b3b2251b860a0370967c2ee326ad338_html_ga0b3b2251b860a0370967c2ee326ad338"><div class="ttname"><a href="group__adc__api__result_ga0b3b2251b860a0370967c2ee326ad338.html#ga0b3b2251b860a0370967c2ee326ad338">adc_start_conversion_regular</a></div><div class="ttdeci">void adc_start_conversion_regular(uint32_t adc)</div><div class="ttdoc">ADC Software Triggered Conversion on Regular Channels.</div><div class="ttdef"><b>Definition:</b> adc.c:195</div></div>
<div class="ttc" id="agroup__adc__api__opmode_ga3b730353f6e1bb97b546101edb6c80c0_html_ga3b730353f6e1bb97b546101edb6c80c0"><div class="ttname"><a href="group__adc__api__opmode_ga3b730353f6e1bb97b546101edb6c80c0.html#ga3b730353f6e1bb97b546101edb6c80c0">adc_set_single_conversion_mode</a></div><div class="ttdeci">void adc_set_single_conversion_mode(uint32_t adc)</div><div class="ttdoc">ADC Enable Single Conversion Mode.</div><div class="ttdef"><b>Definition:</b> adc.c:71</div></div>
<div class="ttc" id="agroup__adc__file_gaaecf7b26e7d55235fa4e99c93fc4da9d_html_gaaecf7b26e7d55235fa4e99c93fc4da9d"><div class="ttname"><a href="group__adc__file_gaaecf7b26e7d55235fa4e99c93fc4da9d.html#gaaecf7b26e7d55235fa4e99c93fc4da9d">adc_awd</a></div><div class="ttdeci">bool adc_awd(uint32_t adc)</div><div class="ttdoc">ADC Set DMA to Continue.</div><div class="ttdef"><b>Definition:</b> adc.c:1109</div></div>
<div class="ttc" id="agroup__adc__api__config_ga87e3c678306379082761a3b096ab8ccb_html_ga87e3c678306379082761a3b096ab8ccb"><div class="ttname"><a href="group__adc__api__config_ga87e3c678306379082761a3b096ab8ccb.html#ga87e3c678306379082761a3b096ab8ccb">adc_set_left_aligned</a></div><div class="ttdeci">void adc_set_left_aligned(uint32_t adc)</div><div class="ttdoc">ADC Set the Data as Left Aligned.</div><div class="ttdef"><b>Definition:</b> adc.c:593</div></div>
<div class="ttc" id="agroup__adc__defines_gab96e1ce8d28ce696dc70e231a8da936e_html_gab96e1ce8d28ce696dc70e231a8da936e"><div class="ttname"><a href="group__adc__defines_gab96e1ce8d28ce696dc70e231a8da936e.html#gab96e1ce8d28ce696dc70e231a8da936e">adc_read_injected</a></div><div class="ttdeci">uint32_t adc_read_injected(uint32_t adc, uint8_t reg)</div><div class="ttdoc">ADC Read from an Injected Conversion Result Register.</div><div class="ttdef"><b>Definition:</b> adc.c:256</div></div>
<div class="ttc" id="agroup__adc__api__wdg_ga756eb74470362394a05dacf33f3e647d_html_ga756eb74470362394a05dacf33f3e647d"><div class="ttname"><a href="group__adc__api__wdg_ga756eb74470362394a05dacf33f3e647d.html#ga756eb74470362394a05dacf33f3e647d">adc_enable_analog_watchdog_on_all_channels</a></div><div class="ttdeci">void adc_enable_analog_watchdog_on_all_channels(uint32_t adc)</div><div class="ttdoc">ADC Enable Analog Watchdog for All Channels.</div><div class="ttdef"><b>Definition:</b> adc.c:776</div></div>
<div class="ttc" id="agroup__adc__api__interrupts_ga9f618863d8b3ae15dc18035ce894e746_html_ga9f618863d8b3ae15dc18035ce894e746"><div class="ttname"><a href="group__adc__api__interrupts_ga9f618863d8b3ae15dc18035ce894e746.html#ga9f618863d8b3ae15dc18035ce894e746">adc_enable_overrun_interrupt</a></div><div class="ttdeci">void adc_enable_overrun_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Enable the Overrun Interrupt.</div><div class="ttdef"><b>Definition:</b> adc.c:350</div></div>
<div class="ttc" id="agroup__adc__defines_ga118817f8db889310eb249519d9b8ae39_html_ga118817f8db889310eb249519d9b8ae39"><div class="ttname"><a href="group__adc__defines_ga118817f8db889310eb249519d9b8ae39.html#ga118817f8db889310eb249519d9b8ae39">adc_disable_automatic_injected_group_conversion</a></div><div class="ttdeci">void adc_disable_automatic_injected_group_conversion(uint32_t adc)</div><div class="ttdoc">ADC Disable Automatic Injected Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:448</div></div>
<div class="ttc" id="agroup__adc__defines_gac3af5b84c1af074f2c9de07b0ed73470_html_gac3af5b84c1af074f2c9de07b0ed73470"><div class="ttname"><a href="group__adc__defines_gac3af5b84c1af074f2c9de07b0ed73470.html#gac3af5b84c1af074f2c9de07b0ed73470">adc_set_injected_offset</a></div><div class="ttdeci">void adc_set_injected_offset(uint32_t adc, uint8_t reg, uint32_t offset)</div><div class="ttdoc">ADC Set the Injected Channel Data Offset.</div><div class="ttdef"><b>Definition:</b> adc.c:284</div></div>
<div class="ttc" id="agroup__adc__api__config_ga923b0eb25e1ba298000bdc80cab9702a_html_ga923b0eb25e1ba298000bdc80cab9702a"><div class="ttname"><a href="group__adc__api__config_ga923b0eb25e1ba298000bdc80cab9702a.html#ga923b0eb25e1ba298000bdc80cab9702a">adc_set_right_aligned</a></div><div class="ttdeci">void adc_set_right_aligned(uint32_t adc)</div><div class="ttdoc">ADC Set the Data as Right Aligned.</div><div class="ttdef"><b>Definition:</b> adc.c:604</div></div>
<div class="ttc" id="agroup__adc__api__interrupts_ga676a51c5de3ef536538c89d7cdab0e1c_html_ga676a51c5de3ef536538c89d7cdab0e1c"><div class="ttname"><a href="group__adc__api__interrupts_ga676a51c5de3ef536538c89d7cdab0e1c.html#ga676a51c5de3ef536538c89d7cdab0e1c">adc_enable_eoc_interrupt</a></div><div class="ttdeci">void adc_enable_eoc_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Enable Regular End-Of-Conversion Interrupt.</div><div class="ttdef"><b>Definition:</b> adc.c:436</div></div>
<div class="ttc" id="agroup__adc__defines_gafe352fb7c779e3b540056f0dd926e8b3_html_gafe352fb7c779e3b540056f0dd926e8b3"><div class="ttname"><a href="group__adc__defines_gafe352fb7c779e3b540056f0dd926e8b3.html#gafe352fb7c779e3b540056f0dd926e8b3">adc_disable_discontinuous_mode_injected</a></div><div class="ttdeci">void adc_disable_discontinuous_mode_injected(uint32_t adc)</div><div class="ttdoc">ADC Disable Discontinuous Mode for Injected Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:419</div></div>
<div class="ttc" id="agroup__adc__api__wdg_gaa9eb8de391115811c37aa3d4438bf399_html_gaa9eb8de391115811c37aa3d4438bf399"><div class="ttname"><a href="group__adc__api__wdg_gaa9eb8de391115811c37aa3d4438bf399.html#gaa9eb8de391115811c37aa3d4438bf399">adc_enable_analog_watchdog_on_selected_channel</a></div><div class="ttdeci">void adc_enable_analog_watchdog_on_selected_channel(uint32_t adc, uint8_t chan)</div><div class="ttdoc">ADC Enable Analog Watchdog for a Selected Channel.</div><div class="ttdef"><b>Definition:</b> adc.c:789</div></div>
<div class="ttc" id="agroup__adc__api__interrupts_ga397913c6f9e83653e20fd54233a77dac_html_ga397913c6f9e83653e20fd54233a77dac"><div class="ttname"><a href="group__adc__api__interrupts_ga397913c6f9e83653e20fd54233a77dac.html#ga397913c6f9e83653e20fd54233a77dac">adc_clear_overrun_flag</a></div><div class="ttdeci">void adc_clear_overrun_flag(uint32_t adc)</div><div class="ttdoc">ADC Clear Overrun Flags.</div><div class="ttdef"><b>Definition:</b> adc.c:392</div></div>
<div class="ttc" id="agroup__adc__file_ga78cb8303ee1036a3c8019c5653390ea1_html_ga78cb8303ee1036a3c8019c5653390ea1"><div class="ttname"><a href="group__adc__file_ga78cb8303ee1036a3c8019c5653390ea1.html#ga78cb8303ee1036a3c8019c5653390ea1">adc_set_multi_mode</a></div><div class="ttdeci">void adc_set_multi_mode(uint32_t mode)</div><div class="ttdoc">ADC Set Dual/Triple Mode.</div><div class="ttdef"><b>Definition:</b> adc.c:871</div></div>
<div class="ttc" id="agroup__adc__api__config_ga8743bf8b2acc4299a15480e2c5d0c54f_html_ga8743bf8b2acc4299a15480e2c5d0c54f"><div class="ttname"><a href="group__adc__api__config_ga8743bf8b2acc4299a15480e2c5d0c54f.html#ga8743bf8b2acc4299a15480e2c5d0c54f">adc_disable_dma</a></div><div class="ttdeci">void adc_disable_dma(uint32_t adc)</div><div class="ttdoc">ADC Disable DMA Transfers.</div><div class="ttdef"><b>Definition:</b> adc.c:626</div></div>
<div class="ttc" id="agroup__adc__defines_ga7089ba2bbbb3a1836535b74bf2f9dd55_html_ga7089ba2bbbb3a1836535b74bf2f9dd55"><div class="ttname"><a href="group__adc__defines_ga7089ba2bbbb3a1836535b74bf2f9dd55.html#ga7089ba2bbbb3a1836535b74bf2f9dd55">adc_enable_external_trigger_injected</a></div><div class="ttdeci">void adc_enable_external_trigger_injected(uint32_t adc, uint32_t trigger)</div><div class="ttdoc">ADC Enable an External Trigger for Injected Channels.</div><div class="ttdef"><b>Definition:</b> adc.c:767</div></div>
<div class="ttc" id="agroup__adc__defines_ga4c58ab34f4fd19171b47c5b9165fa919_html_ga4c58ab34f4fd19171b47c5b9165fa919"><div class="ttname"><a href="group__adc__defines_ga4c58ab34f4fd19171b47c5b9165fa919.html#ga4c58ab34f4fd19171b47c5b9165fa919">adc_start_conversion_injected</a></div><div class="ttdeci">void adc_start_conversion_injected(uint32_t adc)</div><div class="ttdoc">ADC Software Triggered Conversion on Injected Channels.</div><div class="ttdef"><b>Definition:</b> adc.c:674</div></div>
<div class="ttc" id="agroup__adc__defines_ga0350c814893ca4055629da6498d1dfad_html_ga0350c814893ca4055629da6498d1dfad"><div class="ttname"><a href="group__adc__defines_ga0350c814893ca4055629da6498d1dfad.html#ga0350c814893ca4055629da6498d1dfad">adc_set_sample_time</a></div><div class="ttdeci">void adc_set_sample_time(uint32_t adc, uint8_t channel, uint8_t time)</div><div class="ttdoc">ADC Set the Sample Time for a Single Channel.</div><div class="ttdef"><b>Definition:</b> adc.c:956</div></div>
<div class="ttc" id="agroup__adc__defines_gac97660f8ac7f23bd22c5a867d86dc80c_html_gac97660f8ac7f23bd22c5a867d86dc80c"><div class="ttname"><a href="group__adc__defines_gac97660f8ac7f23bd22c5a867d86dc80c.html#gac97660f8ac7f23bd22c5a867d86dc80c">adc_disable_analog_watchdog_injected</a></div><div class="ttdeci">void adc_disable_analog_watchdog_injected(uint32_t adc)</div><div class="ttdoc">ADC Disable Analog Watchdog for Injected Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:353</div></div>
<div class="ttc" id="agroup__adc__defines_ga929c3401331118aecf2aba217d88a108_html_ga929c3401331118aecf2aba217d88a108"><div class="ttname"><a href="group__adc__defines_ga929c3401331118aecf2aba217d88a108.html#ga929c3401331118aecf2aba217d88a108">adc_off</a></div><div class="ttdeci">void adc_off(uint32_t adc)</div><div class="ttdoc">ADC Off.</div><div class="ttdef"><b>Definition:</b> adc.c:939</div></div>
<div class="ttc" id="agroup__adc__defines_ga57b3c58283977a60ab7e94b33d502ef8_html_ga57b3c58283977a60ab7e94b33d502ef8"><div class="ttname"><a href="group__adc__defines_ga57b3c58283977a60ab7e94b33d502ef8.html#ga57b3c58283977a60ab7e94b33d502ef8">adc_enable_discontinuous_mode_regular</a></div><div class="ttdeci">void adc_enable_discontinuous_mode_regular(uint32_t adc, uint8_t length)</div><div class="ttdoc">ADC Enable Discontinuous Mode for Regular Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:375</div></div>
<div class="ttc" id="agroup__adc__defines_gad2a065923adced21827480f124ff4a61_html_gad2a065923adced21827480f124ff4a61"><div class="ttname"><a href="group__adc__defines_gad2a065923adced21827480f124ff4a61.html#gad2a065923adced21827480f124ff4a61">adc_eoc_injected</a></div><div class="ttdeci">bool adc_eoc_injected(uint32_t adc)</div><div class="ttdoc">ADC Read the End-of-Conversion Flag for Injected Conversion.</div><div class="ttdef"><b>Definition:</b> adc.c:220</div></div>
<div class="ttc" id="agroup__adc__api__interrupts_ga6cb3d778d07c0d1622a56fb2aa377ec8_html_ga6cb3d778d07c0d1622a56fb2aa377ec8"><div class="ttname"><a href="group__adc__api__interrupts_ga6cb3d778d07c0d1622a56fb2aa377ec8.html#ga6cb3d778d07c0d1622a56fb2aa377ec8">adc_disable_eoc_interrupt</a></div><div class="ttdeci">void adc_disable_eoc_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Disable Regular End-Of-Conversion Interrupt.</div><div class="ttdef"><b>Definition:</b> adc.c:447</div></div>
<div class="ttc" id="agroup__adc__api__interrupts_ga154b9e664c58d05e70fb194f9457a61e_html_ga154b9e664c58d05e70fb194f9457a61e"><div class="ttname"><a href="group__adc__api__interrupts_ga154b9e664c58d05e70fb194f9457a61e.html#ga154b9e664c58d05e70fb194f9457a61e">adc_disable_overrun_interrupt</a></div><div class="ttdeci">void adc_disable_overrun_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Disable the Overrun Interrupt.</div><div class="ttdef"><b>Definition:</b> adc.c:361</div></div>
<div class="ttc" id="agroup__adc__api__config_ga028c905528d6187936c2d2ed61967d73_html_ga028c905528d6187936c2d2ed61967d73"><div class="ttname"><a href="group__adc__api__config_ga028c905528d6187936c2d2ed61967d73.html#ga028c905528d6187936c2d2ed61967d73">adc_set_sample_time_on_all_channels</a></div><div class="ttdeci">void adc_set_sample_time_on_all_channels(uint32_t adc, uint8_t time)</div><div class="ttdoc">ADC Set the Sample Time for All Channels.</div><div class="ttdef"><b>Definition:</b> adc.c:567</div></div>
<div class="ttc" id="agroup__adc__file_ga7e529149692a0fdbe5bb9ad97b66093b_html_ga7e529149692a0fdbe5bb9ad97b66093b"><div class="ttname"><a href="group__adc__file_ga7e529149692a0fdbe5bb9ad97b66093b.html#ga7e529149692a0fdbe5bb9ad97b66093b">adc_disable_all_awd_interrupt</a></div><div class="ttdeci">void adc_disable_all_awd_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Disable Analog Watchdog Interrupt.</div><div class="ttdef"><b>Definition:</b> adc.c:390</div></div>
<div class="ttc" id="agroup__adc__defines_gab2b359caa41226508e5414a9fdf18fcd_html_gab2b359caa41226508e5414a9fdf18fcd"><div class="ttname"><a href="group__adc__defines_gab2b359caa41226508e5414a9fdf18fcd.html#gab2b359caa41226508e5414a9fdf18fcd">adc_enable_eoc_interrupt_injected</a></div><div class="ttdeci">void adc_enable_eoc_interrupt_injected(uint32_t adc)</div><div class="ttdoc">ADC Enable Injected End-Of-Conversion Interrupt.</div><div class="ttdef"><b>Definition:</b> adc.c:540</div></div>
<div class="ttc" id="agroup__adc__file_gac297992b6d3f1162330dcc84e3245318_html_gac297992b6d3f1162330dcc84e3245318"><div class="ttname"><a href="group__adc__file_gac297992b6d3f1162330dcc84e3245318.html#gac297992b6d3f1162330dcc84e3245318">adc_eoc_after_group</a></div><div class="ttdeci">void adc_eoc_after_group(uint32_t adc)</div><div class="ttdoc">ADC Disable the EOC for Each Conversion.</div><div class="ttdef"><b>Definition:</b> adc.c:1058</div></div>
<div class="ttc" id="agroup__adc__defines_ga214a9ead42c311498474678796e8e768_html_ga214a9ead42c311498474678796e8e768"><div class="ttname"><a href="group__adc__defines_ga214a9ead42c311498474678796e8e768.html#ga214a9ead42c311498474678796e8e768">adc_enable_discontinuous_mode_injected</a></div><div class="ttdeci">void adc_enable_discontinuous_mode_injected(uint32_t adc)</div><div class="ttdoc">ADC Enable Discontinuous Mode for Injected Conversions.</div><div class="ttdef"><b>Definition:</b> adc.c:407</div></div>
<div class="ttc" id="agroup__adc__api__config_gace14daa8c089f21f710eeeebce100227_html_gace14daa8c089f21f710eeeebce100227"><div class="ttname"><a href="group__adc__api__config_gace14daa8c089f21f710eeeebce100227.html#gace14daa8c089f21f710eeeebce100227">adc_set_regular_sequence</a></div><div class="ttdeci">void adc_set_regular_sequence(uint32_t adc, uint8_t length, uint8_t channel[])</div><div class="ttdoc">ADC Set a Regular Channel Conversion Sequence.</div><div class="ttdef"><b>Definition:</b> adc.c:523</div></div>
<div class="ttc" id="agroup__adc__api__interrupts_gad8748ca84ef6a2301ea78d0a88bdb177_html_gad8748ca84ef6a2301ea78d0a88bdb177"><div class="ttname"><a href="group__adc__api__interrupts_gad8748ca84ef6a2301ea78d0a88bdb177.html#gad8748ca84ef6a2301ea78d0a88bdb177">adc_get_overrun_flag</a></div><div class="ttdeci">bool adc_get_overrun_flag(uint32_t adc)</div><div class="ttdoc">ADC Read the Overrun Flag.</div><div class="ttdef"><b>Definition:</b> adc.c:376</div></div>
<div class="ttc" id="agroup__adc__file_ga84de145d34b425fda2854ce2d0797c71_html_ga84de145d34b425fda2854ce2d0797c71"><div class="ttname"><a href="group__adc__file_ga84de145d34b425fda2854ce2d0797c71.html#ga84de145d34b425fda2854ce2d0797c71">adc_set_clk_prescale</a></div><div class="ttdeci">void adc_set_clk_prescale(uint32_t prescaler)</div><div class="ttdoc">ADC Set Clock Prescale.</div><div class="ttdef"><b>Definition:</b> adc.c:853</div></div>
<div class="ttc" id="agroup__adc__api__trigger_gaf91d45a5dcbc9d884a9f878ff6323bbe_html_gaf91d45a5dcbc9d884a9f878ff6323bbe"><div class="ttname"><a href="group__adc__api__trigger_gaf91d45a5dcbc9d884a9f878ff6323bbe.html#gaf91d45a5dcbc9d884a9f878ff6323bbe">adc_disable_external_trigger_regular</a></div><div class="ttdeci">void adc_disable_external_trigger_regular(uint32_t adc)</div><div class="ttdoc">ADC Disable an External Trigger for Regular Channels.</div><div class="ttdef"><b>Definition:</b> adc.c:274</div></div>
<div class="ttc" id="agroup__adc__api__config_ga7728b2073c9f35ec8dc86e4464a80d14_html_ga7728b2073c9f35ec8dc86e4464a80d14"><div class="ttname"><a href="group__adc__api__config_ga7728b2073c9f35ec8dc86e4464a80d14.html#ga7728b2073c9f35ec8dc86e4464a80d14">adc_enable_temperature_sensor</a></div><div class="ttdeci">void adc_enable_temperature_sensor(void)</div><div class="ttdoc">ADC Enable The Temperature Sensor.</div><div class="ttdef"><b>Definition:</b> adc.c:637</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
