// Seed: 1959483856
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output tri   id_4
);
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  wor   id_4,
    inout  tri0  id_5,
    output wor   id_6,
    input  uwire id_7,
    output uwire id_8,
    input  tri0  id_9,
    output uwire id_10,
    output wire  id_11,
    output tri0  id_12,
    input  uwire id_13,
    output tri0  id_14,
    output tri   id_15,
    output wire  id_16,
    output tri   id_17,
    input  wire  id_18,
    input  tri1  id_19
);
  wire id_21;
  module_0(
      id_19, id_13, id_7, id_5, id_0
  );
endmodule
