Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : s1238
Version: M-2016.12-SP1
Date   : Fri Feb  8 15:59:18 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          1.36
  Critical Path Slack:          -3.41
  Critical Path Clk Period:      2.00
  Total Negative Slack:        -62.10
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:         54
  Leaf Cell Count:                632
  Buf/Inv Cell Count:             288
  Buf Cell Count:                 102
  Inv Cell Count:                 186
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       614
  Sequential Cell Count:           18
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1166.520973
  Noncombinational Area:   118.939396
  Buf/Inv Area:            445.006155
  Total Buffer Area:           207.38
  Total Inverter Area:         237.62
  Macro/Black Box Area:      0.000000
  Net Area:                211.041434
  -----------------------------------
  Cell Area:              1285.460369
  Design Area:            1496.501803


  Design Rules
  -----------------------------------
  Total Number of Nets:           647
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  8.64
  Mapping Optimization:               12.57
  -----------------------------------------
  Overall Compile Time:               22.73
  Overall Compile Wall Clock Time:    22.83

  --------------------------------------------------------------------

  Design  WNS: 3.41  TNS: 62.10  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
