TimeQuest Timing Analyzer report for Lab12_1
Thu May 23 16:01:27 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_DIV:clock_div1|CLK_out'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'CLK_DIV:clock_div1|CLK_out'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_DIV:clock_div1|CLK_out'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLK_DIV:clock_div1|CLK_out'
 30. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 31. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 32. Slow 1200mV 0C Model Hold: 'CLK_DIV:clock_div1|CLK_out'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:clock_div1|CLK_out'
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'CLK_DIV:clock_div1|CLK_out'
 46. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 47. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 48. Fast 1200mV 0C Model Hold: 'CLK_DIV:clock_div1|CLK_out'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:clock_div1|CLK_out'
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; Lab12_1                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; CLK_DIV:clock_div1|CLK_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_DIV:clock_div1|CLK_out } ;
; CLOCK_50                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                   ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                               ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 411.52 MHz ; 411.52 MHz      ; CLK_DIV:clock_div1|CLK_out ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLK_DIV:clock_div1|CLK_out ; -1.430 ; -18.955       ;
; CLOCK_50                   ; 0.102  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK_50                   ; -0.125 ; -0.125        ;
; CLK_DIV:clock_div1|CLK_out ; 0.346  ; 0.000         ;
+----------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK_50                   ; -3.000 ; -4.000        ;
; CLK_DIV:clock_div1|CLK_out ; -1.000 ; -20.000       ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_DIV:clock_div1|CLK_out'                                                                                                                 ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.430 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 2.363      ;
; -1.415 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 2.348      ;
; -1.397 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 2.315      ;
; -1.375 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.309      ;
; -1.369 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.303      ;
; -1.286 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 2.219      ;
; -1.275 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 2.208      ;
; -1.272 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 2.190      ;
; -1.268 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.202      ;
; -1.267 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 2.200      ;
; -1.264 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 2.182      ;
; -1.264 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.198      ;
; -1.241 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.175      ;
; -1.236 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.448     ; 1.783      ;
; -1.228 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 2.161      ;
; -1.226 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 2.144      ;
; -1.161 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 2.079      ;
; -1.160 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 2.078      ;
; -1.160 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.094      ;
; -1.152 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.086      ;
; -1.148 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.082      ;
; -1.142 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 2.075      ;
; -1.140 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.074      ;
; -1.126 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 2.059      ;
; -1.120 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 2.038      ;
; -1.115 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.049      ;
; -1.109 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 2.042      ;
; -1.108 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.042      ;
; -1.098 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 2.016      ;
; -1.093 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.448     ; 1.640      ;
; -1.092 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 2.010      ;
; -1.090 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.448     ; 1.637      ;
; -1.085 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.448     ; 1.632      ;
; -1.078 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.012      ;
; -1.074 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 2.008      ;
; -1.065 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 1.983      ;
; -1.061 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.995      ;
; -1.057 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.448     ; 1.604      ;
; -1.035 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.969      ;
; -1.032 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.966      ;
; -1.020 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.954      ;
; -1.013 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.317      ;
; -1.013 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.317      ;
; -1.013 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.317      ;
; -1.013 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.317      ;
; -1.013 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.317      ;
; -1.013 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.317      ;
; -1.013 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.317      ;
; -1.013 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.317      ;
; -1.013 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.317      ;
; -1.010 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.314      ;
; -1.010 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.314      ;
; -1.010 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.314      ;
; -1.010 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.314      ;
; -1.010 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.314      ;
; -1.010 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.314      ;
; -1.010 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.314      ;
; -1.010 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.314      ;
; -1.010 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.314      ;
; -1.007 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.941      ;
; -1.001 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.935      ;
; -0.998 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.302      ;
; -0.965 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 1.883      ;
; -0.960 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.894      ;
; -0.958 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 1.876      ;
; -0.953 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 1.871      ;
; -0.952 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.886      ;
; -0.945 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.879      ;
; -0.940 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.062     ; 1.873      ;
; -0.933 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.867      ;
; -0.931 ; VGA_sync:VGA_sync1|v_count[8] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 1.849      ;
; -0.925 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 1.843      ;
; -0.900 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.834      ;
; -0.891 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.825      ;
; -0.870 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.061     ; 1.804      ;
; -0.867 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 1.785      ;
; -0.866 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.170      ;
; -0.866 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.170      ;
; -0.866 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.170      ;
; -0.866 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.170      ;
; -0.866 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.170      ;
; -0.866 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.170      ;
; -0.866 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.170      ;
; -0.866 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.170      ;
; -0.866 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.170      ;
; -0.864 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.448     ; 1.411      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.159      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.159      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.159      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.159      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.159      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.159      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.159      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.159      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.159      ;
; -0.849 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.077     ; 1.767      ;
; -0.847 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.151      ;
; -0.847 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.151      ;
; -0.847 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.151      ;
; -0.847 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.309      ; 2.151      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                             ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.102 ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; 0.500        ; 1.621      ; 2.203      ;
; 0.613 ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; 1.000        ; 1.621      ; 2.192      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                               ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.125 ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; 0.000        ; 1.674      ; 1.935      ;
; 0.421  ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; -0.500       ; 1.674      ; 1.981      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_DIV:clock_div1|CLK_out'                                                                                                                 ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.346 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 0.580      ;
; 0.473 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.448      ; 1.078      ;
; 0.559 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 0.793      ;
; 0.563 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 0.797      ;
; 0.565 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 0.799      ;
; 0.565 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 0.799      ;
; 0.566 ; VGA_sync:VGA_sync1|v_count[8] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 0.800      ;
; 0.570 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 0.788      ;
; 0.573 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 0.807      ;
; 0.578 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 0.797      ;
; 0.581 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 0.801      ;
; 0.587 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.448      ; 1.192      ;
; 0.594 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 0.812      ;
; 0.643 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 0.877      ;
; 0.697 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.448      ; 1.302      ;
; 0.699 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.448      ; 1.304      ;
; 0.764 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 0.998      ;
; 0.797 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.015      ;
; 0.809 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.448      ; 1.414      ;
; 0.811 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.448      ; 1.416      ;
; 0.831 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.065      ;
; 0.839 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.073      ;
; 0.839 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.073      ;
; 0.843 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.077      ;
; 0.845 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.080      ;
; 0.848 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.082      ;
; 0.849 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.083      ;
; 0.851 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.085      ;
; 0.853 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.071      ;
; 0.853 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.087      ;
; 0.855 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.073      ;
; 0.861 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.079      ;
; 0.863 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.081      ;
; 0.867 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.085      ;
; 0.869 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.088      ;
; 0.872 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.448      ; 1.477      ;
; 0.872 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.090      ;
; 0.890 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.108      ;
; 0.913 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.131      ;
; 0.941 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.175      ;
; 0.943 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.177      ;
; 0.949 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.183      ;
; 0.951 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.185      ;
; 0.955 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.173      ;
; 0.957 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.191      ;
; 0.959 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.193      ;
; 0.960 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.194      ;
; 0.961 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.195      ;
; 0.963 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.197      ;
; 0.963 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.181      ;
; 0.965 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.199      ;
; 0.967 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.185      ;
; 0.973 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.191      ;
; 0.975 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.193      ;
; 0.981 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.199      ;
; 0.982 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.200      ;
; 1.007 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.062      ; 1.226      ;
; 1.027 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.261      ;
; 1.032 ; VGA_sync:VGA_sync1|v_count[8] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.266      ;
; 1.033 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.267      ;
; 1.053 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.287      ;
; 1.055 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.289      ;
; 1.057 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.448      ; 1.662      ;
; 1.069 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.287      ;
; 1.070 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.304      ;
; 1.071 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.305      ;
; 1.072 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.306      ;
; 1.073 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.307      ;
; 1.075 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.309      ;
; 1.077 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.295      ;
; 1.087 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.305      ;
; 1.091 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.309      ;
; 1.093 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.327      ;
; 1.093 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.311      ;
; 1.113 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.331      ;
; 1.118 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.336      ;
; 1.147 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.365      ;
; 1.150 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; -0.309     ; 0.998      ;
; 1.160 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.378      ;
; 1.163 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.381      ;
; 1.165 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.383      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.447      ; 1.783      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.447      ; 1.783      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.447      ; 1.783      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.447      ; 1.783      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.447      ; 1.783      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.447      ; 1.783      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.447      ; 1.783      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.447      ; 1.783      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.447      ; 1.783      ;
; 1.179 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.397      ;
; 1.182 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.077      ; 1.416      ;
; 1.182 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.061      ; 1.400      ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                          ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div1|CLK_out|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o           ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o           ;
; 0.664  ; 0.664        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div1|CLK_out|clk     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_DIV:clock_div1|CLK_out'                                                                   ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[9]       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[1]       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[2]       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[3]       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[4]       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[5]       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[6]       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[7]       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[8]       ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[9]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[0]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[1]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[2]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[3]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[4]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[5]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[6]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[7]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[8]       ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[9]       ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[0]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[0]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[1]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[2]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[3]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[4]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[5]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[6]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[7]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[8]       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[9]       ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[0]       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[1]       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[2]       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[3]       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[4]       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[5]       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[6]       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[7]       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[8]       ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[9]       ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[1]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[2]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[3]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[4]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[5]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[6]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[7]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[8]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[9]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[0]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[1]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[2]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[3]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[4]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[5]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[6]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[7]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[8]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[9]|clk            ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[0]|clk            ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|inclk[0] ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out|q                ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|inclk[0] ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|outclk   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[0]|clk            ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[1]|clk            ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[2]|clk            ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[3]|clk            ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[4]|clk            ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[5]|clk            ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[6]|clk            ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[7]|clk            ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[8]|clk            ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[9]|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[0]|clk            ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[1]|clk            ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[2]|clk            ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[3]|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]  ; CLK_DIV:clock_div1|CLK_out ; 8.899 ; 9.029 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[0] ; CLK_DIV:clock_div1|CLK_out ; 8.635 ; 8.778 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[1] ; CLK_DIV:clock_div1|CLK_out ; 8.635 ; 8.778 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[2] ; CLK_DIV:clock_div1|CLK_out ; 8.635 ; 8.778 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[3] ; CLK_DIV:clock_div1|CLK_out ; 8.899 ; 9.029 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_G[*]  ; CLK_DIV:clock_div1|CLK_out ; 9.099 ; 9.255 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[0] ; CLK_DIV:clock_div1|CLK_out ; 8.795 ; 8.927 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[1] ; CLK_DIV:clock_div1|CLK_out ; 9.099 ; 9.255 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[2] ; CLK_DIV:clock_div1|CLK_out ; 9.080 ; 9.210 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[3] ; CLK_DIV:clock_div1|CLK_out ; 8.785 ; 8.917 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_HS    ; CLK_DIV:clock_div1|CLK_out ; 6.737 ; 6.714 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_R[*]  ; CLK_DIV:clock_div1|CLK_out ; 9.200 ; 9.362 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[0] ; CLK_DIV:clock_div1|CLK_out ; 8.929 ; 9.084 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[1] ; CLK_DIV:clock_div1|CLK_out ; 9.200 ; 9.362 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[2] ; CLK_DIV:clock_div1|CLK_out ; 8.909 ; 9.075 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[3] ; CLK_DIV:clock_div1|CLK_out ; 8.933 ; 9.083 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_VS    ; CLK_DIV:clock_div1|CLK_out ; 7.351 ; 7.206 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]  ; CLK_DIV:clock_div1|CLK_out ; 6.007 ; 6.026 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[0] ; CLK_DIV:clock_div1|CLK_out ; 6.007 ; 6.026 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[1] ; CLK_DIV:clock_div1|CLK_out ; 6.007 ; 6.026 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[2] ; CLK_DIV:clock_div1|CLK_out ; 6.007 ; 6.026 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[3] ; CLK_DIV:clock_div1|CLK_out ; 6.260 ; 6.267 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_G[*]  ; CLK_DIV:clock_div1|CLK_out ; 6.137 ; 6.226 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[0] ; CLK_DIV:clock_div1|CLK_out ; 6.147 ; 6.236 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[1] ; CLK_DIV:clock_div1|CLK_out ; 6.437 ; 6.550 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[2] ; CLK_DIV:clock_div1|CLK_out ; 6.419 ; 6.506 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[3] ; CLK_DIV:clock_div1|CLK_out ; 6.137 ; 6.226 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_HS    ; CLK_DIV:clock_div1|CLK_out ; 5.593 ; 5.559 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_R[*]  ; CLK_DIV:clock_div1|CLK_out ; 6.307 ; 6.282 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[0] ; CLK_DIV:clock_div1|CLK_out ; 6.327 ; 6.291 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[1] ; CLK_DIV:clock_div1|CLK_out ; 6.587 ; 6.558 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[2] ; CLK_DIV:clock_div1|CLK_out ; 6.307 ; 6.282 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[3] ; CLK_DIV:clock_div1|CLK_out ; 6.331 ; 6.290 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_VS    ; CLK_DIV:clock_div1|CLK_out ; 6.060 ; 6.113 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; VGA_B[0]    ; 7.621 ;    ;    ; 8.131 ;
; SW[0]      ; VGA_B[1]    ; 7.621 ;    ;    ; 8.131 ;
; SW[0]      ; VGA_B[2]    ; 7.621 ;    ;    ; 8.131 ;
; SW[0]      ; VGA_B[3]    ; 7.885 ;    ;    ; 8.382 ;
; SW[0]      ; VGA_G[0]    ; 7.781 ;    ;    ; 8.280 ;
; SW[0]      ; VGA_G[1]    ; 8.085 ;    ;    ; 8.608 ;
; SW[0]      ; VGA_G[2]    ; 8.066 ;    ;    ; 8.563 ;
; SW[0]      ; VGA_G[3]    ; 7.771 ;    ;    ; 8.270 ;
; SW[0]      ; VGA_R[0]    ; 7.915 ;    ;    ; 8.437 ;
; SW[0]      ; VGA_R[1]    ; 8.186 ;    ;    ; 8.715 ;
; SW[0]      ; VGA_R[2]    ; 7.895 ;    ;    ; 8.428 ;
; SW[0]      ; VGA_R[3]    ; 7.919 ;    ;    ; 8.436 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; VGA_B[0]    ; 7.427 ;    ;    ; 7.921 ;
; SW[0]      ; VGA_B[1]    ; 7.427 ;    ;    ; 7.921 ;
; SW[0]      ; VGA_B[2]    ; 7.427 ;    ;    ; 7.921 ;
; SW[0]      ; VGA_B[3]    ; 7.680 ;    ;    ; 8.162 ;
; SW[0]      ; VGA_G[0]    ; 7.580 ;    ;    ; 8.066 ;
; SW[0]      ; VGA_G[1]    ; 7.870 ;    ;    ; 8.380 ;
; SW[0]      ; VGA_G[2]    ; 7.852 ;    ;    ; 8.336 ;
; SW[0]      ; VGA_G[3]    ; 7.570 ;    ;    ; 8.056 ;
; SW[0]      ; VGA_R[0]    ; 7.708 ;    ;    ; 8.214 ;
; SW[0]      ; VGA_R[1]    ; 7.968 ;    ;    ; 8.481 ;
; SW[0]      ; VGA_R[2]    ; 7.688 ;    ;    ; 8.205 ;
; SW[0]      ; VGA_R[3]    ; 7.712 ;    ;    ; 8.213 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 457.25 MHz ; 457.25 MHz      ; CLK_DIV:clock_div1|CLK_out ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLK_DIV:clock_div1|CLK_out ; -1.187 ; -14.811       ;
; CLOCK_50                   ; 0.201  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK_50                   ; -0.183 ; -0.183        ;
; CLK_DIV:clock_div1|CLK_out ; 0.306  ; 0.000         ;
+----------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK_50                   ; -3.000 ; -4.000        ;
; CLK_DIV:clock_div1|CLK_out ; -1.000 ; -20.000       ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_DIV:clock_div1|CLK_out'                                                                                                                  ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.187 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 2.127      ;
; -1.181 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 2.121      ;
; -1.105 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 2.031      ;
; -1.099 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 2.039      ;
; -1.089 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 2.029      ;
; -1.049 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.989      ;
; -1.039 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.979      ;
; -1.031 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.971      ;
; -1.029 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.955      ;
; -1.028 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.968      ;
; -1.004 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.944      ;
; -1.002 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.408     ; 1.589      ;
; -1.002 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.942      ;
; -0.990 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.916      ;
; -0.987 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.927      ;
; -0.964 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.890      ;
; -0.932 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.872      ;
; -0.932 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.858      ;
; -0.922 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.862      ;
; -0.919 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.859      ;
; -0.908 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.834      ;
; -0.906 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.846      ;
; -0.901 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.827      ;
; -0.900 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.840      ;
; -0.897 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.837      ;
; -0.889 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.829      ;
; -0.889 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.829      ;
; -0.886 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.812      ;
; -0.882 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.822      ;
; -0.879 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.408     ; 1.466      ;
; -0.875 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.408     ; 1.462      ;
; -0.872 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.408     ; 1.459      ;
; -0.860 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.786      ;
; -0.859 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.799      ;
; -0.855 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.795      ;
; -0.853 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.408     ; 1.440      ;
; -0.837 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.777      ;
; -0.830 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.756      ;
; -0.818 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.097      ;
; -0.818 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.097      ;
; -0.818 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.097      ;
; -0.818 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.097      ;
; -0.818 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.097      ;
; -0.818 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.097      ;
; -0.818 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.097      ;
; -0.818 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.097      ;
; -0.818 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.097      ;
; -0.807 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.747      ;
; -0.800 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.079      ;
; -0.800 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.079      ;
; -0.800 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.079      ;
; -0.800 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.079      ;
; -0.800 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.079      ;
; -0.800 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.079      ;
; -0.800 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.079      ;
; -0.800 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.079      ;
; -0.800 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 2.079      ;
; -0.799 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.739      ;
; -0.795 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.735      ;
; -0.787 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.727      ;
; -0.770 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.285      ; 2.050      ;
; -0.763 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.703      ;
; -0.754 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.680      ;
; -0.750 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.676      ;
; -0.747 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.687      ;
; -0.740 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.680      ;
; -0.739 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.679      ;
; -0.736 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.662      ;
; -0.735 ; VGA_sync:VGA_sync1|v_count[8] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.661      ;
; -0.732 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.672      ;
; -0.728 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.654      ;
; -0.720 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.660      ;
; -0.700 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.640      ;
; -0.676 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.616      ;
; -0.676 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.055     ; 1.616      ;
; -0.671 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.408     ; 1.258      ;
; -0.668 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.947      ;
; -0.668 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.947      ;
; -0.668 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.947      ;
; -0.668 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.947      ;
; -0.668 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.947      ;
; -0.668 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.947      ;
; -0.668 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.947      ;
; -0.668 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.947      ;
; -0.668 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.947      ;
; -0.665 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.069     ; 1.591      ;
; -0.659 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.938      ;
; -0.659 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.938      ;
; -0.659 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.938      ;
; -0.659 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.938      ;
; -0.659 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.938      ;
; -0.659 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.938      ;
; -0.659 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.938      ;
; -0.659 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.938      ;
; -0.659 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.938      ;
; -0.658 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.937      ;
; -0.658 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.937      ;
; -0.658 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.937      ;
; -0.658 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.937      ;
; -0.658 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.284      ; 1.937      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                              ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.201 ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; 0.500        ; 1.532      ; 1.996      ;
; 0.722 ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; 1.000        ; 1.532      ; 1.975      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.183 ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; 0.000        ; 1.579      ; 1.750      ;
; 0.358  ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; -0.500       ; 1.579      ; 1.791      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_DIV:clock_div1|CLK_out'                                                                                                                  ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.306 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.519      ;
; 0.409 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 0.961      ;
; 0.503 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.716      ;
; 0.506 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.719      ;
; 0.506 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.719      ;
; 0.507 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.720      ;
; 0.509 ; VGA_sync:VGA_sync1|v_count[8] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.722      ;
; 0.511 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.064      ;
; 0.514 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.727      ;
; 0.518 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.717      ;
; 0.520 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.719      ;
; 0.522 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.722      ;
; 0.532 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.731      ;
; 0.581 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.794      ;
; 0.601 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.153      ;
; 0.608 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.160      ;
; 0.688 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.901      ;
; 0.697 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.249      ;
; 0.704 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.256      ;
; 0.721 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.920      ;
; 0.743 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.956      ;
; 0.751 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.964      ;
; 0.752 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.965      ;
; 0.752 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.965      ;
; 0.753 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.966      ;
; 0.755 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.968      ;
; 0.759 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.972      ;
; 0.759 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.972      ;
; 0.761 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 0.975      ;
; 0.765 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.964      ;
; 0.769 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.968      ;
; 0.772 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.971      ;
; 0.776 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.328      ;
; 0.776 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.975      ;
; 0.778 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.977      ;
; 0.784 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 0.983      ;
; 0.805 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.004      ;
; 0.814 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.013      ;
; 0.832 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.045      ;
; 0.839 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.052      ;
; 0.841 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.054      ;
; 0.844 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.043      ;
; 0.848 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.061      ;
; 0.848 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.061      ;
; 0.850 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.064      ;
; 0.851 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.050      ;
; 0.854 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.067      ;
; 0.855 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.068      ;
; 0.858 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.071      ;
; 0.861 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.060      ;
; 0.863 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.076      ;
; 0.867 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.066      ;
; 0.868 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.067      ;
; 0.872 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.071      ;
; 0.908 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.054      ; 1.106      ;
; 0.923 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.136      ;
; 0.925 ; VGA_sync:VGA_sync1|v_count[8] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.138      ;
; 0.928 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.141      ;
; 0.935 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.148      ;
; 0.935 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.487      ;
; 0.943 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.156      ;
; 0.944 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.157      ;
; 0.944 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.157      ;
; 0.947 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.146      ;
; 0.950 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.163      ;
; 0.950 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.149      ;
; 0.951 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.164      ;
; 0.959 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.172      ;
; 0.961 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.160      ;
; 0.964 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.163      ;
; 0.979 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.192      ;
; 0.985 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.184      ;
; 0.996 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.195      ;
; 1.001 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.200      ;
; 1.031 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.230      ;
; 1.036 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.235      ;
; 1.036 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.235      ;
; 1.039 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.252      ;
; 1.043 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; -0.285     ; 0.902      ;
; 1.046 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.069      ; 1.259      ;
; 1.048 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.247      ;
; 1.053 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.252      ;
; 1.058 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.257      ;
; 1.061 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.055      ; 1.260      ;
; 1.066 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.618      ;
; 1.066 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.618      ;
; 1.066 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.618      ;
; 1.066 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.618      ;
; 1.066 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.618      ;
; 1.066 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.618      ;
; 1.066 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.408      ; 1.618      ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; 0.155  ; 0.339        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; 0.315  ; 0.315        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div1|CLK_out|clk     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o           ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o           ;
; 0.684  ; 0.684        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div1|CLK_out|clk     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:clock_div1|CLK_out'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[9]       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[1]       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[2]       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[3]       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[4]       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[5]       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[6]       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[7]       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[8]       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[9]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[0]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[1]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[2]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[3]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[4]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[5]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[6]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[7]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[8]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[9]       ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[0]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[0]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[1]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[2]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[3]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[4]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[5]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[6]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[7]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[8]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[9]       ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[0]       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[1]       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[2]       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[3]       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[4]       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[5]       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[6]       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[7]       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[8]       ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[9]       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[0]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[1]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[2]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[3]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[4]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[5]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[6]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[7]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[8]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[9]|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[0]|clk            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[1]|clk            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[2]|clk            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[3]|clk            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[4]|clk            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[5]|clk            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[6]|clk            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[7]|clk            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[8]|clk            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[9]|clk            ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|inclk[0] ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out|q                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|inclk[0] ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|outclk   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[1]|clk            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[2]|clk            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[3]|clk            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[4]|clk            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[5]|clk            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[6]|clk            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[7]|clk            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[8]|clk            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[9]|clk            ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[0]|clk            ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[1]|clk            ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[2]|clk            ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[3]|clk            ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[4]|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]  ; CLK_DIV:clock_div1|CLK_out ; 8.266 ; 8.301 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[0] ; CLK_DIV:clock_div1|CLK_out ; 8.025 ; 8.069 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[1] ; CLK_DIV:clock_div1|CLK_out ; 8.025 ; 8.069 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[2] ; CLK_DIV:clock_div1|CLK_out ; 8.025 ; 8.069 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[3] ; CLK_DIV:clock_div1|CLK_out ; 8.266 ; 8.301 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_G[*]  ; CLK_DIV:clock_div1|CLK_out ; 8.449 ; 8.486 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[0] ; CLK_DIV:clock_div1|CLK_out ; 8.173 ; 8.201 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[1] ; CLK_DIV:clock_div1|CLK_out ; 8.449 ; 8.486 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[2] ; CLK_DIV:clock_div1|CLK_out ; 8.433 ; 8.452 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[3] ; CLK_DIV:clock_div1|CLK_out ; 8.163 ; 8.191 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_HS    ; CLK_DIV:clock_div1|CLK_out ; 6.259 ; 6.222 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_R[*]  ; CLK_DIV:clock_div1|CLK_out ; 8.542 ; 8.601 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[0] ; CLK_DIV:clock_div1|CLK_out ; 8.294 ; 8.340 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[1] ; CLK_DIV:clock_div1|CLK_out ; 8.542 ; 8.601 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[2] ; CLK_DIV:clock_div1|CLK_out ; 8.276 ; 8.331 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[3] ; CLK_DIV:clock_div1|CLK_out ; 8.298 ; 8.343 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_VS    ; CLK_DIV:clock_div1|CLK_out ; 6.833 ; 6.712 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]  ; CLK_DIV:clock_div1|CLK_out ; 5.648 ; 5.652 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[0] ; CLK_DIV:clock_div1|CLK_out ; 5.648 ; 5.652 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[1] ; CLK_DIV:clock_div1|CLK_out ; 5.648 ; 5.652 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[2] ; CLK_DIV:clock_div1|CLK_out ; 5.648 ; 5.652 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[3] ; CLK_DIV:clock_div1|CLK_out ; 5.879 ; 5.874 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_G[*]  ; CLK_DIV:clock_div1|CLK_out ; 5.765 ; 5.794 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[0] ; CLK_DIV:clock_div1|CLK_out ; 5.775 ; 5.804 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[1] ; CLK_DIV:clock_div1|CLK_out ; 6.039 ; 6.077 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[2] ; CLK_DIV:clock_div1|CLK_out ; 6.024 ; 6.044 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[3] ; CLK_DIV:clock_div1|CLK_out ; 5.765 ; 5.794 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_HS    ; CLK_DIV:clock_div1|CLK_out ; 5.259 ; 5.209 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_R[*]  ; CLK_DIV:clock_div1|CLK_out ; 5.907 ; 5.879 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[0] ; CLK_DIV:clock_div1|CLK_out ; 5.925 ; 5.888 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[1] ; CLK_DIV:clock_div1|CLK_out ; 6.162 ; 6.138 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[2] ; CLK_DIV:clock_div1|CLK_out ; 5.907 ; 5.879 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[3] ; CLK_DIV:clock_div1|CLK_out ; 5.929 ; 5.891 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_VS    ; CLK_DIV:clock_div1|CLK_out ; 5.697 ; 5.694 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; VGA_B[0]    ; 7.077 ;    ;    ; 7.462 ;
; SW[0]      ; VGA_B[1]    ; 7.077 ;    ;    ; 7.462 ;
; SW[0]      ; VGA_B[2]    ; 7.077 ;    ;    ; 7.462 ;
; SW[0]      ; VGA_B[3]    ; 7.318 ;    ;    ; 7.694 ;
; SW[0]      ; VGA_G[0]    ; 7.225 ;    ;    ; 7.594 ;
; SW[0]      ; VGA_G[1]    ; 7.501 ;    ;    ; 7.879 ;
; SW[0]      ; VGA_G[2]    ; 7.485 ;    ;    ; 7.845 ;
; SW[0]      ; VGA_G[3]    ; 7.215 ;    ;    ; 7.584 ;
; SW[0]      ; VGA_R[0]    ; 7.346 ;    ;    ; 7.733 ;
; SW[0]      ; VGA_R[1]    ; 7.594 ;    ;    ; 7.994 ;
; SW[0]      ; VGA_R[2]    ; 7.328 ;    ;    ; 7.724 ;
; SW[0]      ; VGA_R[3]    ; 7.350 ;    ;    ; 7.736 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; VGA_B[0]    ; 6.909 ;    ;    ; 7.282 ;
; SW[0]      ; VGA_B[1]    ; 6.909 ;    ;    ; 7.282 ;
; SW[0]      ; VGA_B[2]    ; 6.909 ;    ;    ; 7.282 ;
; SW[0]      ; VGA_B[3]    ; 7.140 ;    ;    ; 7.504 ;
; SW[0]      ; VGA_G[0]    ; 7.050 ;    ;    ; 7.409 ;
; SW[0]      ; VGA_G[1]    ; 7.314 ;    ;    ; 7.682 ;
; SW[0]      ; VGA_G[2]    ; 7.299 ;    ;    ; 7.649 ;
; SW[0]      ; VGA_G[3]    ; 7.040 ;    ;    ; 7.399 ;
; SW[0]      ; VGA_R[0]    ; 7.166 ;    ;    ; 7.541 ;
; SW[0]      ; VGA_R[1]    ; 7.403 ;    ;    ; 7.791 ;
; SW[0]      ; VGA_R[2]    ; 7.148 ;    ;    ; 7.532 ;
; SW[0]      ; VGA_R[3]    ; 7.170 ;    ;    ; 7.544 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLK_DIV:clock_div1|CLK_out ; -0.355 ; -2.644        ;
; CLOCK_50                   ; 0.291  ; 0.000         ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK_50                   ; -0.108 ; -0.108        ;
; CLK_DIV:clock_div1|CLK_out ; 0.186  ; 0.000         ;
+----------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLOCK_50                   ; -3.000 ; -4.044        ;
; CLK_DIV:clock_div1|CLK_out ; -1.000 ; -20.000       ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_DIV:clock_div1|CLK_out'                                                                                                                  ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.355 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.298      ;
; -0.352 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.303      ;
; -0.332 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.283      ;
; -0.326 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.277      ;
; -0.322 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.273      ;
; -0.279 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.222      ;
; -0.276 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.227      ;
; -0.274 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.225      ;
; -0.272 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.223      ;
; -0.271 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.222      ;
; -0.268 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.211      ;
; -0.259 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.210      ;
; -0.259 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.210      ;
; -0.254 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.242     ; 0.999      ;
; -0.246 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.189      ;
; -0.223 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.174      ;
; -0.218 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.161      ;
; -0.214 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.205 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.156      ;
; -0.203 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.146      ;
; -0.201 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.152      ;
; -0.200 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.151      ;
; -0.190 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.141      ;
; -0.188 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.139      ;
; -0.179 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.130      ;
; -0.175 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.242     ; 0.920      ;
; -0.171 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.122      ;
; -0.164 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.115      ;
; -0.159 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.102      ;
; -0.155 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.098      ;
; -0.154 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.105      ;
; -0.150 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.101      ;
; -0.147 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.242     ; 0.892      ;
; -0.145 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.088      ;
; -0.144 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.095      ;
; -0.143 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.242     ; 0.888      ;
; -0.136 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.079      ;
; -0.134 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.085      ;
; -0.132 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.083      ;
; -0.129 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.163      ; 1.279      ;
; -0.124 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.242     ; 0.869      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.272      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.272      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.272      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.272      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.272      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.272      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.272      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.272      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.272      ;
; -0.123 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.074      ;
; -0.122 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.073      ;
; -0.113 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.064      ;
; -0.111 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.260      ;
; -0.111 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.260      ;
; -0.111 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.260      ;
; -0.111 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.260      ;
; -0.111 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.260      ;
; -0.111 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.260      ;
; -0.111 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.260      ;
; -0.111 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.260      ;
; -0.111 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.260      ;
; -0.104 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.047      ;
; -0.099 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.050      ;
; -0.098 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.049      ;
; -0.091 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.042      ;
; -0.090 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.041      ;
; -0.077 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.020      ;
; -0.073 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.016      ;
; -0.066 ; VGA_sync:VGA_sync1|v_count[8] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.009      ;
; -0.065 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.016      ;
; -0.065 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.016      ;
; -0.058 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 1.001      ;
; -0.054 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.044     ; 0.997      ;
; -0.050 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; -0.036     ; 1.001      ;
; -0.047 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.196      ;
; -0.047 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.196      ;
; -0.047 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.196      ;
; -0.047 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.196      ;
; -0.047 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.196      ;
; -0.047 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.196      ;
; -0.047 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.196      ;
; -0.047 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.196      ;
; -0.047 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.196      ;
; -0.043 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.192      ;
; -0.043 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.192      ;
; -0.043 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.192      ;
; -0.043 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.192      ;
; -0.043 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.192      ;
; -0.043 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.192      ;
; -0.043 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.192      ;
; -0.043 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.192      ;
; -0.043 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.192      ;
; -0.042 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.191      ;
; -0.042 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.191      ;
; -0.042 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.191      ;
; -0.042 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.191      ;
; -0.042 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.191      ;
; -0.042 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.191      ;
; -0.042 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 1.000        ; 0.162      ; 1.191      ;
+--------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                              ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.291 ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; 0.500        ; 0.917      ; 1.208      ;
; 0.797 ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; 1.000        ; 0.917      ; 1.202      ;
+-------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.108 ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; 0.000        ; 0.948      ; 1.059      ;
; 0.416  ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; CLOCK_50    ; -0.500       ; 0.948      ; 1.083      ;
+--------+----------------------------+----------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_DIV:clock_div1|CLK_out'                                                                                                                  ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.186 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.314      ;
; 0.260 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.586      ;
; 0.299 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.427      ;
; 0.302 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.430      ;
; 0.303 ; VGA_sync:VGA_sync1|v_count[8] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.431      ;
; 0.305 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.425      ;
; 0.308 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.436      ;
; 0.310 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.318 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.438      ;
; 0.329 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.655      ;
; 0.339 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.467      ;
; 0.392 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.718      ;
; 0.395 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.721      ;
; 0.408 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.536      ;
; 0.418 ; VGA_sync:VGA_sync1|h_count[9] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.538      ;
; 0.447 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.575      ;
; 0.451 ; VGA_sync:VGA_sync1|v_count[7] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.579      ;
; 0.452 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.580      ;
; 0.454 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.457 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.784      ;
; 0.460 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; VGA_sync:VGA_sync1|v_count[6] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.589      ;
; 0.461 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.787      ;
; 0.462 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.590      ;
; 0.464 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.592      ;
; 0.465 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.592      ;
; 0.476 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.802      ;
; 0.494 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.614      ;
; 0.510 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.638      ;
; 0.513 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.641      ;
; 0.514 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.642      ;
; 0.515 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.643      ;
; 0.517 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.646      ;
; 0.520 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; VGA_sync:VGA_sync1|h_count[5] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.651      ;
; 0.525 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.653      ;
; 0.526 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.655      ;
; 0.528 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.656      ;
; 0.530 ; VGA_sync:VGA_sync1|v_count[4] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.658      ;
; 0.531 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.651      ;
; 0.534 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.658      ;
; 0.542 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.670      ;
; 0.544 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.035      ; 0.663      ;
; 0.551 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.679      ;
; 0.566 ; VGA_sync:VGA_sync1|v_count[8] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.694      ;
; 0.576 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.704      ;
; 0.579 ; VGA_sync:VGA_sync1|v_count[3] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.707      ;
; 0.579 ; VGA_sync:VGA_sync1|v_count[0] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.905      ;
; 0.582 ; VGA_sync:VGA_sync1|h_count[8] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.702      ;
; 0.585 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.713      ;
; 0.586 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.714      ;
; 0.586 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.706      ;
; 0.589 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.717      ;
; 0.589 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.709      ;
; 0.591 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.719      ;
; 0.593 ; VGA_sync:VGA_sync1|v_count[5] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.721      ;
; 0.594 ; VGA_sync:VGA_sync1|v_count[2] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.722      ;
; 0.598 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.718      ;
; 0.600 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; VGA_sync:VGA_sync1|h_count[2] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.723      ;
; 0.611 ; VGA_sync:VGA_sync1|h_count[0] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.731      ;
; 0.612 ; VGA_sync:VGA_sync1|v_count[9] ; VGA_sync:VGA_sync1|v_count[0] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; -0.163     ; 0.533      ;
; 0.613 ; VGA_sync:VGA_sync1|h_count[7] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.733      ;
; 0.621 ; VGA_sync:VGA_sync1|h_count[4] ; VGA_sync:VGA_sync1|h_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.741      ;
; 0.626 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.746      ;
; 0.635 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[2] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.961      ;
; 0.635 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.961      ;
; 0.635 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[3] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.961      ;
; 0.635 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[8] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.961      ;
; 0.635 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.961      ;
; 0.635 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[6] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.961      ;
; 0.635 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[5] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.961      ;
; 0.635 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[4] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.961      ;
; 0.635 ; VGA_sync:VGA_sync1|h_count[3] ; VGA_sync:VGA_sync1|v_count[1] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.242      ; 0.961      ;
; 0.644 ; VGA_sync:VGA_sync1|h_count[6] ; VGA_sync:VGA_sync1|h_count[9] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.764      ;
; 0.649 ; VGA_sync:VGA_sync1|h_count[1] ; VGA_sync:VGA_sync1|h_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.036      ; 0.769      ;
; 0.652 ; VGA_sync:VGA_sync1|v_count[1] ; VGA_sync:VGA_sync1|v_count[7] ; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 0.000        ; 0.044      ; 0.780      ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; -0.044 ; 0.140        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o           ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clock_div1|CLK_out|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i           ;
; 0.643  ; 0.859        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clock_div1|CLK_out|clk     ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_DIV:clock_div1|CLK_out'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[9]       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[1]       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[2]       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[3]       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[4]       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[5]       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[6]       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[7]       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[8]       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[9]       ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[0]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[0]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[1]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[2]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[3]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[4]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[5]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[6]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[7]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[8]       ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[9]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[0]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[1]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[2]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[3]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[4]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[5]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[6]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[7]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[8]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|h_count[9]       ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[0]       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[1]       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[2]       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[3]       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[4]       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[5]       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[6]       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[7]       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[8]       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync:VGA_sync1|v_count[9]       ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[1]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[2]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[3]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[4]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[5]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[6]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[7]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[8]|clk            ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[9]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[0]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[0]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[1]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[2]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[3]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[4]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[5]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[6]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[7]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[8]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[9]|clk            ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|inclk[0] ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out|q                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|inclk[0] ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; clock_div1|CLK_out~clkctrl|outclk   ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[0]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[1]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[2]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[3]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[4]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[5]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[6]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[7]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[8]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|h_count[9]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[0]|clk            ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[1]|clk            ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[2]|clk            ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_DIV:clock_div1|CLK_out ; Rise       ; VGA_sync1|v_count[3]|clk            ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]  ; CLK_DIV:clock_div1|CLK_out ; 5.119 ; 5.321 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[0] ; CLK_DIV:clock_div1|CLK_out ; 4.968 ; 5.161 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[1] ; CLK_DIV:clock_div1|CLK_out ; 4.968 ; 5.161 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[2] ; CLK_DIV:clock_div1|CLK_out ; 4.968 ; 5.161 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[3] ; CLK_DIV:clock_div1|CLK_out ; 5.119 ; 5.321 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_G[*]  ; CLK_DIV:clock_div1|CLK_out ; 5.231 ; 5.449 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[0] ; CLK_DIV:clock_div1|CLK_out ; 5.053 ; 5.250 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[1] ; CLK_DIV:clock_div1|CLK_out ; 5.231 ; 5.449 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[2] ; CLK_DIV:clock_div1|CLK_out ; 5.205 ; 5.420 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[3] ; CLK_DIV:clock_div1|CLK_out ; 5.043 ; 5.240 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_HS    ; CLK_DIV:clock_div1|CLK_out ; 4.040 ; 4.049 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_R[*]  ; CLK_DIV:clock_div1|CLK_out ; 5.295 ; 5.528 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[0] ; CLK_DIV:clock_div1|CLK_out ; 5.150 ; 5.354 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[1] ; CLK_DIV:clock_div1|CLK_out ; 5.295 ; 5.528 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[2] ; CLK_DIV:clock_div1|CLK_out ; 5.134 ; 5.346 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[3] ; CLK_DIV:clock_div1|CLK_out ; 5.146 ; 5.356 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_VS    ; CLK_DIV:clock_div1|CLK_out ; 4.342 ; 4.271 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]  ; CLK_DIV:clock_div1|CLK_out ; 3.582 ; 3.595 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[0] ; CLK_DIV:clock_div1|CLK_out ; 3.582 ; 3.595 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[1] ; CLK_DIV:clock_div1|CLK_out ; 3.582 ; 3.595 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[2] ; CLK_DIV:clock_div1|CLK_out ; 3.582 ; 3.595 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[3] ; CLK_DIV:clock_div1|CLK_out ; 3.727 ; 3.748 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_G[*]  ; CLK_DIV:clock_div1|CLK_out ; 3.647 ; 3.744 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[0] ; CLK_DIV:clock_div1|CLK_out ; 3.657 ; 3.754 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[1] ; CLK_DIV:clock_div1|CLK_out ; 3.827 ; 3.944 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[2] ; CLK_DIV:clock_div1|CLK_out ; 3.803 ; 3.916 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[3] ; CLK_DIV:clock_div1|CLK_out ; 3.647 ; 3.744 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_HS    ; CLK_DIV:clock_div1|CLK_out ; 3.356 ; 3.363 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_R[*]  ; CLK_DIV:clock_div1|CLK_out ; 3.747 ; 3.757 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[0] ; CLK_DIV:clock_div1|CLK_out ; 3.763 ; 3.765 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[1] ; CLK_DIV:clock_div1|CLK_out ; 3.901 ; 3.932 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[2] ; CLK_DIV:clock_div1|CLK_out ; 3.747 ; 3.757 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[3] ; CLK_DIV:clock_div1|CLK_out ; 3.760 ; 3.768 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_VS    ; CLK_DIV:clock_div1|CLK_out ; 3.609 ; 3.712 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; VGA_B[0]    ; 4.522 ;    ;    ; 5.198 ;
; SW[0]      ; VGA_B[1]    ; 4.522 ;    ;    ; 5.198 ;
; SW[0]      ; VGA_B[2]    ; 4.522 ;    ;    ; 5.198 ;
; SW[0]      ; VGA_B[3]    ; 4.673 ;    ;    ; 5.358 ;
; SW[0]      ; VGA_G[0]    ; 4.607 ;    ;    ; 5.287 ;
; SW[0]      ; VGA_G[1]    ; 4.785 ;    ;    ; 5.486 ;
; SW[0]      ; VGA_G[2]    ; 4.759 ;    ;    ; 5.457 ;
; SW[0]      ; VGA_G[3]    ; 4.597 ;    ;    ; 5.277 ;
; SW[0]      ; VGA_R[0]    ; 4.704 ;    ;    ; 5.391 ;
; SW[0]      ; VGA_R[1]    ; 4.849 ;    ;    ; 5.565 ;
; SW[0]      ; VGA_R[2]    ; 4.688 ;    ;    ; 5.383 ;
; SW[0]      ; VGA_R[3]    ; 4.700 ;    ;    ; 5.393 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; VGA_B[0]    ; 4.409 ;    ;    ; 5.077 ;
; SW[0]      ; VGA_B[1]    ; 4.409 ;    ;    ; 5.077 ;
; SW[0]      ; VGA_B[2]    ; 4.409 ;    ;    ; 5.077 ;
; SW[0]      ; VGA_B[3]    ; 4.554 ;    ;    ; 5.230 ;
; SW[0]      ; VGA_G[0]    ; 4.491 ;    ;    ; 5.162 ;
; SW[0]      ; VGA_G[1]    ; 4.661 ;    ;    ; 5.352 ;
; SW[0]      ; VGA_G[2]    ; 4.637 ;    ;    ; 5.324 ;
; SW[0]      ; VGA_G[3]    ; 4.481 ;    ;    ; 5.152 ;
; SW[0]      ; VGA_R[0]    ; 4.584 ;    ;    ; 5.261 ;
; SW[0]      ; VGA_R[1]    ; 4.722 ;    ;    ; 5.428 ;
; SW[0]      ; VGA_R[2]    ; 4.568 ;    ;    ; 5.253 ;
; SW[0]      ; VGA_R[3]    ; 4.581 ;    ;    ; 5.264 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+-----------------------------+---------+--------+----------+---------+---------------------+
; Clock                       ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack            ; -1.430  ; -0.183 ; N/A      ; N/A     ; -3.000              ;
;  CLK_DIV:clock_div1|CLK_out ; -1.430  ; 0.186  ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_50                   ; 0.102   ; -0.183 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS             ; -18.955 ; -0.183 ; 0.0      ; 0.0     ; -24.044             ;
;  CLK_DIV:clock_div1|CLK_out ; -18.955 ; 0.000  ; N/A      ; N/A     ; -20.000             ;
;  CLOCK_50                   ; 0.000   ; -0.183 ; N/A      ; N/A     ; -4.044              ;
+-----------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]  ; CLK_DIV:clock_div1|CLK_out ; 8.899 ; 9.029 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[0] ; CLK_DIV:clock_div1|CLK_out ; 8.635 ; 8.778 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[1] ; CLK_DIV:clock_div1|CLK_out ; 8.635 ; 8.778 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[2] ; CLK_DIV:clock_div1|CLK_out ; 8.635 ; 8.778 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[3] ; CLK_DIV:clock_div1|CLK_out ; 8.899 ; 9.029 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_G[*]  ; CLK_DIV:clock_div1|CLK_out ; 9.099 ; 9.255 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[0] ; CLK_DIV:clock_div1|CLK_out ; 8.795 ; 8.927 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[1] ; CLK_DIV:clock_div1|CLK_out ; 9.099 ; 9.255 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[2] ; CLK_DIV:clock_div1|CLK_out ; 9.080 ; 9.210 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[3] ; CLK_DIV:clock_div1|CLK_out ; 8.785 ; 8.917 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_HS    ; CLK_DIV:clock_div1|CLK_out ; 6.737 ; 6.714 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_R[*]  ; CLK_DIV:clock_div1|CLK_out ; 9.200 ; 9.362 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[0] ; CLK_DIV:clock_div1|CLK_out ; 8.929 ; 9.084 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[1] ; CLK_DIV:clock_div1|CLK_out ; 9.200 ; 9.362 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[2] ; CLK_DIV:clock_div1|CLK_out ; 8.909 ; 9.075 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[3] ; CLK_DIV:clock_div1|CLK_out ; 8.933 ; 9.083 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_VS    ; CLK_DIV:clock_div1|CLK_out ; 7.351 ; 7.206 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+-----------+----------------------------+-------+-------+------------+----------------------------+
; VGA_B[*]  ; CLK_DIV:clock_div1|CLK_out ; 3.582 ; 3.595 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[0] ; CLK_DIV:clock_div1|CLK_out ; 3.582 ; 3.595 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[1] ; CLK_DIV:clock_div1|CLK_out ; 3.582 ; 3.595 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[2] ; CLK_DIV:clock_div1|CLK_out ; 3.582 ; 3.595 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_B[3] ; CLK_DIV:clock_div1|CLK_out ; 3.727 ; 3.748 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_G[*]  ; CLK_DIV:clock_div1|CLK_out ; 3.647 ; 3.744 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[0] ; CLK_DIV:clock_div1|CLK_out ; 3.657 ; 3.754 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[1] ; CLK_DIV:clock_div1|CLK_out ; 3.827 ; 3.944 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[2] ; CLK_DIV:clock_div1|CLK_out ; 3.803 ; 3.916 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_G[3] ; CLK_DIV:clock_div1|CLK_out ; 3.647 ; 3.744 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_HS    ; CLK_DIV:clock_div1|CLK_out ; 3.356 ; 3.363 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_R[*]  ; CLK_DIV:clock_div1|CLK_out ; 3.747 ; 3.757 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[0] ; CLK_DIV:clock_div1|CLK_out ; 3.763 ; 3.765 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[1] ; CLK_DIV:clock_div1|CLK_out ; 3.901 ; 3.932 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[2] ; CLK_DIV:clock_div1|CLK_out ; 3.747 ; 3.757 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
;  VGA_R[3] ; CLK_DIV:clock_div1|CLK_out ; 3.760 ; 3.768 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
; VGA_VS    ; CLK_DIV:clock_div1|CLK_out ; 3.609 ; 3.712 ; Rise       ; CLK_DIV:clock_div1|CLK_out ;
+-----------+----------------------------+-------+-------+------------+----------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; VGA_B[0]    ; 7.621 ;    ;    ; 8.131 ;
; SW[0]      ; VGA_B[1]    ; 7.621 ;    ;    ; 8.131 ;
; SW[0]      ; VGA_B[2]    ; 7.621 ;    ;    ; 8.131 ;
; SW[0]      ; VGA_B[3]    ; 7.885 ;    ;    ; 8.382 ;
; SW[0]      ; VGA_G[0]    ; 7.781 ;    ;    ; 8.280 ;
; SW[0]      ; VGA_G[1]    ; 8.085 ;    ;    ; 8.608 ;
; SW[0]      ; VGA_G[2]    ; 8.066 ;    ;    ; 8.563 ;
; SW[0]      ; VGA_G[3]    ; 7.771 ;    ;    ; 8.270 ;
; SW[0]      ; VGA_R[0]    ; 7.915 ;    ;    ; 8.437 ;
; SW[0]      ; VGA_R[1]    ; 8.186 ;    ;    ; 8.715 ;
; SW[0]      ; VGA_R[2]    ; 7.895 ;    ;    ; 8.428 ;
; SW[0]      ; VGA_R[3]    ; 7.919 ;    ;    ; 8.436 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; VGA_B[0]    ; 4.409 ;    ;    ; 5.077 ;
; SW[0]      ; VGA_B[1]    ; 4.409 ;    ;    ; 5.077 ;
; SW[0]      ; VGA_B[2]    ; 4.409 ;    ;    ; 5.077 ;
; SW[0]      ; VGA_B[3]    ; 4.554 ;    ;    ; 5.230 ;
; SW[0]      ; VGA_G[0]    ; 4.491 ;    ;    ; 5.162 ;
; SW[0]      ; VGA_G[1]    ; 4.661 ;    ;    ; 5.352 ;
; SW[0]      ; VGA_G[2]    ; 4.637 ;    ;    ; 5.324 ;
; SW[0]      ; VGA_G[3]    ; 4.481 ;    ;    ; 5.152 ;
; SW[0]      ; VGA_R[0]    ; 4.584 ;    ;    ; 5.261 ;
; SW[0]      ; VGA_R[1]    ; 4.722 ;    ;    ; 5.428 ;
; SW[0]      ; VGA_R[2]    ; 4.568 ;    ;    ; 5.253 ;
; SW[0]      ; VGA_R[3]    ; 4.581 ;    ;    ; 5.264 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 280      ; 0        ; 0        ; 0        ;
; CLK_DIV:clock_div1|CLK_out ; CLOCK_50                   ; 1        ; 1        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; CLK_DIV:clock_div1|CLK_out ; CLK_DIV:clock_div1|CLK_out ; 280      ; 0        ; 0        ; 0        ;
; CLK_DIV:clock_div1|CLK_out ; CLOCK_50                   ; 1        ; 1        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 270   ; 270  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu May 23 16:01:25 2024
Info: Command: quartus_sta Lab12_1 -c Lab12_1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab12_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_DIV:clock_div1|CLK_out CLK_DIV:clock_div1|CLK_out
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.430             -18.955 CLK_DIV:clock_div1|CLK_out 
    Info (332119):     0.102               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.125              -0.125 CLOCK_50 
    Info (332119):     0.346               0.000 CLK_DIV:clock_div1|CLK_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 CLOCK_50 
    Info (332119):    -1.000             -20.000 CLK_DIV:clock_div1|CLK_out 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.187             -14.811 CLK_DIV:clock_div1|CLK_out 
    Info (332119):     0.201               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.183              -0.183 CLOCK_50 
    Info (332119):     0.306               0.000 CLK_DIV:clock_div1|CLK_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 CLOCK_50 
    Info (332119):    -1.000             -20.000 CLK_DIV:clock_div1|CLK_out 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.355              -2.644 CLK_DIV:clock_div1|CLK_out 
    Info (332119):     0.291               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.108              -0.108 CLOCK_50 
    Info (332119):     0.186               0.000 CLK_DIV:clock_div1|CLK_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.044 CLOCK_50 
    Info (332119):    -1.000             -20.000 CLK_DIV:clock_div1|CLK_out 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4682 megabytes
    Info: Processing ended: Thu May 23 16:01:27 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


