// Seed: 857722519
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_9;
endmodule
module module_2 #(
    parameter id_7 = 32'd53,
    parameter id_8 = 32'd30,
    parameter id_9 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  input wire id_33;
  input logic [7:0] id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout supply1 id_27;
  output wire id_26;
  input wire id_25;
  module_0 modCall_1 ();
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire _id_9;
  inout wire _id_8;
  input wire _id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_34 = id_2 ^ id_29;
  assign id_27 = -1 - id_32[id_8];
  logic id_35[id_7 : id_9], id_36;
  wire [1 : 1] id_37, id_38, id_39, id_40, id_41, id_42, id_43;
  assign id_34 = id_30 - -1'b0;
  xor primCall (
      id_1,
      id_10,
      id_12,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_24,
      id_25,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_32,
      id_33,
      id_4,
      id_5,
      id_6
  );
endmodule
