{
  "design": {
    "design_info": {
      "boundary_crc": "0x81DBC5F6B93643F0",
      "device": "xc7z020clg400-2",
      "gen_directory": "../../../../EE216BClass.gen/sources_1/bd/Project_Design",
      "name": "Project_Design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "ArrayTop_0": "",
      "CADA_LaneSplit_0": "",
      "CADAConfig_MEMControl": "",
      "blk_mem_gen_0": "",
      "DataIn_MEMControl": "",
      "gControlIn_MEMControl": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_4": "",
      "output_mapper_0": "",
      "DataIn_MEMControl1": "",
      "blk_mem_gen_5": "",
      "HA_1BM_0": "",
      "HA_1BM_1": ""
    },
    "ports": {
      "ComputeDataIn": {
        "direction": "I",
        "left": "1727",
        "right": "0"
      },
      "clk": {
        "direction": "I"
      },
      "dataOut": {
        "direction": "O",
        "left": "143",
        "right": "0"
      },
      "ena": {
        "direction": "O"
      },
      "endLatency": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "gControlIn": {
        "direction": "I",
        "left": "125",
        "right": "0"
      },
      "inputData": {
        "direction": "I",
        "left": "42",
        "right": "0"
      },
      "rst": {
        "direction": "I"
      },
      "startAddr": {
        "direction": "I",
        "left": "4",
        "right": "0"
      },
      "startLatency": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "strideInterval": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "valid": {
        "direction": "I"
      },
      "writeEn": {
        "direction": "I"
      },
      "endLatency1": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "startAddr1": {
        "direction": "I",
        "left": "4",
        "right": "0"
      },
      "startLatency1": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "valid1": {
        "direction": "I"
      },
      "writeEn1": {
        "direction": "I"
      },
      "endLatency2": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "startLatency2": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "valid2": {
        "direction": "I"
      },
      "writeEn2": {
        "direction": "I"
      },
      "startAddr2": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "endLatency3": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "startLatency3": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "valid3": {
        "direction": "I"
      }
    },
    "components": {
      "ArrayTop_0": {
        "vlnv": "xilinx.com:module_ref:ArrayTop:1.0",
        "ip_revision": "1",
        "xci_name": "Project_Design_ArrayTop_0_0",
        "xci_path": "ip\\Project_Design_ArrayTop_0_0\\Project_Design_ArrayTop_0_0.xci",
        "inst_hier_path": "ArrayTop_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ArrayTop",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "dataOut": {
            "direction": "O",
            "left": "143",
            "right": "0"
          },
          "dataIn": {
            "direction": "I",
            "left": "1727",
            "right": "0"
          },
          "configIn": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "controlIn": {
            "direction": "I",
            "left": "35",
            "right": "0"
          },
          "gControlIn": {
            "direction": "I",
            "left": "125",
            "right": "0"
          }
        }
      },
      "CADA_LaneSplit_0": {
        "vlnv": "xilinx.com:module_ref:CADA_LaneSplit:1.0",
        "ip_revision": "1",
        "xci_name": "Project_Design_CADA_LaneSplit_0_0",
        "xci_path": "ip\\Project_Design_CADA_LaneSplit_0_0\\Project_Design_CADA_LaneSplit_0_0.xci",
        "inst_hier_path": "CADA_LaneSplit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CADA_LaneSplit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "dataOut1": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "dataOut2": {
            "direction": "O",
            "left": "35",
            "right": "0"
          },
          "dataIn": {
            "direction": "I",
            "left": "42",
            "right": "0"
          }
        }
      },
      "CADAConfig_MEMControl": {
        "vlnv": "xilinx.com:module_ref:CADA_MEMControl:1.0",
        "ip_revision": "1",
        "xci_name": "Project_Design_CADA_MEMControl_0_0",
        "xci_path": "ip\\Project_Design_CADA_MEMControl_0_0\\Project_Design_CADA_MEMControl_0_0.xci",
        "inst_hier_path": "CADAConfig_MEMControl",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CADA_MEMControl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "valid": {
            "direction": "I"
          },
          "DataIn": {
            "direction": "I",
            "left": "42",
            "right": "0"
          },
          "DataOut": {
            "direction": "O",
            "left": "42",
            "right": "0"
          },
          "addrOut": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "writeEn": {
            "direction": "I"
          },
          "startAddr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "strideInterval": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "startLatency": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "endLatency": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "MEMin": {
            "direction": "I",
            "left": "42",
            "right": "0"
          },
          "MEMout": {
            "direction": "O",
            "left": "42",
            "right": "0"
          },
          "MWMWen": {
            "direction": "O"
          },
          "MEMEn": {
            "direction": "O"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "Project_Design_blk_mem_gen_0_0",
        "xci_path": "ip\\Project_Design_blk_mem_gen_0_0\\Project_Design_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Memory_Type": {
            "value": "Single_Port_RAM"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "32"
          },
          "Write_Width_A": {
            "value": "43"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "DataIn_MEMControl": {
        "vlnv": "xilinx.com:module_ref:CADA_MEMControl:1.0",
        "ip_revision": "1",
        "xci_name": "Project_Design_CADA_MEMControl_0_1",
        "xci_path": "ip\\Project_Design_CADA_MEMControl_0_1\\Project_Design_CADA_MEMControl_0_1.xci",
        "inst_hier_path": "DataIn_MEMControl",
        "parameters": {
          "Data_bitWidth": {
            "value": "1728"
          },
          "addr_BW": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CADA_MEMControl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "valid": {
            "direction": "I"
          },
          "DataIn": {
            "direction": "I",
            "left": "1727",
            "right": "0"
          },
          "DataOut": {
            "direction": "O",
            "left": "1727",
            "right": "0"
          },
          "addrOut": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "writeEn": {
            "direction": "I"
          },
          "startAddr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "strideInterval": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "startLatency": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "endLatency": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "MEMin": {
            "direction": "I",
            "left": "1727",
            "right": "0"
          },
          "MEMout": {
            "direction": "O",
            "left": "1727",
            "right": "0"
          },
          "MWMWen": {
            "direction": "O"
          },
          "MEMEn": {
            "direction": "O"
          }
        }
      },
      "gControlIn_MEMControl": {
        "vlnv": "xilinx.com:module_ref:CADA_MEMControl:1.0",
        "ip_revision": "1",
        "xci_name": "Project_Design_CADA_MEMControl_1_0",
        "xci_path": "ip\\Project_Design_CADA_MEMControl_1_0\\Project_Design_CADA_MEMControl_1_0.xci",
        "inst_hier_path": "gControlIn_MEMControl",
        "parameters": {
          "Data_bitWidth": {
            "value": "126"
          },
          "addr_BW": {
            "value": "5"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CADA_MEMControl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "valid": {
            "direction": "I"
          },
          "DataIn": {
            "direction": "I",
            "left": "125",
            "right": "0"
          },
          "DataOut": {
            "direction": "O",
            "left": "125",
            "right": "0"
          },
          "addrOut": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "writeEn": {
            "direction": "I"
          },
          "startAddr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "strideInterval": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "startLatency": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "endLatency": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "MEMin": {
            "direction": "I",
            "left": "125",
            "right": "0"
          },
          "MEMout": {
            "direction": "O",
            "left": "125",
            "right": "0"
          },
          "MWMWen": {
            "direction": "O"
          },
          "MEMEn": {
            "direction": "O"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "Project_Design_blk_mem_gen_0_1",
        "xci_path": "ip\\Project_Design_blk_mem_gen_0_1\\Project_Design_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Memory_Type": {
            "value": "Single_Port_RAM"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "32"
          },
          "Write_Width_A": {
            "value": "126"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_4": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "Project_Design_blk_mem_gen_3_0",
        "xci_path": "ip\\Project_Design_blk_mem_gen_3_0\\Project_Design_blk_mem_gen_3_0.xci",
        "inst_hier_path": "blk_mem_gen_4",
        "parameters": {
          "Memory_Type": {
            "value": "Single_Port_RAM"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "1728"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "output_mapper_0": {
        "vlnv": "xilinx.com:module_ref:output_mapper:1.0",
        "ip_revision": "1",
        "xci_name": "Project_Design_output_mapper_0_0",
        "xci_path": "ip\\Project_Design_output_mapper_0_0\\Project_Design_output_mapper_0_0.xci",
        "inst_hier_path": "output_mapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "output_mapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "valid": {
            "direction": "I"
          },
          "writeEn": {
            "direction": "I"
          },
          "dataIn": {
            "direction": "I",
            "left": "143",
            "right": "0"
          },
          "outDataOut": {
            "direction": "O",
            "left": "1727",
            "right": "0"
          },
          "startAddr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "done": {
            "direction": "O"
          },
          "condition": {
            "direction": "O"
          }
        }
      },
      "DataIn_MEMControl1": {
        "vlnv": "xilinx.com:module_ref:CADA_MEMControl:1.0",
        "ip_revision": "1",
        "xci_name": "Project_Design_DataIn_MEMControl_0",
        "xci_path": "ip\\Project_Design_DataIn_MEMControl_0\\Project_Design_DataIn_MEMControl_0.xci",
        "inst_hier_path": "DataIn_MEMControl1",
        "parameters": {
          "Data_bitWidth": {
            "value": "1728"
          },
          "addr_BW": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CADA_MEMControl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "valid": {
            "direction": "I"
          },
          "DataIn": {
            "direction": "I",
            "left": "1727",
            "right": "0"
          },
          "DataOut": {
            "direction": "O",
            "left": "1727",
            "right": "0"
          },
          "addrOut": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "writeEn": {
            "direction": "I"
          },
          "startAddr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "strideInterval": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "startLatency": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "endLatency": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "MEMin": {
            "direction": "I",
            "left": "1727",
            "right": "0"
          },
          "MEMout": {
            "direction": "O",
            "left": "1727",
            "right": "0"
          },
          "MWMWen": {
            "direction": "O"
          },
          "MEMEn": {
            "direction": "O"
          }
        }
      },
      "blk_mem_gen_5": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "Project_Design_blk_mem_gen_4_0",
        "xci_path": "ip\\Project_Design_blk_mem_gen_4_0\\Project_Design_blk_mem_gen_4_0.xci",
        "inst_hier_path": "blk_mem_gen_5",
        "parameters": {
          "Memory_Type": {
            "value": "Single_Port_RAM"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "256"
          },
          "Write_Width_A": {
            "value": "1728"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "HA_1BM_0": {
        "vlnv": "xilinx.com:module_ref:HA_1BM:1.0",
        "ip_revision": "1",
        "xci_name": "Project_Design_HA_1BM_0_0",
        "xci_path": "ip\\Project_Design_HA_1BM_0_0\\Project_Design_HA_1BM_0_0.xci",
        "inst_hier_path": "HA_1BM_0",
        "parameters": {
          "Mux_BW": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "HA_1BM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "DataIn_1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "DataIn_2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "DataOut_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "HA_1BM_1": {
        "vlnv": "xilinx.com:module_ref:HA_1BM:1.0",
        "ip_revision": "1",
        "xci_name": "Project_Design_HA_1BM_1_0",
        "xci_path": "ip\\Project_Design_HA_1BM_1_0\\Project_Design_HA_1BM_1_0.xci",
        "inst_hier_path": "HA_1BM_1",
        "parameters": {
          "Mux_BW": {
            "value": "1728"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "HA_1BM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "DataIn_1": {
            "direction": "I",
            "left": "1727",
            "right": "0"
          },
          "DataIn_2": {
            "direction": "I",
            "left": "1727",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "DataOut_1": {
            "direction": "O",
            "left": "1727",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "ArrayTop_0_dataOut": {
        "ports": [
          "ArrayTop_0/dataOut",
          "dataOut",
          "output_mapper_0/dataIn"
        ]
      },
      "CADA_LaneSplit_0_dataOut1": {
        "ports": [
          "CADA_LaneSplit_0/dataOut1",
          "ArrayTop_0/configIn"
        ]
      },
      "CADA_LaneSplit_0_dataOut2": {
        "ports": [
          "CADA_LaneSplit_0/dataOut2",
          "ArrayTop_0/controlIn"
        ]
      },
      "CADA_MEMControl_0_DataOut": {
        "ports": [
          "CADAConfig_MEMControl/DataOut",
          "CADA_LaneSplit_0/dataIn"
        ]
      },
      "CADA_MEMControl_0_MEMEn": {
        "ports": [
          "CADAConfig_MEMControl/MEMEn",
          "blk_mem_gen_0/ena",
          "ena"
        ]
      },
      "CADA_MEMControl_0_MEMout": {
        "ports": [
          "CADAConfig_MEMControl/MEMout",
          "blk_mem_gen_0/dina"
        ]
      },
      "CADA_MEMControl_0_MWMWen": {
        "ports": [
          "CADAConfig_MEMControl/MWMWen",
          "blk_mem_gen_0/wea"
        ]
      },
      "CADA_MEMControl_0_addrOut": {
        "ports": [
          "CADAConfig_MEMControl/addrOut",
          "blk_mem_gen_0/addra"
        ]
      },
      "CADA_MEMControl_2_DataOut": {
        "ports": [
          "gControlIn_MEMControl/DataOut",
          "ArrayTop_0/gControlIn"
        ]
      },
      "CADA_MEMControl_2_MEMEn": {
        "ports": [
          "gControlIn_MEMControl/MEMEn",
          "blk_mem_gen_1/ena"
        ]
      },
      "CADA_MEMControl_2_MEMout": {
        "ports": [
          "gControlIn_MEMControl/MEMout",
          "blk_mem_gen_1/dina"
        ]
      },
      "CADA_MEMControl_2_MWMWen": {
        "ports": [
          "gControlIn_MEMControl/MWMWen",
          "blk_mem_gen_1/wea"
        ]
      },
      "CADA_MEMControl_2_addrOut": {
        "ports": [
          "gControlIn_MEMControl/addrOut",
          "blk_mem_gen_1/addra"
        ]
      },
      "ComputeDataIn_1": {
        "ports": [
          "ComputeDataIn",
          "DataIn_MEMControl/DataIn"
        ]
      },
      "DataIn_MEMControl1_DataOut": {
        "ports": [
          "DataIn_MEMControl1/DataOut",
          "HA_1BM_1/DataIn_2"
        ]
      },
      "DataIn_MEMControl1_MEMEn": {
        "ports": [
          "DataIn_MEMControl1/MEMEn",
          "blk_mem_gen_5/ena"
        ]
      },
      "DataIn_MEMControl1_MEMout": {
        "ports": [
          "DataIn_MEMControl1/MEMout",
          "blk_mem_gen_5/dina"
        ]
      },
      "DataIn_MEMControl1_MWMWen": {
        "ports": [
          "DataIn_MEMControl1/MWMWen",
          "blk_mem_gen_5/wea"
        ]
      },
      "DataIn_MEMControl1_addrOut": {
        "ports": [
          "DataIn_MEMControl1/addrOut",
          "blk_mem_gen_5/addra"
        ]
      },
      "DataIn_MEMControl_DataOut": {
        "ports": [
          "DataIn_MEMControl/DataOut",
          "HA_1BM_1/DataIn_1"
        ]
      },
      "DataIn_MEMControl_MEMEn": {
        "ports": [
          "DataIn_MEMControl/MEMEn",
          "blk_mem_gen_4/ena"
        ]
      },
      "DataIn_MEMControl_MEMout": {
        "ports": [
          "DataIn_MEMControl/MEMout",
          "blk_mem_gen_4/dina"
        ]
      },
      "DataIn_MEMControl_MWMWen": {
        "ports": [
          "DataIn_MEMControl/MWMWen",
          "blk_mem_gen_4/wea"
        ]
      },
      "DataIn_MEMControl_addrOut": {
        "ports": [
          "DataIn_MEMControl/addrOut",
          "blk_mem_gen_4/addra"
        ]
      },
      "HA_1BM_0_DataOut_1": {
        "ports": [
          "HA_1BM_0/DataOut_1",
          "DataIn_MEMControl1/valid"
        ]
      },
      "HA_1BM_1_DataOut_1": {
        "ports": [
          "HA_1BM_1/DataOut_1",
          "ArrayTop_0/dataIn"
        ]
      },
      "Net": {
        "ports": [
          "writeEn2",
          "DataIn_MEMControl/writeEn",
          "output_mapper_0/writeEn"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "CADAConfig_MEMControl/MEMin"
        ]
      },
      "blk_mem_gen_1_douta": {
        "ports": [
          "blk_mem_gen_1/douta",
          "gControlIn_MEMControl/MEMin"
        ]
      },
      "blk_mem_gen_4_douta": {
        "ports": [
          "blk_mem_gen_4/douta",
          "DataIn_MEMControl/MEMin"
        ]
      },
      "blk_mem_gen_5_douta": {
        "ports": [
          "blk_mem_gen_5/douta",
          "DataIn_MEMControl1/MEMin"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "CADAConfig_MEMControl/clk",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_1/clka",
          "blk_mem_gen_4/clka",
          "ArrayTop_0/clk",
          "gControlIn_MEMControl/clk",
          "DataIn_MEMControl/clk",
          "blk_mem_gen_5/clka",
          "DataIn_MEMControl1/clk",
          "output_mapper_0/clk"
        ]
      },
      "endLatency1_1": {
        "ports": [
          "endLatency1",
          "gControlIn_MEMControl/endLatency"
        ]
      },
      "endLatency2_1": {
        "ports": [
          "endLatency2",
          "DataIn_MEMControl/endLatency"
        ]
      },
      "endLatency3_1": {
        "ports": [
          "endLatency3",
          "DataIn_MEMControl1/endLatency"
        ]
      },
      "endLatency_1": {
        "ports": [
          "endLatency",
          "CADAConfig_MEMControl/endLatency"
        ]
      },
      "gControlIn_1": {
        "ports": [
          "gControlIn",
          "gControlIn_MEMControl/DataIn"
        ]
      },
      "inputData_1": {
        "ports": [
          "inputData",
          "CADAConfig_MEMControl/DataIn"
        ]
      },
      "output_mapper_0_condition": {
        "ports": [
          "output_mapper_0/condition",
          "HA_1BM_0/DataIn_2",
          "HA_1BM_0/sel",
          "DataIn_MEMControl1/writeEn"
        ]
      },
      "output_mapper_0_done": {
        "ports": [
          "output_mapper_0/done",
          "HA_1BM_1/sel"
        ]
      },
      "output_mapper_0_outDataOut": {
        "ports": [
          "output_mapper_0/outDataOut",
          "DataIn_MEMControl1/DataIn"
        ]
      },
      "output_mapper_0_startAddr": {
        "ports": [
          "output_mapper_0/startAddr",
          "DataIn_MEMControl1/startAddr"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "CADAConfig_MEMControl/rst",
          "blk_mem_gen_0/rsta",
          "blk_mem_gen_1/rsta",
          "blk_mem_gen_4/rsta",
          "ArrayTop_0/rst",
          "gControlIn_MEMControl/rst",
          "DataIn_MEMControl/rst",
          "DataIn_MEMControl1/rst",
          "blk_mem_gen_5/rsta",
          "output_mapper_0/reset"
        ]
      },
      "startAddr1_1": {
        "ports": [
          "startAddr1",
          "gControlIn_MEMControl/startAddr"
        ]
      },
      "startAddr2_1": {
        "ports": [
          "startAddr2",
          "DataIn_MEMControl/startAddr"
        ]
      },
      "startAddr_1": {
        "ports": [
          "startAddr",
          "CADAConfig_MEMControl/startAddr"
        ]
      },
      "startLatency1_1": {
        "ports": [
          "startLatency1",
          "gControlIn_MEMControl/startLatency"
        ]
      },
      "startLatency2_1": {
        "ports": [
          "startLatency2",
          "DataIn_MEMControl/startLatency"
        ]
      },
      "startLatency3_1": {
        "ports": [
          "startLatency3",
          "DataIn_MEMControl1/startLatency"
        ]
      },
      "startLatency_1": {
        "ports": [
          "startLatency",
          "CADAConfig_MEMControl/startLatency"
        ]
      },
      "strideInterval_1": {
        "ports": [
          "strideInterval",
          "CADAConfig_MEMControl/strideInterval",
          "DataIn_MEMControl/strideInterval",
          "gControlIn_MEMControl/strideInterval",
          "DataIn_MEMControl1/strideInterval"
        ]
      },
      "valid1_1": {
        "ports": [
          "valid1",
          "gControlIn_MEMControl/valid"
        ]
      },
      "valid2_1": {
        "ports": [
          "valid2",
          "DataIn_MEMControl/valid",
          "output_mapper_0/valid"
        ]
      },
      "valid3_1": {
        "ports": [
          "valid3",
          "HA_1BM_0/DataIn_1"
        ]
      },
      "valid_1": {
        "ports": [
          "valid",
          "CADAConfig_MEMControl/valid"
        ]
      },
      "writeEn1_1": {
        "ports": [
          "writeEn1",
          "gControlIn_MEMControl/writeEn"
        ]
      },
      "writeEn_1": {
        "ports": [
          "writeEn",
          "CADAConfig_MEMControl/writeEn"
        ]
      }
    }
  }
}