{"kind":"symbol","sections":[],"relationshipsSections":[{"title":"Conforms To","identifiers":["doc:\/\/VHDLParsing\/Se","doc:\/\/VHDLParsing\/SE","doc:\/\/VHDLParsing\/SQ","doc:\/\/VHDLParsing\/SH","doc:\/\/VHDLParsing\/SY","doc:\/\/VHDLParsing\/s8SendableP"],"type":"conformsTo","kind":"relationships"}],"seeAlsoSections":[{"title":"Entity and Architecture Definitions","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage"],"generated":true}],"abstract":[{"type":"text","text":"A file containing "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code."}],"variants":[{"paths":["\/documentation\/vhdlparsing\/vhdlfile"],"traits":[{"interfaceLanguage":"swift"}]}],"topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/init(architectures:entities:includes:packages:packageBodies:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/init(rawValue:)"]},{"title":"Instance Properties","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/architectures","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/entities","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/includes","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/packageBodies","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/packages","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/rawValue"]},{"title":"Default Implementations","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/Equatable-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/RawRepresentable-Implementations"],"generated":true}],"metadata":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"title":"VHDLFile","modules":[{"name":"VHDLParsing"}],"roleHeading":"Structure","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"externalID":"s:11VHDLParsing8VHDLFileV","symbolKind":"struct"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","kind":"identifier"}],"languages":["swift"]}]}],"schemaVersion":{"patch":0,"minor":3,"major":0},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile","interfaceLanguage":"swift"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/RawRepresentable-Implementations":{"type":"topic","role":"collectionGroup","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/RawRepresentable-Implementations","abstract":[],"kind":"article","title":"RawRepresentable Implementations","url":"\/documentation\/vhdlparsing\/vhdlfile\/rawrepresentable-implementations"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/entities":{"type":"topic","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/entities","abstract":[{"text":"The entities in the file.","type":"text"}],"kind":"symbol","title":"entities","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"entities"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV"},{"kind":"text","text":"]"}],"url":"\/documentation\/vhdlparsing\/vhdlfile\/entities"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture":{"kind":"symbol","abstract":[{"type":"text","text":"An architecture block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Architecture"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Architecture"}],"type":"topic","title":"Architecture","url":"\/documentation\/vhdlparsing\/architecture"},"doc://VHDLParsing/documentation/VHDLParsing/Entity":{"navigatorTitle":[{"kind":"identifier","text":"Entity"}],"url":"\/documentation\/vhdlparsing\/entity","role":"symbol","type":"topic","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" entity statement."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","title":"Entity"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody":{"kind":"symbol","abstract":[{"type":"text","text":"A package body implementation."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PackageBody"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PackageBody"}],"type":"topic","title":"PackageBody","url":"\/documentation\/vhdlparsing\/packagebody"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/packages":{"type":"topic","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/packages","abstract":[{"text":"The packages in the file.","type":"text"}],"kind":"symbol","title":"packages","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"packages"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"VHDLPackage","preciseIdentifier":"s:11VHDLParsing11VHDLPackageV"},{"kind":"text","text":"]"}],"url":"\/documentation\/vhdlparsing\/vhdlfile\/packages"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/architectures":{"kind":"symbol","abstract":[{"type":"text","text":"The architectures in the file."}],"role":"symbol","type":"topic","title":"architectures","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectures","kind":"identifier"},{"text":": [","kind":"text"},{"kind":"typeIdentifier","text":"Architecture","preciseIdentifier":"s:11VHDLParsing12ArchitectureV"},{"kind":"text","text":"]"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/architectures","url":"\/documentation\/vhdlparsing\/vhdlfile\/architectures"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/init(rawValue:)":{"kind":"symbol","abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"VHDLFile"},{"type":"text","text":" from the "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code within it."}],"role":"symbol","type":"topic","title":"init(rawValue:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/init(rawValue:)","url":"\/documentation\/vhdlparsing\/vhdlfile\/init(rawvalue:)"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/rawValue":{"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/rawValue","role":"symbol","kind":"symbol","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"preciseIdentifier":"s:SS","kind":"typeIdentifier","text":"String"}],"title":"rawValue","url":"\/documentation\/vhdlparsing\/vhdlfile\/rawvalue","abstract":[{"type":"text","text":"The equivalent "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code for this file."}]},"doc://VHDLParsing/Se":{"type":"unresolvable","title":"Swift.Decodable","identifier":"doc:\/\/VHDLParsing\/Se"},"doc://VHDLParsing/SQ":{"type":"unresolvable","title":"Swift.Equatable","identifier":"doc:\/\/VHDLParsing\/SQ"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"type":"topic","kind":"symbol","title":"VHDLFile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"url":"\/documentation\/vhdlparsing\/vhdlfile","abstract":[{"text":"A file containing ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/init(architectures:entities:includes:packages:packageBodies:)":{"kind":"symbol","abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"VHDLFile"},{"type":"text","text":" from the given parameters."}],"role":"symbol","type":"topic","title":"init(architectures:entities:includes:packages:packageBodies:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"architectures","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12ArchitectureV","kind":"typeIdentifier","text":"Architecture"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"entities"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"typeIdentifier","text":"Entity"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"packages"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing11VHDLPackageV","kind":"typeIdentifier","text":"VHDLPackage"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"packageBodies"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing11PackageBodyV","kind":"typeIdentifier","text":"PackageBody"},{"kind":"text","text":"])"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/init(architectures:entities:includes:packages:packageBodies:)","url":"\/documentation\/vhdlparsing\/vhdlfile\/init(architectures:entities:includes:packages:packagebodies:)"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/packageBodies":{"kind":"symbol","abstract":[{"text":"The package bodies in this file.","type":"text"}],"role":"symbol","type":"topic","title":"packageBodies","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"packageBodies"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing11PackageBodyV","kind":"typeIdentifier","text":"PackageBody"},{"kind":"text","text":"]"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/packageBodies","url":"\/documentation\/vhdlparsing\/vhdlfile\/packagebodies"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage":{"kind":"symbol","abstract":[{"type":"text","text":"A struct representing a package definition in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"VHDLPackage"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLPackage"}],"type":"topic","title":"VHDLPackage","url":"\/documentation\/vhdlparsing\/vhdlpackage"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/Equatable-Implementations":{"kind":"article","title":"Equatable Implementations","role":"collectionGroup","abstract":[],"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/Equatable-Implementations","url":"\/documentation\/vhdlparsing\/vhdlfile\/equatable-implementations"},"doc://VHDLParsing/SH":{"type":"unresolvable","title":"Swift.Hashable","identifier":"doc:\/\/VHDLParsing\/SH"},"doc://VHDLParsing/SY":{"type":"unresolvable","title":"Swift.RawRepresentable","identifier":"doc:\/\/VHDLParsing\/SY"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/SE":{"type":"unresolvable","title":"Swift.Encodable","identifier":"doc:\/\/VHDLParsing\/SE"},"doc://VHDLParsing/s8SendableP":{"type":"unresolvable","title":"Swift.Sendable","identifier":"doc:\/\/VHDLParsing\/s8SendableP"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/includes":{"kind":"symbol","abstract":[{"text":"The includes in the file.","type":"text"}],"role":"symbol","type":"topic","title":"includes","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":"]"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/includes","url":"\/documentation\/vhdlparsing\/vhdlfile\/includes"}}}