--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf
top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! camera_ent/ack_db_state_OR_49_o   SLICE_X9Y8.B      SLICE_X9Y8.B3    !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4213 paths analyzed, 1041 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.720ns.
--------------------------------------------------------------------------------

Paths for end point camera_ent/frame_ent/Mram_ram28 (RAMB16_X1Y30.ADDRB10), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_11 (FF)
  Destination:          camera_ent/frame_ent/Mram_ram28 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.630ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.750 - 0.805)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_11 to camera_ent/frame_ent/Mram_ram28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.CQ       Tcko                  0.430   imx51_wb_16/address<12>
                                                       imx51_wb_16/address_11
    SLICE_X10Y15.A1      net (fanout=3)        2.314   imx51_wb_16/address<11>
    SLICE_X10Y15.AMUX    Topaa                 0.449   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_lut<11>_INV_0
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
    SLICE_X11Y15.B1      net (fanout=1)        0.729   camera_ent/GND_26_o_GND_26_o_sub_1_OUT<11>
    SLICE_X11Y15.B       Tilo                  0.259   camera_ent/mem_addr<14>
                                                       camera_ent/Mmux_mem_addr21
    RAMB16_X1Y30.ADDRB10 net (fanout=32)       5.049   camera_ent/mem_addr<11>
    RAMB16_X1Y30.CLKB    Trcck_ADDRB           0.400   camera_ent/frame_ent/Mram_ram28
                                                       camera_ent/frame_ent/Mram_ram28
    -------------------------------------------------  ---------------------------
    Total                                      9.630ns (1.538ns logic, 8.092ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_8 (FF)
  Destination:          camera_ent/frame_ent/Mram_ram28 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      8.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.750 - 0.801)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_8 to camera_ent/frame_ent/Mram_ram28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y5.DQ       Tcko                  0.476   imx51_wb_16/address<8>
                                                       imx51_wb_16/address_8
    SLICE_X10Y14.B3      net (fanout=3)        1.259   imx51_wb_16/address<8>
    SLICE_X10Y14.COUT    Topcyb                0.448   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_lut<8>_INV_0
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.AMUX    Tcina                 0.210   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
    SLICE_X11Y15.B1      net (fanout=1)        0.729   camera_ent/GND_26_o_GND_26_o_sub_1_OUT<11>
    SLICE_X11Y15.B       Tilo                  0.259   camera_ent/mem_addr<14>
                                                       camera_ent/Mmux_mem_addr21
    RAMB16_X1Y30.ADDRB10 net (fanout=32)       5.049   camera_ent/mem_addr<11>
    RAMB16_X1Y30.CLKB    Trcck_ADDRB           0.400   camera_ent/frame_ent/Mram_ram28
                                                       camera_ent/frame_ent/Mram_ram28
    -------------------------------------------------  ---------------------------
    Total                                      8.833ns (1.793ns logic, 7.040ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_9 (FF)
  Destination:          camera_ent/frame_ent/Mram_ram28 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      8.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.750 - 0.805)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_9 to camera_ent/frame_ent/Mram_ram28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.AQ       Tcko                  0.430   imx51_wb_16/address<12>
                                                       imx51_wb_16/address_9
    SLICE_X10Y14.C3      net (fanout=3)        1.291   imx51_wb_16/address<9>
    SLICE_X10Y14.COUT    Topcyc                0.325   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_lut<9>_INV_0
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.AMUX    Tcina                 0.210   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
    SLICE_X11Y15.B1      net (fanout=1)        0.729   camera_ent/GND_26_o_GND_26_o_sub_1_OUT<11>
    SLICE_X11Y15.B       Tilo                  0.259   camera_ent/mem_addr<14>
                                                       camera_ent/Mmux_mem_addr21
    RAMB16_X1Y30.ADDRB10 net (fanout=32)       5.049   camera_ent/mem_addr<11>
    RAMB16_X1Y30.CLKB    Trcck_ADDRB           0.400   camera_ent/frame_ent/Mram_ram28
                                                       camera_ent/frame_ent/Mram_ram28
    -------------------------------------------------  ---------------------------
    Total                                      8.696ns (1.624ns logic, 7.072ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point camera_ent/frame_ent/Mram_ram27 (RAMB16_X1Y28.ADDRB10), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_11 (FF)
  Destination:          camera_ent/frame_ent/Mram_ram27 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.741 - 0.805)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_11 to camera_ent/frame_ent/Mram_ram27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.CQ       Tcko                  0.430   imx51_wb_16/address<12>
                                                       imx51_wb_16/address_11
    SLICE_X10Y15.A1      net (fanout=3)        2.314   imx51_wb_16/address<11>
    SLICE_X10Y15.AMUX    Topaa                 0.449   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_lut<11>_INV_0
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
    SLICE_X11Y15.B1      net (fanout=1)        0.729   camera_ent/GND_26_o_GND_26_o_sub_1_OUT<11>
    SLICE_X11Y15.B       Tilo                  0.259   camera_ent/mem_addr<14>
                                                       camera_ent/Mmux_mem_addr21
    RAMB16_X1Y28.ADDRB10 net (fanout=32)       4.813   camera_ent/mem_addr<11>
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.400   camera_ent/frame_ent/Mram_ram27
                                                       camera_ent/frame_ent/Mram_ram27
    -------------------------------------------------  ---------------------------
    Total                                      9.394ns (1.538ns logic, 7.856ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_8 (FF)
  Destination:          camera_ent/frame_ent/Mram_ram27 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      8.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.741 - 0.801)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_8 to camera_ent/frame_ent/Mram_ram27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y5.DQ       Tcko                  0.476   imx51_wb_16/address<8>
                                                       imx51_wb_16/address_8
    SLICE_X10Y14.B3      net (fanout=3)        1.259   imx51_wb_16/address<8>
    SLICE_X10Y14.COUT    Topcyb                0.448   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_lut<8>_INV_0
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.AMUX    Tcina                 0.210   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
    SLICE_X11Y15.B1      net (fanout=1)        0.729   camera_ent/GND_26_o_GND_26_o_sub_1_OUT<11>
    SLICE_X11Y15.B       Tilo                  0.259   camera_ent/mem_addr<14>
                                                       camera_ent/Mmux_mem_addr21
    RAMB16_X1Y28.ADDRB10 net (fanout=32)       4.813   camera_ent/mem_addr<11>
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.400   camera_ent/frame_ent/Mram_ram27
                                                       camera_ent/frame_ent/Mram_ram27
    -------------------------------------------------  ---------------------------
    Total                                      8.597ns (1.793ns logic, 6.804ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_9 (FF)
  Destination:          camera_ent/frame_ent/Mram_ram27 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      8.460ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.741 - 0.805)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_9 to camera_ent/frame_ent/Mram_ram27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.AQ       Tcko                  0.430   imx51_wb_16/address<12>
                                                       imx51_wb_16/address_9
    SLICE_X10Y14.C3      net (fanout=3)        1.291   imx51_wb_16/address<9>
    SLICE_X10Y14.COUT    Topcyc                0.325   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_lut<9>_INV_0
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.AMUX    Tcina                 0.210   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
    SLICE_X11Y15.B1      net (fanout=1)        0.729   camera_ent/GND_26_o_GND_26_o_sub_1_OUT<11>
    SLICE_X11Y15.B       Tilo                  0.259   camera_ent/mem_addr<14>
                                                       camera_ent/Mmux_mem_addr21
    RAMB16_X1Y28.ADDRB10 net (fanout=32)       4.813   camera_ent/mem_addr<11>
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.400   camera_ent/frame_ent/Mram_ram27
                                                       camera_ent/frame_ent/Mram_ram27
    -------------------------------------------------  ---------------------------
    Total                                      8.460ns (1.624ns logic, 6.836ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point camera_ent/frame_ent/Mram_ram32 (RAMB16_X0Y30.ADDRB12), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_11 (FF)
  Destination:          camera_ent/frame_ent/Mram_ram32 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.255ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.792 - 0.805)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_11 to camera_ent/frame_ent/Mram_ram32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.CQ       Tcko                  0.430   imx51_wb_16/address<12>
                                                       imx51_wb_16/address_11
    SLICE_X10Y15.A1      net (fanout=3)        2.314   imx51_wb_16/address<11>
    SLICE_X10Y15.CMUX    Topac                 0.636   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_lut<11>_INV_0
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
    SLICE_X11Y11.B4      net (fanout=1)        0.958   camera_ent/GND_26_o_GND_26_o_sub_1_OUT<13>
    SLICE_X11Y11.B       Tilo                  0.259   imx51_wb_16/address<4>
                                                       camera_ent/Mmux_mem_addr41
    RAMB16_X0Y30.ADDRB12 net (fanout=32)       4.258   camera_ent/mem_addr<13>
    RAMB16_X0Y30.CLKB    Trcck_ADDRB           0.400   camera_ent/frame_ent/Mram_ram32
                                                       camera_ent/frame_ent/Mram_ram32
    -------------------------------------------------  ---------------------------
    Total                                      9.255ns (1.725ns logic, 7.530ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_8 (FF)
  Destination:          camera_ent/frame_ent/Mram_ram32 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      8.350ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.792 - 0.801)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_8 to camera_ent/frame_ent/Mram_ram32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y5.DQ       Tcko                  0.476   imx51_wb_16/address<8>
                                                       imx51_wb_16/address_8
    SLICE_X10Y14.B3      net (fanout=3)        1.259   imx51_wb_16/address<8>
    SLICE_X10Y14.COUT    Topcyb                0.448   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_lut<8>_INV_0
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<10>
    SLICE_X10Y15.CMUX    Tcinc                 0.289   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
    SLICE_X11Y11.B4      net (fanout=1)        0.958   camera_ent/GND_26_o_GND_26_o_sub_1_OUT<13>
    SLICE_X11Y11.B       Tilo                  0.259   imx51_wb_16/address<4>
                                                       camera_ent/Mmux_mem_addr41
    RAMB16_X0Y30.ADDRB12 net (fanout=32)       4.258   camera_ent/mem_addr<13>
    RAMB16_X0Y30.CLKB    Trcck_ADDRB           0.400   camera_ent/frame_ent/Mram_ram32
                                                       camera_ent/frame_ent/Mram_ram32
    -------------------------------------------------  ---------------------------
    Total                                      8.350ns (1.872ns logic, 6.478ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_12 (FF)
  Destination:          camera_ent/frame_ent/Mram_ram32 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      8.233ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.792 - 0.805)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_12 to camera_ent/frame_ent/Mram_ram32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.DQ       Tcko                  0.430   imx51_wb_16/address<12>
                                                       imx51_wb_16/address_12
    SLICE_X10Y15.B3      net (fanout=3)        1.315   imx51_wb_16/address<12>
    SLICE_X10Y15.CMUX    Topbc                 0.613   camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_lut<12>_INV_0
                                                       camera_ent/Msub_GND_26_o_GND_26_o_sub_1_OUT<15:0>_cy<14>
    SLICE_X11Y11.B4      net (fanout=1)        0.958   camera_ent/GND_26_o_GND_26_o_sub_1_OUT<13>
    SLICE_X11Y11.B       Tilo                  0.259   imx51_wb_16/address<4>
                                                       camera_ent/Mmux_mem_addr41
    RAMB16_X0Y30.ADDRB12 net (fanout=32)       4.258   camera_ent/mem_addr<13>
    RAMB16_X0Y30.CLKB    Trcck_ADDRB           0.400   camera_ent/frame_ent/Mram_ram32
                                                       camera_ent/frame_ent/Mram_ram32
    -------------------------------------------------  ---------------------------
    Total                                      8.233ns (1.702ns logic, 6.531ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point irq_manager/irq_mask_5 (SLICE_X6Y7.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imx51_wb_16/writedata_5 (FF)
  Destination:          irq_manager/irq_mask_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imx51_wb_16/writedata_5 to irq_manager/irq_mask_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.BQ        Tcko                  0.198   imx51_wb_16/writedata<7>
                                                       imx51_wb_16/writedata_5
    SLICE_X6Y7.C4        net (fanout=1)        0.113   imx51_wb_16/writedata<5>
    SLICE_X6Y7.CLK       Tah         (-Th)    -0.121   irq_manager/irq_mask<6>
                                                       imx51_wb_16/Mmux_wbm_writedata121
                                                       irq_manager/irq_mask_5
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.319ns logic, 0.113ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point irq_manager/readdata_12 (SLICE_X13Y4.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               irq_manager/readdata_12 (FF)
  Destination:          irq_manager/readdata_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: irq_manager/readdata_12 to irq_manager/readdata_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.AQ       Tcko                  0.198   irq_manager/readdata<15>
                                                       irq_manager/readdata_12
    SLICE_X13Y4.A6       net (fanout=2)        0.023   irq_manager/readdata<12>
    SLICE_X13Y4.CLK      Tah         (-Th)    -0.215   irq_manager/readdata<15>
                                                       irq_manager/readdata_12_dpot
                                                       irq_manager/readdata_12
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point irq_manager/readdata_15 (SLICE_X13Y4.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               irq_manager/readdata_15 (FF)
  Destination:          irq_manager/readdata_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: irq_manager/readdata_15 to irq_manager/readdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.DQ       Tcko                  0.198   irq_manager/readdata<15>
                                                       irq_manager/readdata_15
    SLICE_X13Y4.D6       net (fanout=2)        0.028   irq_manager/readdata<15>
    SLICE_X13Y4.CLK      Tah         (-Th)    -0.215   irq_manager/readdata<15>
                                                       irq_manager/readdata_15_dpot
                                                       irq_manager/readdata_15
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: camera_ent/frame_ent/Mram_ram10/CLKB
  Logical resource: camera_ent/frame_ent/Mram_ram10/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: camera_ent/frame_ent/Mram_ram11/CLKB
  Logical resource: camera_ent/frame_ent/Mram_ram11/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: camera_ent/frame_ent/Mram_ram12/CLKB
  Logical resource: camera_ent/frame_ent/Mram_ram12/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ext_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_clk        |    9.720|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4213 paths, 0 nets, and 918 connections

Design statistics:
   Minimum period:   9.720ns{1}   (Maximum frequency: 102.881MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 15:57:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 140 MB



