{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:r0BpntZqJG4C", "title": "Selection circuit for accurate memory read operations", "published_by": "US Patent 6,768,679, 2004", "authors": ["BQ Le", "M Achter", "L Cleveland", "P Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18274742236925891862", "cited_by": 368.0, "year": 2004}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:mVmsd5A6BfQC", "title": "Scheme for page erase and erase verify in a non-volatile memory array", "published_by": "US Patent 5,995,417, 1999", "authors": ["PL Chen", "MSC Chung", "SC Hollmer", "V Leung", "BQ Le", "M Yano"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10273552018586072016", "cited_by": 243.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:hC7cP41nSMkC", "title": "Erase verify scheme for NAND flash", "published_by": "US Patent 6,009,014, 1999", "authors": ["SC Hollmer", "CY Hu", "BQ Le", "PL Chen", "J Su", "R Gutala", "C Bill"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13346079613744321293", "cited_by": 159.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:7PzlFSSx8tAC", "title": "Ceiling test mode to characterize the threshold voltage distribution of over programmed memory cells", "published_by": "US Patent 6,370,061, 2002", "authors": ["SK Yachareni", "K Kurihara", "BQ Le", "MSC Chung"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10744765067557362193", "cited_by": 146.0, "year": 2002}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:_FxGoFyzp5QC", "title": "Precharging mechanism and method for NAND-based flash memory devices", "published_by": "US Patent 6,175,523, 2001", "authors": ["A Yang", "S Hollmer", "BQ Le"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3856830885491285445", "cited_by": 137.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:4JMBOYKVnBMC", "title": "Soft program and soft program verify of the core cells in flash memory array", "published_by": "US Patent 6,493,266, 2002", "authors": ["SK Yachareni", "DG Hamilton", "BQ Le", "K Kurihara"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17824045619196468511", "cited_by": 113.0, "year": 2002}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:TQgYirikUcIC", "title": "High-voltage CMOS level shifter", "published_by": "US Patent 5,821,800, 1998", "authors": ["BQ Le", "S Kawamura", "PL Chen", "S Hollmer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14919049479463978724", "cited_by": 104.0, "year": 1998}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:2osOgNQ5qMEC", "title": "A 5.6 MB/s 64Gb 4b/cell NAND flash memory in 43nm CMOS", "published_by": "2009 IEEE International Solid-State Circuits Conference-Digest of Technical\u00a0\u2026, 2009", "authors": ["C Trinh", "N Shibata", "T Nakano", "M Ogawa", "J Sato", "Y Takeyama", "K Isobe", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14161196993456064502", "cited_by": 99.0, "year": 2009}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:hqOjcs7Dif8C", "title": "Drain side sensing scheme for virtual ground flash eprom array with adjacent bit charge and hold", "published_by": "US Patent 6,510,082, 2003", "authors": ["BQ Le", "PL Chen", "MA Van Buskirk", "SK Yachareni", "MSC Chung", "K Kurihara", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5271426607857427275", "cited_by": 85.0, "year": 2003}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:9yKSN-GCB0IC", "title": "A 34 MB/s MLC write throughput 16 Gb NAND with all bit line architecture on 56 nm technology", "published_by": "IEEE Journal of Solid-State Circuits 44 (1), 186-194, 2008", "authors": ["RA Cernea", "L Pham", "F Moogat", "S Chan", "B Le", "Y Li", "S Tsao", "TY Tseng", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13270531265846079548", "cited_by": 75.0, "year": 2008}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:ZeXyd9-uunAC", "title": "Method for improving read margin in a flash memory device", "published_by": "US Patent 6,643,177, 2003", "authors": ["BQ Le", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11414873689857685406", "cited_by": 70.0, "year": 2003}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:roLk4NBRz8UC", "title": "Modulated charge pump with uses an analog to digital converter to compensate for supply voltage variations", "published_by": "US Patent 6,424,570, 2002", "authors": ["BQ Le", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3898139874294668510", "cited_by": 63.0, "year": 2002}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:d1gkVwhDpl0C", "title": "A 120mm2 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology", "published_by": "2008 IEEE International Solid-State Circuits Conference-Digest of Technical\u00a0\u2026, 2008", "authors": ["K Kanda", "M Koyanagi", "T Yamamura", "K Hosono", "M Yoshihara", "T Miwa", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8589769544276299379", "cited_by": 61.0, "year": 2008}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:3fE2CSJIrl8C", "title": "Algorithm dynamic reference programming", "published_by": "US Patent 6,690,602, 2004", "authors": ["BQ Le", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5831611072657877529", "cited_by": 61.0, "year": 2004}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:u5HHmVD_uO8C", "title": "A 34MB/s-program-throughput 16Gb MLC NAND with all-bitline architecture in 56nm", "published_by": "2008 IEEE International Solid-State Circuits Conference-Digest of Technical\u00a0\u2026, 2008", "authors": ["R Cernea", "L Pham", "F Moogat", "S Chan", "B Le", "Y Li", "S Tsao", "TY Tseng", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5400271774201530823", "cited_by": 60.0, "year": 2008}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:ZHo1McVdvXMC", "title": "Resistive RAM endurance: Array-level characterization and correction techniques targeting deep learning applications", "published_by": "IEEE Transactions on Electron Devices 66 (3), 1281-1288, 2019", "authors": ["A Grossi", "E Vianello", "MM Sabry", "M Barlas", "L Grenouillet", "J Coignus", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9012544782613626592", "cited_by": 54.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:YFjsv_pBGBYC", "title": "Resistive RAM With Multiple Bits Per Cell: Array-Level Demonstration of 3 Bits Per Cell", "published_by": "IEEE Transactions on Electron Devices 66 (1), 641-646, 2019", "authors": ["BQ Le", "A Grossi", "E Vianello", "T Wu", "G Lama", "E Beigne", "HSP Wong", "S Mitra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=662655772992205099", "cited_by": 53.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:u-x6o8ySG0sC", "title": "128Gb 3b/Cell NAND flash memory in 19nm technology with 18MB/s write rate and 400Mb/s toggle mode", "published_by": "2012 IEEE International Solid-State Circuits Conference, 436-437, 2012", "authors": ["Y Li", "S Lee", "K Oowada", "H Nguyen", "Q Nguyen", "N Mokhlesi", "C Hsu", "J Li", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6482825131771590965", "cited_by": 52.0, "year": 2012}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:L8Ckcad2t8MC", "title": "Voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltage", "published_by": "US Patent 6,535,424, 2003", "authors": ["BQ Le", "M Yano", "SK Yachareni"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11255921576559056988", "cited_by": 45.0, "year": 2003}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&citation_for_view=66IQHz0AAAAJ:UebtZRa9Y70C", "title": "Parallel page buffer verify or read of cells on a word line using a signal from a reference cell in a flash memory device", "published_by": "US Patent 5,638,326, 1997", "authors": ["SC Hollmer", "PL Chen", "BQ Le"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4923872135156992676", "cited_by": 45.0, "year": 1997}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:Zph67rFs4hoC", "title": "Register driven means to control programming voltages", "published_by": "US Patent 6,304,487, 2001", "authors": ["JG Pawletko", "BQ Le", "PL Chen", "JM Hong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6144397642546946182", "cited_by": 43.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:eQOLeE2rZwMC", "title": "Capacitor for use in a capacitor divider that has a floating gate transistor as a corresponding capacitor", "published_by": "US Patent 6,262,469, 2001", "authors": ["BQ Le", "PL Chen", "SC Hollmer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2999844966067442215", "cited_by": 43.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:ufrVoPGSRksC", "title": "Charge pump circuit architecture", "published_by": "US Patent 5,973,546, 1999", "authors": ["BQ Le", "PL Chen", "S Hollmer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3803567198111416884", "cited_by": 43.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:j3f4tGmQtD8C", "title": "Memory system having a program and erase voltage modifier", "published_by": "US Patent 6,269,025, 2001", "authors": ["SC Hollmer", "BQ Le", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18026979984864807848", "cited_by": 32.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:MXK_kJrjxJIC", "title": "Bit line biasing method to eliminate program disturbance in a non-volatile memory device and memory device employing the same", "published_by": "US Patent 5,978,267, 1999", "authors": ["PL Chen", "M Van Buskirk", "SC Hollmer", "MSC Chung", "BQ Le", "V Leung", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5786566539732017539", "cited_by": 30.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:iH-uZ7U-co4C", "title": "Dual source side polysilicon select gate structure utilizing single tunnel oxide for NAND array flash memory", "published_by": "US Patent 5,912,489, 1999", "authors": ["PL Chen", "M Van Buskirk", "SC Hollmer", "BQ Le", "S Kawamura", "CY Hu", "Y Sun", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18353034924764134422", "cited_by": 28.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:ULOm3_A8WrAC", "title": "Non-volatile memory read circuit with end of life simulation", "published_by": "US Patent 6,791,880, 2004", "authors": ["K Kurihara", "BQ Le", "PL Chen", "D Hamilton", "E Hsia"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6432986835596872942", "cited_by": 27.0, "year": 2004}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:9ZlFYXVOiuMC", "title": "Fast bandgap reference circuit for use in a low power supply A/D booster", "published_by": "US Patent 6,894,473, 2005", "authors": ["BQ Le", "CT Ly", "L Cleveland", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10424214052903775894", "cited_by": 26.0, "year": 2005}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:rO6llkc54NcC", "title": "RADAR: A Fast and Energy-Efficient Programming Technique for Multiple Bits-Per-Cell RRAM Arrays", "published_by": "IEEE Transactions on Electron Devices 68 (9), 4397-4403, 2021", "authors": ["I Binh Q. Le", "Senior Member", "IEEE", "Akash Levy", "Tony F. Wu", "Robert M. Radway ..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5462632748903485658", "cited_by": 25.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:R3hNpaxXUhUC", "title": "System for programming memory cells", "published_by": "US Patent 6,295,228, 2001", "authors": ["JG Pawletko", "BQ Le", "PL Chen", "JM Hong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14958578713973072802", "cited_by": 23.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:-f6ydRqryjwC", "title": "Dual source side polysilicon select gate structure and programming method utilizing single tunnel oxide for nand array flash memory", "published_by": "US Patent 6,266,275, 2001", "authors": ["PL Chen", "M Van Buskirk", "SC Hollmer", "BQ Le", "S Kawamura", "CY Hu", "Y Sun", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13638516380767761570", "cited_by": 23.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:dhFuZR0502QC", "title": "Floating gate capacitor for use in voltage regulators", "published_by": "US Patent 6,137,153, 2000", "authors": ["BQ Le", "PL Chen", "SC Hollmer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10567202987391976487", "cited_by": 23.0, "year": 2000}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:SeFeTyx0c_EC", "title": "14.3 A 43pJ/cycle non-volatile microcontroller with 4.7 \u03bcs shutdown/wake-up integrating 2.3-bit/cell resistive RAM and resilience techniques", "published_by": "2019 IEEE International Solid-State Circuits Conference-(ISSCC), 226-228, 2019", "authors": ["TF Wu", "BQ Le", "R Radway", "A Bartolo", "W Hwang", "S Jeong", "H Li", "P Tandon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6281894349189193609", "cited_by": 20.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:W7OEmFMy1HYC", "title": "Refresh scheme for dynamic page programming", "published_by": "US Patent 6,700,815, 2004", "authors": ["BQ Le", "M Chung", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2242326357433769577", "cited_by": 19.0, "year": 2004}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:qxL8FJ1GzNcC", "title": "Methods and apparatus to perform high voltage electrical rule check of MOS circuit design", "published_by": "US Patent 6,055,366, 2000", "authors": ["BQ Le", "PL Chen", "S Hollmer", "AH Tan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8292941191319783377", "cited_by": 19.0, "year": 2000}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:WF5omc3nYNoC", "title": "Method and apparatus for continuously regulating a charge pump output voltage using a capacitor divider", "published_by": "US Patent 6,288,951, 2001", "authors": ["PL Chen", "BQ Le"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3628763591248820960", "cited_by": 18.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:YsMSGLbcyi4C", "title": "System for erasing a memory cell", "published_by": "US Patent 6,246,611, 2001", "authors": ["JG Pawletko", "BQ Le", "JM Hong", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2761924329192502977", "cited_by": 18.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:RHpTSmoSYBkC", "title": "High voltage NMOS pass gate for integrated circuit with high voltage generator and flash non-volatile memory device having the pass gate", "published_by": "US Patent 5,852,576, 1998", "authors": ["BQ Le", "PL Chen", "SC Hollmer", "S Kawamura", "MS Chung", "VC Leung", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17389415890934064819", "cited_by": 16.0, "year": 1998}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:M3ejUd6NZC8C", "title": "High voltage NMOS pass gate having supply range, area, and speed advantages", "published_by": "US Patent 5,844,840, 1998", "authors": ["BQ Le", "PL Chen", "SC Hollmer", "CY Hu", "N Derhacobian"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6947430462334602716", "cited_by": 16.0, "year": 1998}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:QIV2ME_5wuYC", "title": "High voltage NMOS pass gate for integrated circuit with high voltage generator", "published_by": "US Patent 5,801,579, 1998", "authors": ["BQ Le", "PL Chen", "S Hollmer", "S Kawamura", "M Chung", "V Leung", "M Yano"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10544391647815230314", "cited_by": 16.0, "year": 1998}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:3s1wT3WcHBgC", "title": "Illusion of large on-chip memory by networked computing chips for neural network inference", "published_by": "Nature Electronics 4 (1), 71-80, 2021", "authors": ["RM Radway", "A Bartolo", "PC Jolly", "ZF Khan", "BQ Le", "P Tandon", "TF Wu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13991550067899457201", "cited_by": 15.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:isC4tDSrTZIC", "title": "Partial speed and full speed programming for non-volatile memory using floating bit lines", "published_by": "US Patent 8,081,514, 2011", "authors": ["M Mui", "Y Dong", "B Lee", "D Dutta"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1370156795450811990", "cited_by": 14.0, "year": 2011}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:TFP_iSt0sucC", "title": "Virtual-ground sensing techniques for a 49-ns/200-MHz access time 1.8-V 256-Mb 2-bit-per-cell flash memory", "published_by": "IEEE journal of solid-state circuits 39 (11), 2014-2023, 2004", "authors": ["BQ Le", "M Achter", "CG Chng", "X Guo", "L Cleveland", "PL Chen", "M Van Buskirk", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6004803705445442625", "cited_by": 14.0, "year": 2004}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:mB3voiENLucC", "title": "Fast, accurate and low power supply voltage booster using A/D converter", "published_by": "US Patent 6,798,275, 2004", "authors": ["BQ Le", "CT Ly", "L Cleveland", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14228192200764234857", "cited_by": 14.0, "year": 2004}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:HoB7MX3m0LUC", "title": "Characterization of single nucleotide polymorphism in IGF1 and IGF1R genes associated with growth traits in striped catfish (Pangasianodon hypophthalmus Sauvage, 1878)", "published_by": "Aquaculture 538, 736542, 2021", "authors": ["TTH Tran", "HT Nguyen", "BTN Le", "PH Tran", "S Van Nguyen", "OTP Kim"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17753293168743035001", "cited_by": 11.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:Wp0gIr-vW9MC", "title": "High voltage NMOS pass gate having supply range, area, and speed advantages", "published_by": "US Patent 5,909,396, 1999", "authors": ["BQ Le", "PL Chen", "SC Hollmer", "CY Hu", "N Derhacobian"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10093391855543111077", "cited_by": 10.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:hFOr9nPyWt4C", "title": "Method and low-power circuits used to generate accurate drain voltage for flash memory core cells in read mode", "published_by": "US Patent 6,292,399, 2001", "authors": ["BQ Le", "PL Chen", "MA Van Buskirk"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14046871240947093969", "cited_by": 9.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:YOwf2qJgpHMC", "title": "Method and system for defining a redundancy window around a particular column in a memory array", "published_by": "US Patent 7,076,703, 2006", "authors": ["BQ Le", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6561288156203181403", "cited_by": 8.0, "year": 2006}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:e5wmG9Sq2KIC", "title": "Dual source side polysilicon select gate structure and programming method utilizing single tunnel oxide for NAND array flash memory", "published_by": "US Patent 5,999,452, 1999", "authors": ["PL Chen", "M Van Buskirk", "SC Hollmer", "BQ Le", "S Kawamura", "CY Hu", "Y Sun", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15199406485858133311", "cited_by": 8.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:maZDTaKrznsC", "title": "High performance flash memory device capable of high density data storage", "published_by": "US Patent 7,443,732, 2008", "authors": ["TH Kuo", "N Leong", "N Yang", "G Wang", "A Lee", "S Chandra", "MA Vanbuskirk", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11309948337193553494", "cited_by": 7.0, "year": 2008}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:LkGwnXOMwfcC", "title": "Method to obtain temperature independent program threshold voltage distribution using temperature dependent voltage reference", "published_by": "US Patent 6,944,057, 2005", "authors": ["EF Runnion", "TC Yang", "BQ Le", "S Yamada", "DG Hamilton", "MH Shieh", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3882625232265979018", "cited_by": 7.0, "year": 2005}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:aqlVkmm33-oC", "title": "Circuit for fast and accurate memory read operations", "published_by": "US Patent 6,744,674, 2004", "authors": ["BQ Le", "P Chen", "R Tsao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8362491945235037908", "cited_by": 7.0, "year": 2004}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:4TOpqqG69KYC", "title": "Reduction of voltage stress across a gate oxide and across a junction within a high voltage transistor of an erasable memory device", "published_by": "US Patent 6,240,017, 2001", "authors": ["BQ Le", "P Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6897986512916952141", "cited_by": 7.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:IWHjjKOFINEC", "title": "Array VSS biasing for NAND array programming reliability", "published_by": "US Patent 5,978,266, 1999", "authors": ["PL Chen", "SC Hollmer", "BQ Le", "MS Chung"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11676177489305878427", "cited_by": 7.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:0EnyYjriUFMC", "title": "Fast high voltage NMOS pass gate for integrated circuit with high voltage generator", "published_by": "US Patent 5,939,928, 1999", "authors": ["BQ Le", "PL Chen", "SC Hollmer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5316813965602094795", "cited_by": 7.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:kNdYIx-mwKoC", "title": "Charge pump circuit having non-uniform stage capacitance for providing increased rise time and reduced area", "published_by": "US Patent 5,818,288, 1998", "authors": ["BQ Le", "PL Chen", "S Hollmer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5912897432577042300", "cited_by": 7.0, "year": 1998}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:IjCSPb-OGe4C", "title": "Cross-layer resilience in low-voltage digital systems: key insights", "published_by": "2017 IEEE International Conference on Computer Design (ICCD), 593-596, 2017", "authors": ["E Cheng", "J Abraham", "P Bose", "A Buyuktosunoglu", "K Campbell", "D Chen", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11711154812553085729", "cited_by": 6.0, "year": 2017}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:HDshCWvjkbEC", "title": "Method and low-power circuits used to generate accurate boosted wordline voltage for flash memory core cells in read mode", "published_by": "US Patent 6,292,406, 2001", "authors": ["BQ Le", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14619568093981056971", "cited_by": 6.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:u_35RYKgDlwC", "title": "A 120mm2 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology", "published_by": "IEICE Technical Report; IEICE Tech. Rep. 108 (6), 25-30, 2008", "authors": ["D Nakamura", "K Kanda", "M Koyanagi", "T Yamamura", "K Hosono", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6339053458558625333", "cited_by": 5.0, "year": 2008}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:_Qo2XoVZTnwC", "title": "EEPROM decoder block having a p-well coupled to a charge pump for charging the p-well and method of programming with the EEPROM decoder block", "published_by": "US Patent 6,081,455, 2000", "authors": ["BQ Le", "PL Chen", "SC Hollmer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16112249908155928224", "cited_by": 5.0, "year": 2000}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:qUcmZB5y_30C", "title": "Split voltage for NAND flash", "published_by": "US Patent 6,005,804, 1999", "authors": ["SC Hollmer", "BQ Le", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12331408526670247332", "cited_by": 5.0, "year": 1999}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:4DMP91E08xMC", "title": "Cascode amplifier circuit for generating and maintaining a fast, stable and accurate bit line voltage", "published_by": "US Patent 6,885,250, 2005", "authors": ["BQ Le", "L Cleveland", "P Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8730261545167102723", "cited_by": 4.0, "year": 2005}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:KlAtU1dfN6UC", "title": "Method to reduce capacitive loading in flash memory X-decoder for accurate voltage control at wordlines and select lines", "published_by": "US Patent 6,208,561, 2001", "authors": ["BQ Le", "K Kurihara", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6039026584711042018", "cited_by": 4.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:k_IJM867U9cC", "title": "Method of erasing floating gate capacitor used in voltage regulator", "published_by": "US Patent 6,072,725, 2000", "authors": ["BQ Le", "SC Hollmer", "PL Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4513508405615831522", "cited_by": 4.0, "year": 2000}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:cFHS6HbyZ2cC", "title": "Assessment of the quality of non-financial information disclosure: Empirical evidence from listed companies in Vietnam", "published_by": "The Journal of Asian Finance, Economics and Business 9 (5), 111-118, 2022", "authors": ["BTH LE", "NQ NGUYEN", "CV NGUYEN"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8501780737740820874", "cited_by": 3.0, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:JV2RwH3_ST0C", "title": "Method for fabricating nitride memory cells using a floating gate fabrication process", "published_by": "US Patent 6,743,677, 2004", "authors": ["MW Randolph", "DG Hamilton", "BQ Le", "W Zheng"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17021155887341813972,9714871704207920623", "cited_by": 3.0, "year": 2004}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:pqnbT2bcN3wC", "title": "Comparative Cross-Sectional Pharmacovigilance Study of Medication Errors in Children and Adults in Community-Based Hospitals", "published_by": "Asploro Journal of Pediatrics and Child Health 2020 (1), 1, 2020", "authors": ["A Jimenez", "TM Tran", "B Le", "J Le"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11675583978928656383", "cited_by": 2.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:ldfaerwXgEUC", "title": "Phylogenomic analysis and gene organization of mitogenome from Mong Cai pig in Vietnam", "published_by": "Current Science 116 (9), 1566-1571, 2019", "authors": ["TTB Vo", "HD Nguyen", "TA Bui", "BTN Le", "MN Nghiem", "H Van Nong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5477936391511226018", "cited_by": 2.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:g5m5HwL7SMYC", "title": "Environmental chemical-dioxin impacts on biological systems: A review", "published_by": "\ud55c\uad6d\ub3d9\ubb3c\uc0dd\uba85\uacf5\ud559\ud68c\uc9c0 (\uad6c \ud55c\uad6d\uc218\uc815\ub780\uc774\uc2dd\ud559\ud68c\uc9c0) 28 (2), 95-111, 2013", "authors": ["TTB Vo", "BTN Le", "H Van Nong", "H Yang", "EB Jeung"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7091609402669355576", "cited_by": 2.0, "year": 2013}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:M3NEmzRMIkIC", "title": "Reduction of voltage stress across a gate oxide and across a junction within a high voltage transistor of an erasable memory device", "published_by": "US Patent 6,275,424, 2001", "authors": ["BQ Le", "P Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11835704516275276857", "cited_by": 1.0, "year": 2001}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:fPk4N6BV_jEC", "title": "Novel single nucleotide polymorphisms of insulin-like growth factor-binding protein 7 (IGFBP7) gene significantly associated with growth traits in striped catfish\u00a0\u2026", "published_by": "Molecular Genetics and Genomics 298 (4), 883-893, 2023", "authors": ["TTH Tran", "HS Tran", "BTN Le", "S Van Nguyen", "HA Vu", "OTP Kim"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:4OULZ7Gr8RgC", "title": "Significant association between a non-synonymous snp in IGFBP5 gene and the growth of striped catfish (Pangasianodon hypophthalmus, Sauvage, 1878)", "published_by": "Vietnam Journal of Biotechnology, 2023", "authors": ["TTH Tran", "HS Tran", "BTN Le", "S Van Nguyen", "HA Vu", "OTP Kim"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:yD5IFk8b50cC", "title": "An Experimental Study of Roughness Elements to Design Fixed-Bed Hydraulic Model\u2014A Step-by-Step Process and an Application in Vietnam", "published_by": "Water 15 (1), 72, 2022", "authors": ["CK Tran", "HC Vo", "HP La", "BTH Le", "ND Dang", "TN Le", "V Tran", "TD Hoang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:D03iK_w7-QYC", "title": "Factors Affecting Accounting Policy Choice: Evidence from Small and Medium Enterprises in Vietnam", "published_by": "The Journal of Asian Finance, Economics and Business (JAFEB) 9 (9), 327-337, 2022", "authors": ["ATT DOAN", "BTH LE", "NTM LE", "LA DANG"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:dfsIfKJdRG4C", "title": "Diplomacy: In Statecraft Studies", "published_by": "The\u0301\u0302 Gi\u01a1\u0301i Publishers, 2019", "authors": ["J Siracusa", "B Le", "H Nguyen"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:a0OBvERweLwC", "title": "DETERMINANTS OF RISK FOR CARDIOVASCULAR SHOCK AND MORTALITY IN HOSPITALIZED DENGUE PATIENTS IN HO CHI MINH CITY, VIETNAM", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2010}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=66IQHz0AAAAJ&cstart=20&pagesize=80&citation_for_view=66IQHz0AAAAJ:zA6iFVUQeVQC", "title": "A 7.8 MB/s 64Gb 4bit/Cell NAND Flash Memory in 43nm CMOS", "published_by": "IEICE Technical Report; IEICE Tech. Rep. 109 (2), 43-46, 2009", "authors": ["M Honma", "C Trinh", "N Shibata", "T Nakai", "M Ogawa", "J Sato", "Y Takeyama", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["2805", "27", "46"], "Since 2018": ["727", "12", "14"]}, "chart": {"1999": 8, "2000": 16, "2001": 56, "2002": 10, "2003": 25, "2004": 50, "2005": 75, "2006": 105, "2007": 156, "2008": 178, "2009": 187, "2010": 196, "2011": 174, "2012": 157, "2013": 182, "2014": 170, "2015": 132, "2016": 87, "2017": 108, "2018": 125, "2019": 136, "2020": 148, "2021": 111, "2022": 114, "2023": 93}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=KYOsUh8AAAAJ&hl=en", "name": "Tony Wu", "ext": "Meta, Inc."}, {"link": "https://scholar.google.com/citations?user=hscO0hMAAAAJ&hl=en", "name": "elisa vianello", "ext": "Scientist, CEA Leti"}, {"link": "https://scholar.google.com/citations?user=HWxGEesAAAAJ&hl=en", "name": "H.-S. Philip Wong", "ext": "Professor of Electrical Engineering, Stanford University"}, {"link": "https://scholar.google.com/citations?user=I3EVVgkAAAAJ&hl=en", "name": "Etienne Nowak", "ext": "CEA-Leti"}, {"link": "https://scholar.google.com/citations?user=LiH53A8AAAAJ&hl=en", "name": "Mary Wootters", "ext": "Stanford University"}, {"link": "https://scholar.google.com/citations?user=eCo7XWkAAAAJ&hl=en", "name": "Mohamed M. Sabry Aly", "ext": "Assistant Professor, Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?user=sPI64G0AAAAJ&hl=en", "name": "Alessandro Grossi", "ext": "Senior Staff Product Engineer eNVM, Infineon Technologies"}, {"link": "https://scholar.google.com/citations?user=B3Z_jRUAAAAJ&hl=en", "name": "Cristian Zambelli", "ext": "Associate Professor, University of Ferrara"}, {"link": "https://scholar.google.com/citations?user=0zX2pcwAAAAJ&hl=en", "name": "Haitong Li", "ext": "Assistant Professor of ECE, Purdue University"}, {"link": "https://scholar.google.com/citations?user=Q-As1CEAAAAJ&hl=en", "name": "Kevin Skadron", "ext": "Harry Douglas Forsyth Professor of Computer Science, University of Virginia"}, {"link": "https://scholar.google.com/citations?user=5DLZvlMAAAAJ&hl=en", "name": "Mircea R. Stan", "ext": "Virginia Microelectronics Consortium (VMEC) Professor, University of Virginia"}, {"link": "https://scholar.google.com/citations?user=rmkFbFsAAAAJ&hl=en", "name": "Jacob Abraham", "ext": "Professor, University of Texas"}, {"link": "https://scholar.google.com/citations?user=A_A_LrsAAAAJ&hl=en", "name": "Deming Chen", "ext": "Abel Bliss Professor. University of Illinois at Urbana-Champaign"}, {"link": "https://scholar.google.com/citations?user=POYQe8kAAAAJ&hl=en", "name": "Alper Buyuktosunoglu", "ext": "IBM T. J. Watson Research"}, {"link": "https://scholar.google.com/citations?user=yyu3EssAAAAJ&hl=en", "name": "Lukasz G. Szafaryn", "ext": "Intel Corporation"}, {"link": "https://scholar.google.com/citations?user=wJDylfAAAAAJ&hl=en", "name": "Hyungmin Cho", "ext": "Sungkyunkwan University"}, {"link": "https://scholar.google.com/citations?user=HoMyjUQAAAAJ&hl=en", "name": "Eric Cheng", "ext": "Stanford University"}], "interests": ["Memory design", "Machine Learning", "VLSI design", "Analog/Digital/Mixed-Signals Circuits", "Embedded Systems"], "affiliates": [{"name": "San Jose State University", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=13268978771070019184"}], "last_updated": "2023/10/31 20:28"}