#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct 17 22:52:29 2024
# Process ID: 3584
# Current directory: D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16996 D:\VerlilogCode\ComputerStructure\exp1\Mux41_with_ControlledBuffer\Mux41_with_ControlledBuffer.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_mux21 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_mux21.tcl
close_sim
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux_41.v] -no_script -reset -force -quiet
remove_files  D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux_41.v
close [ open D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux41.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sources_1/new/mux41.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/SimMux41.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp1/Mux41_with_ControlledBuffer/Mux41_with_ControlledBuffer.srcs/sim_1/new/SimMux41.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SimMux41 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
launch_simulation
source SimMux41.tcl
close_sim
