INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/write/Downloads/MIPS_Project/syn/mips_cpu/MIPS_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/write/Downloads/MIPS_Project/syn/mips_cpu/tb_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
