vendor_name = ModelSim
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/outputMultiplexer.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSegDecoder.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowEncoder.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowAndColEncoder.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/ringCounter.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadHACKED.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/colEncoder.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/testclock20hz.bdf
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Waveform.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/testSevenSeg10bitDec.bdf
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Waveform1.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/testRegister_10Bits.bdf
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Waveform2.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/testRegisterSelector.bdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/proj02.cbx.xml
design_name = hard_block
design_name = testRegisterSelector
instance = comp, \enabler~output\, enabler~output, testRegisterSelector, 1
instance = comp, \clear~output\, clear~output, testRegisterSelector, 1
instance = comp, \sel[2]~output\, sel[2]~output, testRegisterSelector, 1
instance = comp, \sel[1]~output\, sel[1]~output, testRegisterSelector, 1
instance = comp, \sel[0]~output\, sel[0]~output, testRegisterSelector, 1
instance = comp, \DAV~input\, DAV~input, testRegisterSelector, 1
instance = comp, \DAV~inputclkctrl\, DAV~inputclkctrl, testRegisterSelector, 1
instance = comp, \data[0]~input\, data[0]~input, testRegisterSelector, 1
instance = comp, \data[3]~input\, data[3]~input, testRegisterSelector, 1
instance = comp, \data[1]~input\, data[1]~input, testRegisterSelector, 1
instance = comp, \data[2]~input\, data[2]~input, testRegisterSelector, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, testRegisterSelector, 1
instance = comp, \reset~input\, reset~input, testRegisterSelector, 1
instance = comp, \inst|enabler\, inst|enabler, testRegisterSelector, 1
instance = comp, \inst|Equal1~0\, inst|Equal1~0, testRegisterSelector, 1
instance = comp, \inst|clear~feeder\, inst|clear~feeder, testRegisterSelector, 1
instance = comp, \inst|clear\, inst|clear, testRegisterSelector, 1
instance = comp, \inst|state~0\, inst|state~0, testRegisterSelector, 1
instance = comp, \inst|state[2]~4\, inst|state[2]~4, testRegisterSelector, 1
instance = comp, \reset~inputclkctrl\, reset~inputclkctrl, testRegisterSelector, 1
instance = comp, \inst|state[0]\, inst|state[0], testRegisterSelector, 1
instance = comp, \inst|state~2\, inst|state~2, testRegisterSelector, 1
instance = comp, \inst|state~3\, inst|state~3, testRegisterSelector, 1
instance = comp, \inst|state[1]\, inst|state[1], testRegisterSelector, 1
instance = comp, \inst|state~1\, inst|state~1, testRegisterSelector, 1
instance = comp, \inst|state[2]\, inst|state[2], testRegisterSelector, 1
