[
 {
  "InstFile" : "C:/Users/melii/OneDrive/Belgeler/fpga_project_8/src/bellek.v",
  "InstLine" : 1,
  "InstName" : "port",
  "ModuleFile" : "C:/Users/melii/OneDrive/Belgeler/fpga_project_8/src/bellek.v",
  "ModuleLine" : 1,
  "ModuleName" : "port"
 }
]