

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Oct  1 18:35:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.602 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131088|   131088|  0.437 ms|  0.437 ms|  131088|  131088|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop5_loop6_loop7  |   131086|   131086|        16|          1|          1|  131072|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      312|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        4|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      466|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     5|      927|      810|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U32  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v25_U  |node2_v25_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                         |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_184_p2                |         +|   0|  0|  25|          18|           1|
    |add_ln76_fu_312_p2                  |         +|   0|  0|  14|           7|           1|
    |add_ln77_1_fu_196_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln77_fu_250_p2                  |         +|   0|  0|  14|           7|           1|
    |add_ln78_fu_293_p2                  |         +|   0|  0|  13|           6|           1|
    |add_ln86_fu_352_p2                  |         +|   0|  0|  18|          11|          11|
    |add_ln90_fu_363_p2                  |         +|   0|  0|  18|          11|          11|
    |and_ln76_fu_244_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage0_iter15  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |       and|   0|  0|   2|           1|           1|
    |ap_condition_282                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_302                    |       and|   0|  0|   2|           1|           1|
    |cmp20_fu_281_p2                     |      icmp|   0|  0|  14|           7|           1|
    |cmp35_fu_344_p2                     |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln76_fu_178_p2                 |      icmp|   0|  0|  26|          18|          19|
    |icmp_ln77_fu_190_p2                 |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln78_fu_238_p2                 |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln81_fu_287_p2                 |      icmp|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_256_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln76_1_fu_318_p3             |    select|   0|  0|   7|           1|           7|
    |select_ln76_fu_226_p3               |    select|   0|  0|   7|           1|           1|
    |select_ln77_1_fu_269_p3             |    select|   0|  0|   7|           1|           7|
    |select_ln77_2_fu_202_p3             |    select|   0|  0|  13|           1|           1|
    |select_ln77_fu_261_p3               |    select|   0|  0|   6|           1|           1|
    |v33_fu_396_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln76_fu_233_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 312|         144|          98|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   13|         26|
    |ap_sig_allocacmp_v27_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v28_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v29_load               |   9|          2|    6|         12|
    |indvar_flatten13_fu_86                  |   9|          2|   18|         36|
    |indvar_flatten_fu_78                    |   9|          2|   13|         26|
    |v125_blk_n                              |   9|          2|    1|          2|
    |v126_blk_n                              |   9|          2|    1|          2|
    |v27_fu_82                               |   9|          2|    7|         14|
    |v28_fu_74                               |   9|          2|    7|         14|
    |v29_fu_70                               |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  106|        212|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                        |   1|   0|    1|          0|
    |cmp20_reg_471                                     |   1|   0|    1|          0|
    |cmp35_reg_480                                     |   1|   0|    1|          0|
    |empty_fu_90                                       |  32|   0|   32|          0|
    |icmp_ln77_reg_452                                 |   1|   0|    1|          0|
    |icmp_ln77_reg_452_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln81_reg_476                                 |   1|   0|    1|          0|
    |icmp_ln81_reg_476_pp0_iter2_reg                   |   1|   0|    1|          0|
    |indvar_flatten13_fu_86                            |  18|   0|   18|          0|
    |indvar_flatten_fu_78                              |  13|   0|   13|          0|
    |select_ln77_reg_460                               |   6|   0|    6|          0|
    |trunc_ln90_reg_465                                |   6|   0|    6|          0|
    |v121_load_reg_495                                 |  32|   0|   32|          0|
    |v25_addr_reg_489                                  |  11|   0|   11|          0|
    |v27_fu_82                                         |   7|   0|    7|          0|
    |v28_fu_74                                         |   7|   0|    7|          0|
    |v29_fu_70                                         |   6|   0|    6|          0|
    |v33_reg_510                                       |  32|   0|   32|          0|
    |v34_reg_515                                       |  32|   0|   32|          0|
    |v35_reg_520                                       |  32|   0|   32|          0|
    |cmp20_reg_471                                     |  64|  32|    1|          0|
    |cmp35_reg_480                                     |  64|  32|    1|          0|
    |v25_addr_reg_489                                  |  64|  32|   11|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 466|  96|  287|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v126_dout            |   in|   32|     ap_fifo|          v126|       pointer|
|v126_num_data_valid  |   in|   13|     ap_fifo|          v126|       pointer|
|v126_fifo_cap        |   in|   13|     ap_fifo|          v126|       pointer|
|v126_empty_n         |   in|    1|     ap_fifo|          v126|       pointer|
|v126_read            |  out|    1|     ap_fifo|          v126|       pointer|
|v125_din             |  out|   32|     ap_fifo|          v125|       pointer|
|v125_num_data_valid  |   in|   12|     ap_fifo|          v125|       pointer|
|v125_fifo_cap        |   in|   12|     ap_fifo|          v125|       pointer|
|v125_full_n          |   in|    1|     ap_fifo|          v125|       pointer|
|v125_write           |  out|    1|     ap_fifo|          v125|       pointer|
|v121_address0        |  out|   11|   ap_memory|          v121|         array|
|v121_ce0             |  out|    1|   ap_memory|          v121|         array|
|v121_q0              |   in|   32|   ap_memory|          v121|         array|
+---------------------+-----+-----+------------+--------------+--------------+

