Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 24 15:11:11 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         
TIMING-18  Warning           Missing input or output delay                              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (222)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (222)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUOp_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUOp_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUSrcA_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUSrcA_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUSrcB_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUSrcB_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_sequential_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ResultSrc_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ResultSrc_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    496.957        0.000                      0                22671        0.097        0.000                      0                22671    -4786.640    -7659.919                       5                  3822  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)           Period(ns)      Frequency(MHz)
-----             ------------           ----------      --------------
clk_pin           {0.000 4.000}          1000.000        1.000           
  DCM_TMDS_CLKFX  {0.000 250.000}        500.000         2.000           
  MMCM_pix_clock  {0.000 2500.000}       5000.000        0.200           
  clkfb_in        {0.000 500.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin               975.723        0.000                      0                22518        0.097        0.000                      0                22518     -900.000     -900.000                       1                  3702  
  DCM_TMDS_CLKFX      497.361        0.000                      0                   39        0.168        0.000                      0                   39     -286.640     -286.640                       1                    37  
  MMCM_pix_clock     4977.459        0.000                      0                  114        0.178        0.000                      0                  114    -4786.640    -4786.640                       1                    80  
  clkfb_in                                                                                                                                                       -900.000    -1686.640                       2                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX      496.957        0.000                      0                   30        0.135        0.000                      0                   30  
clk_pin         MMCM_pix_clock      989.665        0.000                      0                   14        1.528        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clk_pin                         
(none)          clkfb_in                        
(none)                          clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      975.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -900.000ns,  Total Violation     -900.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             975.723ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.458ns  (logic 3.544ns (15.108%)  route 19.914ns (84.892%))
  Logic Levels:           21  (LUT5=14 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 1004.925 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.603    11.156    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.280 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.364    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.488 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.908    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.623    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.747 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.543    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.693 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.278    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.630 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.300    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.626 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    17.085    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.209 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.672    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.796 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.117    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.241 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.827    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.951 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.403    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.527 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.432    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.556 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.876    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    21.000 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.720    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.844 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.995    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.119 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.842    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.966 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    24.078    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.219    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.343 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.429    27.772    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X26Y17         LUT5 (Prop_lut5_I0_O)        0.152    27.924 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_13_i_2/O
                         net (fo=1, routed)           0.882    28.806    mem/ram/byte_write[1].RAM_reg_bram_13_1
    RAMB36_X1Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.533  1004.925    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_13/CLKBWRCLK
                         clock pessimism              0.291  1005.216    
                         clock uncertainty           -0.035  1005.180    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651  1004.529    mem/ram/byte_write[1].RAM_reg_bram_13
  -------------------------------------------------------------------
                         required time                       1004.529    
                         arrival time                         -28.806    
  -------------------------------------------------------------------
                         slack                                975.723    

Slack (MET) :             975.925ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.272ns  (logic 3.542ns (15.220%)  route 19.730ns (84.780%))
  Logic Levels:           21  (LUT5=14 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 1004.934 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.603    11.156    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.280 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.364    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.488 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.908    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.623    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.747 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.543    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.693 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.278    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.630 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.300    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.626 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    17.085    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.209 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.672    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.796 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.117    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.241 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.827    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.951 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.403    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.527 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.432    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.556 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.876    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    21.000 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.720    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.844 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.995    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.119 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.842    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.966 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    24.078    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.219    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.343 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.437    27.780    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X26Y17         LUT5 (Prop_lut5_I0_O)        0.150    27.930 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_7_i_2/O
                         net (fo=1, routed)           0.690    28.620    mem/ram/byte_write[1].RAM_reg_bram_7_1
    RAMB36_X1Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.542  1004.934    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.291  1005.225    
                         clock uncertainty           -0.035  1005.189    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645  1004.544    mem/ram/byte_write[1].RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                       1004.544    
                         arrival time                         -28.620    
  -------------------------------------------------------------------
                         slack                                975.925    

Slack (MET) :             975.974ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.413ns  (logic 3.516ns (15.017%)  route 19.897ns (84.983%))
  Logic Levels:           21  (LUT5=14 LUT6=7)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 1004.922 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.603    11.156    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.280 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.364    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.488 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.908    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.623    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.747 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.543    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.693 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.278    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.630 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.300    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.626 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    17.085    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.209 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.672    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.796 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.117    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.241 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.827    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.951 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.403    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.527 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.432    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.556 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.876    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    21.000 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.720    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.844 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.995    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.119 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.842    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.966 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    24.078    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.219    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.343 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.429    27.772    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X26Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.896 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_12_i_2/O
                         net (fo=1, routed)           0.865    28.761    mem/ram/byte_write[1].RAM_reg_bram_12_1
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.530  1004.922    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_12/CLKBWRCLK
                         clock pessimism              0.291  1005.213    
                         clock uncertainty           -0.035  1005.177    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.734    mem/ram/byte_write[1].RAM_reg_bram_12
  -------------------------------------------------------------------
                         required time                       1004.734    
                         arrival time                         -28.761    
  -------------------------------------------------------------------
                         slack                                975.974    

Slack (MET) :             976.127ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[22].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_15/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.074ns  (logic 3.668ns (15.897%)  route 19.406ns (84.103%))
  Logic Levels:           22  (LUT5=14 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 1004.929 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.670     5.339    buf_reg_3/genblk1[22].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y10         FDRE                                         r  buf_reg_3/genblk1[22].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 f  buf_reg_3/genblk1[22].reg1/d/Q_reg/Q
                         net (fo=129, routed)         3.671     9.465    extender_1/Q_i_2__5[14]
    SLICE_X26Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.589 f  extender_1/Q_i_8__0/O
                         net (fo=1, routed)           0.433    10.023    mux_3/mux2/Q_reg_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.147 f  mux_3/mux2/Q_i_5/O
                         net (fo=4, routed)           0.916    11.062    control_unit/mainDecoder/SrcB[0]
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.186 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.270    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.394 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.815    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.939 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.530    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.654 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.450    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.600 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.185    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.537 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.206    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.532 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    16.991    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.115 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.579    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.703 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.023    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.147 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.733    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.857 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.310    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.434 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.339    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.463 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.783    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    20.907 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.627    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.751 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.902    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.026 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.749    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    23.985    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.109 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.126    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.250 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.072    27.322    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.152    27.474 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_15_i_2/O
                         net (fo=1, routed)           0.939    28.413    mem/ram/byte_write[1].RAM_reg_bram_15_1
    RAMB36_X0Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.537  1004.929    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/CLKBWRCLK
                         clock pessimism              0.291  1005.220    
                         clock uncertainty           -0.035  1005.184    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645  1004.539    mem/ram/byte_write[1].RAM_reg_bram_15
  -------------------------------------------------------------------
                         required time                       1004.539    
                         arrival time                         -28.413    
  -------------------------------------------------------------------
                         slack                                976.127    

Slack (MET) :             976.497ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.897ns  (logic 3.516ns (15.356%)  route 19.381ns (84.644%))
  Logic Levels:           21  (LUT5=14 LUT6=7)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 1004.930 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.603    11.156    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.280 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.364    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.488 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.908    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.623    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.747 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.543    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.693 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.278    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.630 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.300    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.626 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    17.085    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.209 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.672    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.796 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.117    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.241 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.827    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.951 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.403    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.527 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.432    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.556 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.876    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    21.000 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.720    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.844 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.995    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.119 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.842    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.966 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    24.078    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.219    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.343 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.437    27.780    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X26Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.904 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_0_i_2/O
                         net (fo=1, routed)           0.341    28.245    mem/ram/byte_write[1].RAM_reg_bram_0_1
    RAMB36_X1Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.538  1004.930    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.291  1005.221    
                         clock uncertainty           -0.035  1005.185    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.742    mem/ram/byte_write[1].RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                       1004.742    
                         arrival time                         -28.245    
  -------------------------------------------------------------------
                         slack                                976.497    

Slack (MET) :             976.589ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[22].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.816ns  (logic 3.640ns (15.954%)  route 19.176ns (84.046%))
  Logic Levels:           22  (LUT5=14 LUT6=8)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 1004.932 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.670     5.339    buf_reg_3/genblk1[22].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y10         FDRE                                         r  buf_reg_3/genblk1[22].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 f  buf_reg_3/genblk1[22].reg1/d/Q_reg/Q
                         net (fo=129, routed)         3.671     9.465    extender_1/Q_i_2__5[14]
    SLICE_X26Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.589 f  extender_1/Q_i_8__0/O
                         net (fo=1, routed)           0.433    10.023    mux_3/mux2/Q_reg_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.147 f  mux_3/mux2/Q_i_5/O
                         net (fo=4, routed)           0.916    11.062    control_unit/mainDecoder/SrcB[0]
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.186 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.270    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.394 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.815    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.939 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.530    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.654 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.450    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.600 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.185    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.537 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.206    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.532 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    16.991    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.115 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.579    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.703 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.023    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.147 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.733    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.857 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.310    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.434 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.339    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.463 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.783    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    20.907 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.627    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.751 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.902    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.026 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.749    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    23.985    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.109 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.126    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.250 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.071    27.321    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.445 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_14_i_2/O
                         net (fo=1, routed)           0.710    28.155    mem/ram/byte_write[1].RAM_reg_bram_14_1
    RAMB36_X0Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.540  1004.932    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_14/CLKBWRCLK
                         clock pessimism              0.291  1005.223    
                         clock uncertainty           -0.035  1005.187    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.744    mem/ram/byte_write[1].RAM_reg_bram_14
  -------------------------------------------------------------------
                         required time                       1004.744    
                         arrival time                         -28.155    
  -------------------------------------------------------------------
                         slack                                976.589    

Slack (MET) :             976.687ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.514ns  (logic 3.510ns (15.590%)  route 19.004ns (84.410%))
  Logic Levels:           21  (LUT5=14 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 1004.939 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.603    11.156    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.280 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.364    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.488 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.908    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.623    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.747 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.543    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.693 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.278    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.630 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.300    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.626 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    17.085    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.209 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.672    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.796 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.117    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.241 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.827    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.951 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.403    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.527 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.432    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.556 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.876    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    21.000 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.720    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.844 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.995    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.119 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.842    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.966 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    24.078    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.219    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.343 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          1.523    26.866    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.118    26.984 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_6_i_2/O
                         net (fo=1, routed)           0.878    27.862    mem/ram/byte_write[1].RAM_reg_bram_6_1
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.547  1004.939    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/CLKBWRCLK
                         clock pessimism              0.291  1005.230    
                         clock uncertainty           -0.035  1005.194    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645  1004.549    mem/ram/byte_write[1].RAM_reg_bram_6
  -------------------------------------------------------------------
                         required time                       1004.549    
                         arrival time                         -27.862    
  -------------------------------------------------------------------
                         slack                                976.687    

Slack (MET) :             976.763ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.640ns  (logic 3.516ns (15.530%)  route 19.124ns (84.470%))
  Logic Levels:           21  (LUT5=14 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 1004.938 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.603    11.156    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.280 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.364    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.488 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.908    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.623    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.747 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.543    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.693 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.278    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.630 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.300    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.626 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    17.085    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.209 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.672    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.796 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.117    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.241 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.827    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.951 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.403    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.527 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.432    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.556 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.876    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    21.000 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.720    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.844 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.995    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.119 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.842    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.966 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    24.078    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.219    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.343 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          1.194    26.537    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X11Y10         LUT5 (Prop_lut5_I0_O)        0.124    26.661 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_4_i_2/O
                         net (fo=1, routed)           1.327    27.988    mem/ram/byte_write[1].RAM_reg_bram_4_1
    RAMB36_X1Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.546  1004.938    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.291  1005.229    
                         clock uncertainty           -0.035  1005.193    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.750    mem/ram/byte_write[1].RAM_reg_bram_4
  -------------------------------------------------------------------
                         required time                       1004.750    
                         arrival time                         -27.988    
  -------------------------------------------------------------------
                         slack                                976.763    

Slack (MET) :             976.770ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.626ns  (logic 3.516ns (15.540%)  route 19.110ns (84.460%))
  Logic Levels:           21  (LUT5=14 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 1004.931 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.603    11.156    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.280 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.364    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.488 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.908    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.623    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.747 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.543    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.693 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.278    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.630 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.300    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.626 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    17.085    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.209 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.672    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.796 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.117    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.241 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.827    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.951 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.403    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.527 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.432    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.556 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.876    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    21.000 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.720    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.844 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.995    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.119 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.842    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.966 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    24.078    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.219    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.343 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          1.828    27.171    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X35Y12         LUT5 (Prop_lut5_I0_O)        0.124    27.295 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_5_i_2/O
                         net (fo=1, routed)           0.679    27.973    mem/ram/byte_write[1].RAM_reg_bram_5_1
    RAMB36_X2Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.539  1004.931    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_5/CLKBWRCLK
                         clock pessimism              0.291  1005.222    
                         clock uncertainty           -0.035  1005.186    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.743    mem/ram/byte_write[1].RAM_reg_bram_5
  -------------------------------------------------------------------
                         required time                       1004.743    
                         arrival time                         -27.973    
  -------------------------------------------------------------------
                         slack                                976.770    

Slack (MET) :             976.774ns  (required time - arrival time)
  Source:                 buf_reg_3/genblk1[22].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_11/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.636ns  (logic 3.640ns (16.080%)  route 18.996ns (83.920%))
  Logic Levels:           22  (LUT5=14 LUT6=8)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 1004.937 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.670     5.339    buf_reg_3/genblk1[22].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y10         FDRE                                         r  buf_reg_3/genblk1[22].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456     5.795 f  buf_reg_3/genblk1[22].reg1/d/Q_reg/Q
                         net (fo=129, routed)         3.671     9.465    extender_1/Q_i_2__5[14]
    SLICE_X26Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.589 f  extender_1/Q_i_8__0/O
                         net (fo=1, routed)           0.433    10.023    mux_3/mux2/Q_reg_0
    SLICE_X26Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.147 f  mux_3/mux2/Q_i_5/O
                         net (fo=4, routed)           0.916    11.062    control_unit/mainDecoder/SrcB[0]
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.186 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.270    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.394 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.815    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.939 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.530    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.654 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.450    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.600 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.185    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.537 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.206    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.532 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    16.991    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.115 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.579    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.703 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.023    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.147 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.733    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.857 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.310    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.434 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.339    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.463 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.783    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    20.907 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.720    21.627    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    21.751 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=1, routed)           0.151    21.902    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X19Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.026 r  control_unit/mainDecoder/Q_i_1__112/O
                         net (fo=3, routed)           0.723    22.749    mux_4/mux2/Q_reg_29
    SLICE_X17Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.873 r  mux_4/mux2/Q_i_1__26/O
                         net (fo=33, routed)          1.112    23.985    control_unit/mainDecoder/ResultWire[20]
    SLICE_X23Y7          LUT6 (Prop_lut6_I3_O)        0.124    24.109 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6/O
                         net (fo=3, routed)           1.017    25.126    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.124    25.250 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.072    27.322    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.446 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_11_i_2/O
                         net (fo=1, routed)           0.530    27.975    mem/ram/byte_write[1].RAM_reg_bram_11_1
    RAMB36_X0Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_11/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.545  1004.937    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_11/CLKBWRCLK
                         clock pessimism              0.291  1005.228    
                         clock uncertainty           -0.035  1005.192    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.749    mem/ram/byte_write[1].RAM_reg_bram_11
  -------------------------------------------------------------------
                         required time                       1004.749    
                         arrival time                         -27.975    
  -------------------------------------------------------------------
                         slack                                976.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[24].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_8/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.850%)  route 0.188ns (57.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.567     1.479    buf_reg_6/genblk1[24].reg1/d/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  buf_reg_6/genblk1[24].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  buf_reg_6/genblk1[24].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.188     1.808    mem/ram/Q[24]
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_8/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.877     2.037    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_8/CLKARDCLK
                         clock pessimism             -0.480     1.557    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155     1.712    mem/ram/byte_write[1].RAM_reg_bram_8
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[28].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_9/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.741%)  route 0.205ns (59.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.569     1.481    buf_reg_6/genblk1[28].reg1/d/clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  buf_reg_6/genblk1[28].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  buf_reg_6/genblk1[28].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.205     1.827    mem/ram/Q[28]
    RAMB36_X0Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.878     2.038    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/CLKARDCLK
                         clock pessimism             -0.480     1.558    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.155     1.713    mem/ram/byte_write[1].RAM_reg_bram_9
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[2].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.029%)  route 0.187ns (56.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.566     1.478    buf_reg_6/genblk1[2].reg1/d/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  buf_reg_6/genblk1[2].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  buf_reg_6/genblk1[2].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.187     1.806    mem/ram/Q[2]
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.876     2.036    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.500     1.536    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.691    mem/ram/byte_write[1].RAM_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.271%)  route 0.183ns (52.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.563     1.475    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  buf_reg_6/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.183     1.822    mem/ram/Q[0]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.871     2.031    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.480     1.551    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.706    mem/ram/byte_write[1].RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[16].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_9/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.434%)  route 0.191ns (57.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.569     1.481    buf_reg_6/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  buf_reg_6/genblk1[16].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  buf_reg_6/genblk1[16].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.191     1.813    mem/ram/Q[16]
    RAMB36_X0Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.878     2.038    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     1.694    mem/ram/byte_write[1].RAM_reg_bram_9
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[16].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_8/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.532%)  route 0.191ns (57.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.569     1.481    buf_reg_6/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  buf_reg_6/genblk1[16].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  buf_reg_6/genblk1[16].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.191     1.813    mem/ram/Q[16]
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_8/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.877     2.037    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_8/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     1.693    mem/ram/byte_write[1].RAM_reg_bram_8
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[14].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_6/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.989%)  route 0.193ns (54.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.566     1.478    buf_reg_6/genblk1[14].reg1/d/clk_IBUF_BUFG
    SLICE_X32Y2          FDRE                                         r  buf_reg_6/genblk1[14].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  buf_reg_6/genblk1[14].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.193     1.835    mem/ram/Q[14]
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.876     2.036    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.711    mem/ram/byte_write[1].RAM_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_6/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.040%)  route 0.230ns (61.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.566     1.478    buf_reg_6/genblk1[23].reg1/d/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  buf_reg_6/genblk1[23].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  buf_reg_6/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=94, routed)          0.230     1.849    mem/ram/Q[23]
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.876     2.036    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     1.711    mem/ram/byte_write[1].RAM_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[8].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_9/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.647%)  route 0.215ns (60.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.588     1.500    buf_reg_6/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  buf_reg_6/genblk1[8].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.641 r  buf_reg_6/genblk1[8].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.215     1.856    mem/ram/Q[8]
    RAMB36_X0Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.878     2.038    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/CLKARDCLK
                         clock pessimism             -0.480     1.558    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.713    mem/ram/byte_write[1].RAM_reg_bram_9
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 buf_reg_2/genblk1[8].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            PC1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.515%)  route 0.297ns (61.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.562     1.474    buf_reg_2/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y5          FDRE                                         r  buf_reg_2/genblk1[8].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  buf_reg_2/genblk1[8].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.142     1.758    mux_4/mux2/Data[8]
    SLICE_X21Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  mux_4/mux2/Q_i_1__3/O
                         net (fo=49, routed)          0.155     1.957    ResultWire[8]
    SLICE_X23Y4          FDRE                                         r  PC1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.830     1.989    clk_IBUF_BUFG
    SLICE_X23Y4          FDRE                                         r  PC1_reg[8]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X23Y4          FDRE (Hold_fdre_C_D)         0.070     1.808    PC1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y3      mem/ram/byte_write[1].RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y1      mem/ram/byte_write[1].RAM_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y2      mem/ram/byte_write[1].RAM_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y3      mem/ram/byte_write[1].RAM_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y5      mem/ram/byte_write[1].RAM_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y4      mem/ram/byte_write[1].RAM_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y4      mem/ram/byte_write[1].RAM_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y5      mem/ram/byte_write[1].RAM_reg_bram_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y2      mem/ram/byte_write[1].RAM_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y1      mem/ram/byte_write[1].RAM_reg_bram_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       1000.000    -900.000   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         996.000     994.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         996.000     994.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         996.000     994.750    SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y38     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      497.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -286.640ns,  Total Violation     -286.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.361ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.333%)  route 1.407ns (68.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.817     6.760    dispDriver/TMDS_mod10[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.884 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.590     7.474    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.453   505.425    
                         clock uncertainty           -0.066   505.359    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524   504.835    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                        504.835    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                497.361    

Slack (MET) :             497.361ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.333%)  route 1.407ns (68.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.817     6.760    dispDriver/TMDS_mod10[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.884 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.590     7.474    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.453   505.425    
                         clock uncertainty           -0.066   505.359    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524   504.835    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                        504.835    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                497.361    

Slack (MET) :             497.361ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.333%)  route 1.407ns (68.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.817     6.760    dispDriver/TMDS_mod10[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.884 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.590     7.474    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.453   505.425    
                         clock uncertainty           -0.066   505.359    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524   504.835    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                        504.835    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                497.361    

Slack (MET) :             497.361ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.333%)  route 1.407ns (68.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.817     6.760    dispDriver/TMDS_mod10[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.884 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.590     7.474    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.453   505.425    
                         clock uncertainty           -0.066   505.359    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524   504.835    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                        504.835    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                497.361    

Slack (MET) :             497.860ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.642ns (32.393%)  route 1.340ns (67.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.817     6.760    dispDriver/TMDS_mod10[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.884 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.523     7.407    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X37Y49         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.428   505.400    
                         clock uncertainty           -0.066   505.334    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)       -0.067   505.267    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                        505.267    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                497.860    

Slack (MET) :             497.965ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.580ns (29.004%)  route 1.420ns (70.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           1.420     7.301    dispDriver/encode_R/TMDS_shift_green_reg[8][0]
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.425 r  dispDriver/encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     7.425    dispDriver/encode_R_n_3
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.453   505.425    
                         clock uncertainty           -0.066   505.359    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.031   505.390    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                        505.390    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                497.965    

Slack (MET) :             498.275ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.580ns (35.617%)  route 1.048ns (64.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 504.973 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X37Y49         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.048     6.929    dispDriver/encode_G/TMDS_shift_load
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     7.053 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.053    dispDriver/encode_G_n_3
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.577   504.973    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.391   505.364    
                         clock uncertainty           -0.066   505.298    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.031   505.329    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                        505.329    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                498.275    

Slack (MET) :             498.289ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.610ns (36.782%)  route 1.048ns (63.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 504.973 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X37Y49         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.048     6.929    dispDriver/encode_G/TMDS_shift_load
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.154     7.083 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.083    dispDriver/encode_G_n_1
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.577   504.973    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.391   505.364    
                         clock uncertainty           -0.066   505.298    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.075   505.373    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                        505.373    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                498.289    

Slack (MET) :             498.344ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.642ns (38.504%)  route 1.025ns (61.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.943 f  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           1.025     6.968    dispDriver/TMDS_mod10[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.092 r  dispDriver/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000     7.092    dispDriver/TMDS_mod10[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.453   505.425    
                         clock uncertainty           -0.066   505.359    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.077   505.436    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                        505.436    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                498.344    

Slack (MET) :             498.359ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.668ns (39.448%)  route 1.025ns (60.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           1.025     6.968    dispDriver/TMDS_mod10[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150     7.118 r  dispDriver/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     7.118    dispDriver/TMDS_mod10[1]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.453   505.425    
                         clock uncertainty           -0.066   505.359    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.118   505.477    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                        505.477    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                498.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.593     1.507    dispDriver/clk_TMDS
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/TMDS_shift_blue_reg[1]/Q
                         net (fo=1, routed)           0.086     1.734    dispDriver/encode_B/Q[0]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.779 r  dispDriver/encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    dispDriver/encode_B_n_9
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091     1.611    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.085     1.718    dispDriver/encode_R/TMDS_shift_red_reg[8][6]
    SLICE_X37Y48         LUT3 (Prop_lut3_I2_O)        0.101     1.819 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    dispDriver/encode_R_n_7
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.612    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.593     1.507    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  dispDriver/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.101     1.736    dispDriver/encode_G/Q[6]
    SLICE_X40Y48         LUT3 (Prop_lut3_I2_O)        0.102     1.838 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.838    dispDriver/encode_G_n_2
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.107     1.614    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.192ns (53.774%)  route 0.165ns (46.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.593     1.507    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.165     1.813    dispDriver/encode_G/Q[1]
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.051     1.864 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    dispDriver/encode_G_n_7
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.107     1.630    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.593     1.507    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  dispDriver/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.107     1.742    dispDriver/encode_G/Q[5]
    SLICE_X40Y48         LUT3 (Prop_lut3_I2_O)        0.098     1.840 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/encode_G_n_3
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092     1.599    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.190ns (51.410%)  route 0.180ns (48.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X37Y49         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.180     1.826    dispDriver/encode_R/TMDS_shift_load
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.049     1.875 r  dispDriver/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.875    dispDriver/encode_R_n_9
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.628    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.175     1.844    dispDriver/TMDS_mod10[0]
    SLICE_X38Y49         LUT4 (Prop_lut4_I1_O)        0.043     1.887 r  dispDriver/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    dispDriver/TMDS_mod10[3]_i_2_n_0
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X38Y49         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.131     1.636    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.192ns (50.454%)  route 0.189ns (49.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X37Y49         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.189     1.835    dispDriver/encode_R/TMDS_shift_load
    SLICE_X39Y48         LUT3 (Prop_lut3_I1_O)        0.051     1.886 r  dispDriver/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    dispDriver/encode_R_n_12
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     1.628    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.878%)  route 0.180ns (49.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X37Y49         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.180     1.826    dispDriver/encode_R/TMDS_shift_load
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.871 r  dispDriver/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    dispDriver/encode_R_n_10
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     1.613    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.190ns (46.958%)  route 0.215ns (53.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X37Y49         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.215     1.861    dispDriver/encode_B/TMDS_shift_load
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.049     1.910 r  dispDriver/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.910    dispDriver/encode_B_n_2
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.107     1.650    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         500.000     497.845    BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         500.000     498.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X41Y49     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X40Y49     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X40Y49     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         500.000     499.000    SLICE_X40Y49     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       500.000     -286.640   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y49     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y49     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X38Y49     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y49     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         250.000     249.500    SLICE_X41Y49     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     4977.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -4786.640ns,  Total Violation    -4786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4977.459ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.452ns  (logic 4.264ns (18.992%)  route 18.188ns (81.008%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 5004.973 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 f  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 f  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 f  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 f  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.826    27.578    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.299    27.877 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    27.877    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.577  5004.972    dispDriver/encode_B/pixclk
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.429  5005.401    
                         clock uncertainty           -0.094  5005.307    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.029  5005.335    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                       5005.337    
                         arrival time                         -27.877    
  -------------------------------------------------------------------
                         slack                               4977.459    

Slack (MET) :             4977.477ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.480ns  (logic 4.292ns (19.093%)  route 18.188ns (80.907%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 5004.973 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 r  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 r  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 r  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.826    27.578    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.327    27.905 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    27.905    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.577  5004.972    dispDriver/encode_B/pixclk
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.429  5005.401    
                         clock uncertainty           -0.094  5005.307    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.075  5005.382    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                       5005.383    
                         arrival time                         -27.905    
  -------------------------------------------------------------------
                         slack                               4977.477    

Slack (MET) :             4977.602ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.320ns  (logic 4.264ns (19.104%)  route 18.056ns (80.896%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 r  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 r  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 r  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.694    27.446    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299    27.745 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    27.745    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.079  5005.346    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                       5005.347    
                         arrival time                         -27.745    
  -------------------------------------------------------------------
                         slack                               4977.602    

Slack (MET) :             4977.616ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.306ns  (logic 4.264ns (19.116%)  route 18.042ns (80.884%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 f  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 f  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 f  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 f  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.680    27.432    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299    27.731 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    27.731    dispDriver/encode_R/TMDS0[4]
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.079  5005.346    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                       5005.347    
                         arrival time                         -27.731    
  -------------------------------------------------------------------
                         slack                               4977.616    

Slack (MET) :             4977.619ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.301ns  (logic 4.264ns (19.120%)  route 18.037ns (80.880%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 r  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 r  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 r  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.675    27.428    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299    27.727 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    27.727    dispDriver/encode_R/TMDS0[2]
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.077  5005.344    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                       5005.345    
                         arrival time                         -27.727    
  -------------------------------------------------------------------
                         slack                               4977.619    

Slack (MET) :             4977.630ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.293ns  (logic 4.264ns (19.127%)  route 18.029ns (80.873%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 f  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 f  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 f  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 f  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.667    27.420    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299    27.719 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    27.719    dispDriver/encode_R/TMDS0[3]
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.081  5005.348    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                       5005.349    
                         arrival time                         -27.719    
  -------------------------------------------------------------------
                         slack                               4977.630    

Slack (MET) :             4977.694ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.179ns  (logic 4.264ns (19.225%)  route 17.915ns (80.775%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 r  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 r  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 r  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.554    27.306    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.299    27.605 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    27.605    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.031  5005.298    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                       5005.299    
                         arrival time                         -27.605    
  -------------------------------------------------------------------
                         slack                               4977.694    

Slack (MET) :             4977.710ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.207ns  (logic 4.292ns (19.327%)  route 17.915ns (80.673%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 r  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 r  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 r  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.554    27.306    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.327    27.633 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    27.633    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.075  5005.342    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                       5005.343    
                         arrival time                         -27.633    
  -------------------------------------------------------------------
                         slack                               4977.710    

Slack (MET) :             4977.725ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.150ns  (logic 4.264ns (19.251%)  route 17.886ns (80.749%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 f  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 f  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 f  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 f  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.524    27.277    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.299    27.576 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    27.576    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.032  5005.299    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                       5005.300    
                         arrival time                         -27.576    
  -------------------------------------------------------------------
                         slack                               4977.725    

Slack (MET) :             4977.726ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.000ns  (MMCM_pix_clock rise@5000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        22.148ns  (logic 4.264ns (19.253%)  route 17.884ns (80.747%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.754     5.426    dispDriver/pixclk
    SLICE_X41Y44         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.611     6.493    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.869 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           0.706     7.575    dispDriver/yoffset[2]
    SLICE_X39Y44         LUT2 (Prop_lut2_I0_O)        0.295     7.870 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     7.870    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.510 r  dispDriver/memory_reg_0_127_0_0_i_9/O[3]
                         net (fo=1216, routed)       10.455    18.965    mem/disMem/memory_reg_0_127_16_16/DPRA4
    SLICE_X12Y7          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.306    19.271 r  mem/disMem/memory_reg_0_127_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000    19.271    mem/disMem/memory_reg_0_127_16_16/DPO0
    SLICE_X12Y7          MUXF7 (Prop_muxf7_I0_O)      0.209    19.480 r  mem/disMem/memory_reg_0_127_16_16/F7.DP/O
                         net (fo=1, routed)           1.237    20.717    mem/disMem/memory_reg_0_127_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.297    21.014 r  mem/disMem/balance_acc[3]_i_302/O
                         net (fo=1, routed)           0.000    21.014    mem/disMem/balance_acc[3]_i_302_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    21.226 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142    22.369    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299    22.668 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    22.668    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    22.906 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    22.906    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    23.010 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210    25.219    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316    25.535 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    25.535    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    25.752 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.522    27.275    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.299    27.574 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    27.574    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.391  5005.361    
                         clock uncertainty           -0.094  5005.267    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.031  5005.298    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                       5005.299    
                         arrival time                         -27.574    
  -------------------------------------------------------------------
                         slack                               4977.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X39Y42         FDRE                                         r  dispDriver/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.126     1.771    dispDriver/CounterX[9]
    SLICE_X38Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.816    dispDriver/hSync0
    SLICE_X38Y42         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X38Y42         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.503     1.516    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.121     1.637    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.138     1.783    dispDriver/CounterY_reg_n_0_[9]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.828    dispDriver/vSync0
    SLICE_X41Y45         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/pixclk
    SLICE_X41Y45         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.480     1.542    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     1.633    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=10, routed)          0.095     1.764    dispDriver/encode_R/balance_acc[1]
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.359%)  route 0.144ns (43.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.590     1.504    dispDriver/pixclk
    SLICE_X39Y45         FDRE                                         r  dispDriver/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  dispDriver/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.144     1.789    dispDriver/CounterY_reg_n_0_[9]
    SLICE_X40Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.834    dispDriver/DrawArea0
    SLICE_X40Y45         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.861     2.022    dispDriver/pixclk
    SLICE_X40Y45         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.480     1.542    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.092     1.634    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.178%)  route 0.098ns (31.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=10, routed)          0.098     1.767    dispDriver/encode_R/balance_acc[1]
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.812    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.142%)  route 0.134ns (41.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X29Y41         FDRE                                         r  dispDriver/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/CounterX_reg[5]/Q
                         net (fo=8, routed)           0.134     1.751    dispDriver/CounterX[5]
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.830     1.991    dispDriver/pixclk
    SLICE_X29Y41         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.092     1.568    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.535%)  route 0.193ns (50.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X29Y41         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.193     1.810    dispDriver/CounterX[0]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.048     1.858 r  dispDriver/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    dispDriver/CounterX[2]_i_1_n_0
    SLICE_X28Y41         FDRE                                         r  dispDriver/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.830     1.991    dispDriver/pixclk
    SLICE_X28Y41         FDRE                                         r  dispDriver/CounterX_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.131     1.620    dispDriver/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/CounterX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.135%)  route 0.193ns (50.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X29Y41         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.193     1.810    dispDriver/CounterX[0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  dispDriver/CounterX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    dispDriver/data0[1]
    SLICE_X28Y41         FDRE                                         r  dispDriver/CounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.830     1.991    dispDriver/pixclk
    SLICE_X28Y41         FDRE                                         r  dispDriver/CounterX_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.120     1.609    dispDriver/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.530%)  route 0.181ns (46.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=10, routed)          0.181     1.851    dispDriver/encode_R/balance_acc[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.896 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.896    dispDriver/encode_R/TMDS0[4]
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.642    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.548%)  route 0.154ns (42.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X28Y41         FDRE                                         r  dispDriver/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/CounterX_reg[1]/Q
                         net (fo=23, routed)          0.154     1.794    dispDriver/CounterX[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  dispDriver/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    dispDriver/CounterX[3]_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  dispDriver/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.830     1.991    dispDriver/pixclk
    SLICE_X29Y41         FDRE                                         r  dispDriver/CounterX_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.091     1.580    dispDriver/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 2500.000 }
Period(ns):         5000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5000.000    4997.845   BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5000.000    4998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X39Y44     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X27Y15     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X26Y28     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X17Y22     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X17Y20     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         5000.000    4999.000   SLICE_X18Y31     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5000.000    -4786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y44     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y44     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X27Y15     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X27Y15     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X26Y28     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2499.999    2499.499   SLICE_X26Y28     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y43     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y44     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X39Y44     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X27Y15     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X27Y15     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X26Y28     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2500.000    2499.500   SLICE_X26Y28     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack     -900.000ns,  Total Violation    -1686.640ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         1000.000    998.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         1000.000    998.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       1000.000    -900.000   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       1000.000    -786.640   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      496.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.957ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.608ns (23.795%)  route 1.947ns (76.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 504.973 - 500.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.755     5.427    dispDriver/encode_G/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  dispDriver/encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           1.947     7.830    dispDriver/encode_G/TMDS_reg_n_0_[3]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.152     7.982 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     7.982    dispDriver/encode_G_n_5
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.577   504.973    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.106   505.078    
                         clock uncertainty           -0.214   504.864    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.075   504.939    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                        504.939    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                496.957    

Slack (MET) :             497.019ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.715ns (29.188%)  route 1.735ns (70.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 504.973 - 500.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.755     5.427    dispDriver/encode_B/pixclk
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.419     5.846 r  dispDriver/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.735     7.580    dispDriver/encode_B/TMDS_reg_n_0_[6]
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.296     7.876 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.876    dispDriver/encode_B_n_3
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.577   504.973    dispDriver/clk_TMDS
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.106   505.078    
                         clock uncertainty           -0.214   504.864    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.031   504.895    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                        504.895    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                497.019    

Slack (MET) :             497.072ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.938%)  route 1.680ns (70.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 504.973 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.753     5.425    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.680     7.524    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.299     7.823 r  dispDriver/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.823    dispDriver/encode_G_n_4
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.577   504.973    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106   505.078    
                         clock uncertainty           -0.214   504.864    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.031   504.895    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                        504.895    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                497.072    

Slack (MET) :             497.081ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.718ns (30.088%)  route 1.668ns (69.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.753     5.425    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.668     7.512    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.299     7.811 r  dispDriver/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     7.811    dispDriver/encode_G_n_0
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029   504.892    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                        504.892    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                497.081    

Slack (MET) :             497.088ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.746ns (30.747%)  route 1.680ns (69.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 504.973 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.753     5.425    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.680     7.524    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.327     7.851 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.851    dispDriver/encode_G_n_2
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.577   504.973    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106   505.078    
                         clock uncertainty           -0.214   504.864    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.075   504.939    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                        504.939    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                497.088    

Slack (MET) :             497.129ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.609ns (25.547%)  route 1.775ns (74.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 504.973 - 500.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.755     5.427    dispDriver/encode_G/pixclk
    SLICE_X41Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  dispDriver/encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           1.775     7.658    dispDriver/encode_G/TMDS_reg_n_0_[3]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.153     7.811 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.811    dispDriver/encode_G_n_1
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.577   504.973    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106   505.078    
                         clock uncertainty           -0.214   504.864    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)        0.075   504.939    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                        504.939    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                497.129    

Slack (MET) :             497.141ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.898%)  route 1.749ns (75.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.753     5.425    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.749     7.630    dispDriver/encode_R/TMDS[9]
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.754 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.754    dispDriver/encode_R_n_4
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.032   504.895    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                        504.895    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                497.141    

Slack (MET) :             497.150ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.670ns (28.346%)  route 1.694ns (71.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.753     5.425    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  dispDriver/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.694     7.636    dispDriver/encode_R/TMDS[4]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.152     7.788 r  dispDriver/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.788    dispDriver/encode_R_n_9
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.075   504.938    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                        504.938    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                497.150    

Slack (MET) :             497.228ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.642ns (28.645%)  route 1.599ns (71.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 504.971 - 500.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.753     5.425    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.943 r  dispDriver/encode_R/TMDS_reg[5]/Q
                         net (fo=2, routed)           1.599     7.542    dispDriver/encode_R/TMDS[5]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.666 r  dispDriver/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     7.666    dispDriver/encode_R_n_8
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.576   504.971    dispDriver/clk_TMDS
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.106   505.077    
                         clock uncertainty           -0.214   504.863    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.031   504.894    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                        504.894    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                497.228    

Slack (MET) :             497.230ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (DCM_TMDS_CLKFX rise@500.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.580ns (25.941%)  route 1.656ns (74.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 504.973 - 500.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.755     5.427    dispDriver/encode_B/pixclk
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  dispDriver/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.656     7.539    dispDriver/encode_B/TMDS_reg_n_0_[1]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.663 r  dispDriver/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     7.663    dispDriver/encode_B_n_8
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                    500.000   500.000 r  
    K17                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421   501.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   503.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490   504.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177   501.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599   503.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   503.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.577   504.973    dispDriver/clk_TMDS
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.106   505.078    
                         clock uncertainty           -0.214   504.864    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)        0.029   504.893    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                        504.893    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                497.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.250ns (32.257%)  route 0.525ns (67.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  dispDriver/encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           0.525     2.178    dispDriver/encode_R/TMDS[8]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.102     2.280 r  dispDriver/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.280    dispDriver/encode_R_n_5
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.942%)  route 0.591ns (76.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.591     2.237    dispDriver/encode_R/TMDS[0]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.045     2.282 r  dispDriver/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.282    dispDriver/encode_R_n_12
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.246ns (31.906%)  route 0.525ns (68.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  dispDriver/encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           0.525     2.178    dispDriver/encode_R/TMDS[8]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.098     2.276 r  dispDriver/encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     2.276    dispDriver/encode_R_n_3
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.209ns (27.047%)  route 0.564ns (72.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dispDriver/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.564     2.233    dispDriver/encode_R/TMDS[3]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.045     2.278 r  dispDriver/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.278    dispDriver/encode_R_n_10
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X37Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.942%)  route 0.591ns (76.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.591     2.237    dispDriver/encode_R/TMDS[0]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.045     2.282 r  dispDriver/encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.282    dispDriver/encode_R_n_13
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.951%)  route 0.624ns (77.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.593     1.507    dispDriver/encode_B/pixclk
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.624     2.273    dispDriver/encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.318 r  dispDriver/encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     2.318    dispDriver/encode_B_n_1
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism             -0.198     1.826    
                         clock uncertainty            0.214     2.040    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092     2.132    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.226ns (27.574%)  route 0.594ns (72.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.593     1.507    dispDriver/encode_B/pixclk
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  dispDriver/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.594     2.229    dispDriver/encode_B/TMDS_reg_n_0_[6]
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.098     2.327 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.327    dispDriver/encode_B_n_3
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.198     1.826    
                         clock uncertainty            0.214     2.040    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092     2.132    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.183ns (21.842%)  route 0.655ns (78.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.655     2.301    dispDriver/encode_G/TMDS_reg_n_0_[0]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.042     2.343 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.343    dispDriver/encode_G_n_7
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.826    
                         clock uncertainty            0.214     2.040    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.107     2.147    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.226ns (27.431%)  route 0.598ns (72.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.591     1.505    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  dispDriver/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.598     2.231    dispDriver/encode_G/TMDS_reg_n_0_[5]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.098     2.329 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.329    dispDriver/encode_G_n_3
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X40Y48         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.198     1.826    
                         clock uncertainty            0.214     2.040    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.092     2.132    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.605%)  route 0.637ns (77.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.593     1.507    dispDriver/encode_B/pixclk
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.637     2.285    dispDriver/encode_B/TMDS_reg_n_0_[1]
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.330 r  dispDriver/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.330    dispDriver/encode_B_n_8
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.862     2.023    dispDriver/clk_TMDS
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.826    
                         clock uncertainty            0.214     2.040    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.091     2.131    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack      989.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             989.665ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        10.054ns  (logic 3.513ns (34.940%)  route 6.541ns (65.060%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 5004.973 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 f  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 f  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 f  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 f  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.826  4015.107    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.299  4015.406 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000  4015.406    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.577  5004.972    dispDriver/encode_B/pixclk
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.277  5005.249    
                         clock uncertainty           -0.207  5005.042    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.029  5005.071    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                       5005.072    
                         arrival time                       -4015.406    
  -------------------------------------------------------------------
                         slack                                989.665    

Slack (MET) :             989.683ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        10.082ns  (logic 3.541ns (35.121%)  route 6.541ns (64.879%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 5004.973 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 r  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 r  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.826  4015.107    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.327  4015.434 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000  4015.434    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.577  5004.972    dispDriver/encode_B/pixclk
    SLICE_X41Y48         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.277  5005.249    
                         clock uncertainty           -0.207  5005.042    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.075  5005.117    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                       5005.118    
                         arrival time                       -4015.434    
  -------------------------------------------------------------------
                         slack                                989.683    

Slack (MET) :             989.846ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.922ns  (logic 3.513ns (35.405%)  route 6.409ns (64.595%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 r  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 r  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.694  4014.975    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299  4015.274 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000  4015.274    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.079  5005.120    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                       5005.120    
                         arrival time                       -4015.274    
  -------------------------------------------------------------------
                         slack                                989.846    

Slack (MET) :             989.860ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.908ns  (logic 3.513ns (35.455%)  route 6.395ns (64.545%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 f  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 f  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 f  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 f  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.680  4014.961    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299  4015.260 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000  4015.260    dispDriver/encode_R/TMDS0[4]
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.079  5005.120    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                       5005.120    
                         arrival time                       -4015.260    
  -------------------------------------------------------------------
                         slack                                989.860    

Slack (MET) :             989.863ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.904ns  (logic 3.513ns (35.472%)  route 6.391ns (64.528%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 r  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 r  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.675  4014.957    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299  4015.256 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000  4015.256    dispDriver/encode_R/TMDS0[2]
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.077  5005.118    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                       5005.119    
                         arrival time                       -4015.255    
  -------------------------------------------------------------------
                         slack                                989.863    

Slack (MET) :             989.875ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.896ns  (logic 3.513ns (35.501%)  route 6.383ns (64.499%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 f  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 f  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 f  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 f  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.667  4014.948    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299  4015.248 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000  4015.248    dispDriver/encode_R/TMDS0[3]
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.081  5005.122    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                       5005.123    
                         arrival time                       -4015.247    
  -------------------------------------------------------------------
                         slack                                989.875    

Slack (MET) :             989.939ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.782ns  (logic 3.513ns (35.913%)  route 6.269ns (64.087%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 r  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 r  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.554  4014.835    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.299  4015.134 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000  4015.134    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.031  5005.071    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                       5005.073    
                         arrival time                       -4015.134    
  -------------------------------------------------------------------
                         slack                                989.939    

Slack (MET) :             989.955ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.810ns  (logic 3.541ns (36.096%)  route 6.269ns (63.904%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 r  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 r  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.554  4014.835    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.327  4015.162 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000  4015.162    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.075  5005.116    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                       5005.117    
                         arrival time                       -4015.162    
  -------------------------------------------------------------------
                         slack                                989.955    

Slack (MET) :             989.969ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.752ns  (logic 3.513ns (36.022%)  route 6.239ns (63.978%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 f  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 f  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 f  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 f  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.524  4014.805    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.299  4015.104 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000  4015.104    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.032  5005.073    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                       5005.074    
                         arrival time                       -4015.104    
  -------------------------------------------------------------------
                         slack                                989.969    

Slack (MET) :             989.970ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MMCM_pix_clock rise@5000.000ns - clk_pin rise@4000.000ns)
  Data Path Delay:        9.750ns  (logic 3.513ns (36.029%)  route 6.237ns (63.971%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 5004.972 - 5000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 4005.352 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 4000.000  4000.000 r  
    K17                                               0.000  4000.000 r  clk (IN)
                         net (fo=0)                   0.000  4000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  4001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  4003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  4003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.683  4005.352    mem/disMem/memory_reg_768_895_16_16/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  4006.669 r  mem/disMem/memory_reg_768_895_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  4006.669    mem/disMem/memory_reg_768_895_16_16/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209  4006.878 r  mem/disMem/memory_reg_768_895_16_16/F7.DP/O
                         net (fo=1, routed)           1.363  4008.241    mem/disMem/memory_reg_768_895_16_16_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.297  4008.538 r  mem/disMem/balance_acc[3]_i_303/O
                         net (fo=1, routed)           0.000  4008.538    mem/disMem/balance_acc[3]_i_303_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I1_O)      0.217  4008.755 r  mem/disMem/balance_acc_reg[3]_i_148/O
                         net (fo=1, routed)           1.142  4009.897    dispDriver/encode_R/balance_acc_reg[3]_i_28_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.299  4010.197 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  4010.197    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.238  4010.435 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  4010.435    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104  4010.539 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.210  4012.748    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.316  4013.064 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  4013.064    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.217  4013.281 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.522  4014.803    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.299  4015.103 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000  4015.103    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                   5000.000  5000.000 r  
    K17                                               0.000  5000.000 r  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  5001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  5003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.490  5004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177  5001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599  5003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.576  5004.970    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.277  5005.247    
                         clock uncertainty           -0.207  5005.041    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)        0.031  5005.071    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                       5005.073    
                         arrival time                       -4015.102    
  -------------------------------------------------------------------
                         slack                                989.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 1.096ns (50.545%)  route 1.072ns (49.455%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 r  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 r  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 r  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.590     3.531    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.110     3.641 r  dispDriver/encode_R/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.641    dispDriver/encode_R/balance_acc[2]_i_1__0_n_0
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.131     2.112    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 1.094ns (50.499%)  route 1.072ns (49.501%))
  Logic Levels:           9  (LUT4=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 r  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 r  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 r  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.590     3.531    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.108     3.639 r  dispDriver/encode_R/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.639    dispDriver/encode_R/balance_acc[1]_i_1__0_n_0
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121     2.102    dispDriver/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.095ns (50.288%)  route 1.082ns (49.712%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 f  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 f  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 f  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 f  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 f  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 f  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 f  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.600     3.541    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.109     3.650 r  dispDriver/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     3.650    dispDriver/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.131     2.112    dispDriver/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.094ns (50.265%)  route 1.082ns (49.735%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 r  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 r  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 r  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.600     3.541    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.108     3.649 r  dispDriver/encode_R/balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.649    dispDriver/encode_R/balance_acc[0]_i_1__0_n_0
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X38Y47         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120     2.101    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.092ns (48.666%)  route 1.152ns (51.334%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 r  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 r  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 r  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.670     3.610    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.106     3.716 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     3.716    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.107     2.088    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.094ns (48.712%)  route 1.152ns (51.288%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 r  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 r  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 r  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.670     3.610    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.108     3.718 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.718    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_G/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.092     2.073    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 1.094ns (48.679%)  route 1.153ns (51.321%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 f  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 f  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 f  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 f  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 f  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 f  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 f  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.671     3.612    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.108     3.720 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.720    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.092     2.073    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 1.094ns (48.679%)  route 1.153ns (51.321%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 r  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 r  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 r  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.671     3.612    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.108     3.720 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.720    dispDriver/encode_R/TMDS0[9]
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X39Y47         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.092     2.073    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.661ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 1.094ns (47.745%)  route 1.197ns (52.255%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 r  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 r  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 r  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.715     3.656    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.108     3.764 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.764    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     2.102    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.094ns (47.350%)  route 1.216ns (52.650%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    mem/disMem/memory_reg_1024_1151_30_30/WCLK
    SLICE_X24Y38         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.860 f  mem/disMem/memory_reg_1024_1151_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.860    mem/disMem/memory_reg_1024_1151_30_30/DPO0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 f  mem/disMem/memory_reg_1024_1151_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.036    mem/disMem/memory_reg_1024_1151_30_30_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.108     2.144 f  mem/disMem/balance_acc[3]_i_254/O
                         net (fo=1, routed)           0.000     2.144    mem/disMem/balance_acc[3]_i_254_n_0
    SLICE_X25Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     2.206 f  mem/disMem/balance_acc_reg[3]_i_119/O
                         net (fo=1, routed)           0.113     2.319    dispDriver/encode_R/balance_acc_reg[3]_i_23_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I3_O)        0.108     2.427 f  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.427    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X25Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     2.489 f  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.489    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X25Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.508 f  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.255     2.763    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.112     2.875 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     2.875    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X29Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.940 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.734     3.675    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.108     3.783 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.783    dispDriver/encode_R/TMDS0[3]
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.860     2.021    dispDriver/encode_R/pixclk
    SLICE_X38Y48         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism             -0.247     1.775    
                         clock uncertainty            0.207     1.981    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     2.102    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  1.681    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.765ns  (logic 2.315ns (40.156%)  route 3.450ns (59.844%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.755     5.427    dispDriver/clk_TMDS
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.450     9.333    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    11.192 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    11.192    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.764ns  (logic 2.314ns (40.146%)  route 3.450ns (59.854%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.755     5.427    dispDriver/clk_TMDS
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.450     9.333    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    11.191 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    11.191    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 2.320ns (40.267%)  route 3.442ns (59.733%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.442     9.322    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    11.186 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    11.186    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.760ns  (logic 2.319ns (40.256%)  route 3.442ns (59.744%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.753     5.425    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.442     9.322    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    11.185 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    11.185    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.290ns  (logic 2.317ns (43.801%)  route 2.973ns (56.199%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.755     5.427    dispDriver/clk_TMDS
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.973     8.855    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.716 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.716    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.289ns  (logic 2.316ns (43.791%)  route 2.973ns (56.209%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.755     5.427    dispDriver/clk_TMDS
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.973     8.855    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.715 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.715    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 0.950ns (52.001%)  route 0.877ns (47.999%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.593     1.507    dispDriver/clk_TMDS
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.877     2.525    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.334 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.334    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 0.951ns (52.028%)  route 0.877ns (47.972%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.593     1.507    dispDriver/clk_TMDS
    SLICE_X41Y49         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.877     2.525    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.335 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.335    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 0.948ns (46.558%)  route 1.088ns (53.442%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.593     1.507    dispDriver/clk_TMDS
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.088     2.736    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.543 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.543    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 0.949ns (46.584%)  route 1.088ns (53.416%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.593     1.507    dispDriver/clk_TMDS
    SLICE_X40Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.088     2.736    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.544 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.544    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 0.953ns (46.402%)  route 1.101ns (53.598%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.101     2.747    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.558 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.558    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.954ns (46.429%)  route 1.101ns (53.571%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X39Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.101     2.747    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.559 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.559    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.865%)  route 4.786ns (71.132%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   2500.000  2500.000 f  
    K17                                               0.000  2500.000 f  clk (IN)
                         net (fo=0)                   0.000  2500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  2501.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  2503.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2503.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680  2505.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  2501.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  2503.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2503.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026  2506.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841  2508.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000  2508.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.144%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   2500.000  2500.000 f  
    K17                                               0.000  2500.000 f  clk (IN)
                         net (fo=0)                   0.000  2500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  2501.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  2503.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  2503.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680  2505.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  2501.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  2503.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2503.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026  2506.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840  2508.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000  2508.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.700ns  (logic 6.643ns (24.881%)  route 20.056ns (75.119%))
  Logic Levels:           19  (LUT3=1 LUT5=6 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 r  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.634    11.187    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT3 (Prop_lut3_I1_O)        0.124    11.311 r  control_unit/mainDecoder/Q_i_3__50/O
                         net (fo=3, routed)           0.646    11.956    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.150    12.106 r  control_unit/mainDecoder/Q_i_6__101/O
                         net (fo=1, routed)           1.047    13.153    control_unit/mainDecoder/Q_i_6__101_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.326    13.479 r  control_unit/mainDecoder/Q_i_3__46/O
                         net (fo=3, routed)           0.893    14.373    control_unit/mainDecoder/ALU/as1/c_6
    SLICE_X19Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.497 r  control_unit/mainDecoder/Q_i_7__78/O
                         net (fo=1, routed)           0.684    15.181    control_unit/mainDecoder/Q_i_7__78_n_0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.305 r  control_unit/mainDecoder/Q_i_6__100/O
                         net (fo=2, routed)           0.457    15.763    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X21Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.887 r  control_unit/mainDecoder/Q_i_7__77/O
                         net (fo=1, routed)           0.263    16.150    control_unit/mainDecoder/Q_i_7__77_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.274 r  control_unit/mainDecoder/Q_i_6__99/O
                         net (fo=2, routed)           0.793    17.066    control_unit/mainDecoder/ALU/as1/c_16
    SLICE_X22Y2          LUT6 (Prop_lut6_I5_O)        0.124    17.190 r  control_unit/mainDecoder/Q_i_8__71/O
                         net (fo=1, routed)           0.910    18.100    control_unit/mainDecoder/Q_i_8__71_n_0
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.124    18.224 r  control_unit/mainDecoder/Q_i_6__98/O
                         net (fo=2, routed)           0.416    18.641    control_unit/mainDecoder/ALU/as1/c_21
    SLICE_X21Y8          LUT6 (Prop_lut6_I5_O)        0.124    18.765 r  control_unit/mainDecoder/Q_i_7__76/O
                         net (fo=1, routed)           0.430    19.195    control_unit/mainDecoder/Q_i_7__76_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I0_O)        0.124    19.319 r  control_unit/mainDecoder/Q_i_6__97/O
                         net (fo=1, routed)           0.415    19.734    control_unit/mainDecoder/ALU/as1/c_26
    SLICE_X18Y9          LUT5 (Prop_lut5_I0_O)        0.124    19.858 r  control_unit/mainDecoder/Q_i_3__28/O
                         net (fo=2, routed)           0.311    20.169    control_unit/mainDecoder/ALU/as1/c_28
    SLICE_X18Y10         LUT5 (Prop_lut5_I0_O)        0.124    20.293 r  control_unit/mainDecoder/Q_i_3__26/O
                         net (fo=2, routed)           0.554    20.847    control_unit/mainDecoder/ALU/as1/c_30
    SLICE_X19Y7          LUT5 (Prop_lut5_I2_O)        0.124    20.971 r  control_unit/mainDecoder/Q_i_3__25/O
                         net (fo=3, routed)           0.412    21.383    control_unit/mainDecoder/ALU/add[31]
    SLICE_X19Y7          LUT5 (Prop_lut5_I4_O)        0.118    21.501 r  control_unit/mainDecoder/Q_i_2__28/O
                         net (fo=1, routed)           1.240    22.741    control_unit/mainDecoder/Q_i_2__28_n_0
    SLICE_X26Y6          LUT6 (Prop_lut6_I0_O)        0.326    23.067 r  control_unit/mainDecoder/Q_i_1__82/O
                         net (fo=2, routed)           0.411    23.479    mux_4/mux2/outp
    SLICE_X27Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.603 r  mux_4/mux2/led_OBUF[0]_inst_i_1/O
                         net (fo=34, routed)          4.914    28.516    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    32.047 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.047    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.875ns  (logic 3.516ns (16.843%)  route 17.359ns (83.157%))
  Logic Levels:           21  (LUT3=1 LUT5=13 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.603    11.156    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.280 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=3, routed)           1.084    12.364    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X25Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.488 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           0.420    12.908    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y3          LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.591    13.623    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y4          LUT5 (Prop_lut5_I4_O)        0.124    13.747 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.796    14.543    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y2          LUT5 (Prop_lut5_I4_O)        0.150    14.693 r  control_unit/mainDecoder/Q_i_6__96/O
                         net (fo=2, routed)           0.585    15.278    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X21Y2          LUT5 (Prop_lut5_I4_O)        0.352    15.630 r  control_unit/mainDecoder/Q_i_2__17/O
                         net (fo=3, routed)           0.670    16.300    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X21Y1          LUT5 (Prop_lut5_I4_O)        0.326    16.626 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.459    17.085    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X23Y2          LUT5 (Prop_lut5_I4_O)        0.124    17.209 r  control_unit/mainDecoder/Q_i_2__15/O
                         net (fo=3, routed)           0.464    17.672    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.124    17.796 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.320    18.117    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y6          LUT5 (Prop_lut5_I4_O)        0.124    18.241 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.586    18.827    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y8          LUT5 (Prop_lut5_I4_O)        0.124    18.951 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.452    19.403    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X19Y9          LUT5 (Prop_lut5_I4_O)        0.124    19.527 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.905    20.432    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y11         LUT5 (Prop_lut5_I4_O)        0.124    20.556 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.320    20.876    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X18Y12         LUT5 (Prop_lut5_I4_O)        0.124    21.000 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.457    21.457    control_unit/mainDecoder/ALU/as2/c_29
    SLICE_X19Y8          LUT6 (Prop_lut6_I5_O)        0.124    21.581 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.015    control_unit/mainDecoder/ALU/as2/c_30
    SLICE_X19Y5          LUT6 (Prop_lut6_I0_O)        0.124    22.139 f  control_unit/mainDecoder/Q_i_1__111/O
                         net (fo=2, routed)           1.228    23.366    mux_4/mux2/Q_reg_28
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124    23.490 f  mux_4/mux2/Q_i_1__25/O
                         net (fo=33, routed)          0.567    24.057    control_unit/mainDecoder/ResultWire[19]
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.124    24.181 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_5/O
                         net (fo=4, routed)           1.090    25.271    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_5_n_0
    SLICE_X25Y7          LUT3 (Prop_lut3_I0_O)        0.124    25.395 f  control_unit/mainDecoder/readKeyboard_i_7/O
                         net (fo=1, routed)           0.703    26.098    control_unit/mainDecoder/readKeyboard_i_7_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I5_O)        0.124    26.222 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000    26.222    mem/readKeyboard_reg_1
    SLICE_X27Y7          FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.521ns  (logic 4.586ns (26.174%)  route 12.935ns (73.826%))
  Logic Levels:           6  (LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 r  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.634    11.187    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT3 (Prop_lut3_I1_O)        0.124    11.311 r  control_unit/mainDecoder/Q_i_3__50/O
                         net (fo=3, routed)           0.646    11.956    control_unit/mainDecoder/ALU/as1/c_2
    SLICE_X29Y5          LUT3 (Prop_lut3_I0_O)        0.124    12.080 r  control_unit/mainDecoder/Q_i_3__49/O
                         net (fo=3, routed)           0.278    12.358    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.482 r  control_unit/mainDecoder/Q_i_1__84/O
                         net (fo=2, routed)           0.154    12.636    mux_4/mux2/Q_reg_1
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  mux_4/mux2/led_OBUF[3]_inst_i_1/O
                         net (fo=66, routed)          6.598    19.359    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    22.868 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.868    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.283ns  (logic 4.667ns (28.664%)  route 11.616ns (71.336%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 f  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.634    11.187    control_unit/mainDecoder/Q_reg_18
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.150    11.337 r  control_unit/mainDecoder/Q_i_2__27/O
                         net (fo=1, routed)           0.165    11.502    control_unit/mainDecoder/ALU/as2/c_2
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.328    11.830 r  control_unit/mainDecoder/Q_i_1__83/O
                         net (fo=2, routed)           0.171    12.001    mux_4/mux2/Q_reg_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I1_O)        0.124    12.125 r  mux_4/mux2/led_OBUF[2]_inst_i_1/O
                         net (fo=66, routed)          6.021    18.146    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    21.631 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.631    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_6/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.677ns  (logic 4.367ns (29.755%)  route 10.310ns (70.245%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.679     5.348    buf_reg_6/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  buf_reg_6/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  buf_reg_6/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=93, routed)          4.625    10.428    buf_reg_3/genblk1[8].reg1/d/Q[0]
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.552 r  buf_reg_3/genblk1[8].reg1/d/Q_i_4__24/O
                         net (fo=4, routed)           0.813    11.365    control_unit/mainDecoder/Q_reg_18
    SLICE_X26Y6          LUT6 (Prop_lut6_I4_O)        0.124    11.489 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=2, routed)           0.594    12.083    mux_4/mux2/Q_reg
    SLICE_X22Y10         LUT6 (Prop_lut6_I1_O)        0.124    12.207 r  mux_4/mux2/led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          4.278    16.485    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    20.024 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.024    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.231ns (44.012%)  route 0.294ns (55.988%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.564     1.476    clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  PC1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  PC1_reg[1]/Q
                         net (fo=3, routed)           0.150     1.768    control_unit/mainDecoder/Q[1]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.813 f  control_unit/mainDecoder/readKeyboard_i_5/O
                         net (fo=1, routed)           0.144     1.956    control_unit/mainDecoder/readKeyboard_i_5_n_0
    SLICE_X27Y7          LUT6 (Prop_lut6_I3_O)        0.045     2.001 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000     2.001    mem/readKeyboard_reg_1
    SLICE_X27Y7          FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_7/genblk1[1].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.426ns (44.545%)  route 1.775ns (55.455%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.560     1.472    buf_reg_7/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y10         FDRE                                         r  buf_reg_7/genblk1[1].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  buf_reg_7/genblk1[1].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.216     1.829    mux_4/mux2/ALUOut[1]
    SLICE_X22Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.874 r  mux_4/mux2/led_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          1.559     3.433    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     4.673 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.673    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_2/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.363ns  (logic 1.418ns (42.171%)  route 1.945ns (57.829%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.565     1.477    buf_reg_2/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y5          FDSE                                         r  buf_reg_2/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDSE (Prop_fdse_C_Q)         0.141     1.618 r  buf_reg_2/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.171     1.789    mux_4/mux2/Data[0]
    SLICE_X27Y6          LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  mux_4/mux2/led_OBUF[0]_inst_i_1/O
                         net (fo=34, routed)          1.774     3.608    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     4.840 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.840    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_7/genblk1[2].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.927ns  (logic 1.396ns (35.546%)  route 2.531ns (64.454%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.565     1.477    buf_reg_7/genblk1[2].reg1/d/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  buf_reg_7/genblk1[2].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  buf_reg_7/genblk1[2].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.191     1.832    mux_4/mux2/ALUOut[2]
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  mux_4/mux2/led_OBUF[2]_inst_i_1/O
                         net (fo=66, routed)          2.340     4.217    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     5.404 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.404    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_2/genblk1[3].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.225ns  (logic 1.397ns (33.062%)  route 2.828ns (66.938%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.565     1.477    buf_reg_2/genblk1[3].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  buf_reg_2/genblk1[3].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  buf_reg_2/genblk1[3].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.143     1.761    mux_4/mux2/Data[3]
    SLICE_X29Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  mux_4/mux2/led_OBUF[3]_inst_i_1/O
                         net (fo=66, routed)          2.685     4.492    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     5.703 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.703    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.146%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                    500.000   500.000 f  
    K17                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492   501.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076   503.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   503.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.680   505.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538   501.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760   503.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   503.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677   505.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[29].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 0.580ns (15.602%)  route 3.138ns (84.398%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.086     2.542    mem/ram/Q_reg
    SLICE_X21Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.666 r  mem/ram/Q_i_1__132/O
                         net (fo=2, routed)           1.051     3.718    buf_reg_3/genblk1[29].reg1/d/Q_reg_2
    SLICE_X21Y9          FDRE                                         r  buf_reg_3/genblk1[29].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.500     4.892    buf_reg_3/genblk1[29].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y9          FDRE                                         r  buf_reg_3/genblk1[29].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[31].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 0.704ns (20.805%)  route 2.680ns (79.195%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          1.704     2.160    mem/ram/Q_reg
    SLICE_X22Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  mem/ram/Q_i_2__0/O
                         net (fo=2, routed)           0.976     3.260    control_unit/mainDecoder/Q_reg_17
    SLICE_X25Y9          LUT4 (Prop_lut4_I2_O)        0.124     3.384 r  control_unit/mainDecoder/Q_i_1__15/O
                         net (fo=1, routed)           0.000     3.384    buf_reg_3/genblk1[31].reg1/d/Q_reg_1
    SLICE_X25Y9          FDRE                                         r  buf_reg_3/genblk1[31].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.496     4.889    buf_reg_3/genblk1[31].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y9          FDRE                                         r  buf_reg_3/genblk1[31].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[2].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.282%)  route 2.776ns (82.718%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          1.566     2.022    mem/ram/Q_reg
    SLICE_X23Y10         LUT6 (Prop_lut6_I5_O)        0.124     2.146 r  mem/ram/Q_i_2__29/O
                         net (fo=2, routed)           1.210     3.356    buf_reg_2/genblk1[2].reg1/d/Q_reg_1
    SLICE_X27Y5          FDRE                                         r  buf_reg_2/genblk1[2].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.502     4.894    buf_reg_2/genblk1[2].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  buf_reg_2/genblk1[2].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[3].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.331ns  (logic 0.580ns (17.410%)  route 2.751ns (82.590%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          1.773     2.229    mem/ram/Q_reg
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.353 r  mem/ram/Q_i_1__115/O
                         net (fo=2, routed)           0.978     3.331    buf_reg_2/genblk1[3].reg1/d/Q_reg_1
    SLICE_X27Y5          FDRE                                         r  buf_reg_2/genblk1[3].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.502     4.894    buf_reg_2/genblk1[3].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  buf_reg_2/genblk1[3].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[11].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.330ns  (logic 0.580ns (17.418%)  route 2.750ns (82.582%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          1.955     2.411    mem/ram/Q_reg
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.535 r  mem/ram/Q_i_1__118/O
                         net (fo=2, routed)           0.795     3.330    buf_reg_3/genblk1[11].reg1/d/Q_reg_2
    SLICE_X22Y8          FDRE                                         r  buf_reg_3/genblk1[11].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.497     4.890    buf_reg_3/genblk1[11].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y8          FDRE                                         r  buf_reg_3/genblk1[11].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[18].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.325ns  (logic 0.580ns (17.445%)  route 2.745ns (82.555%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.036     2.492    mem/ram/Q_reg
    SLICE_X22Y8          LUT6 (Prop_lut6_I5_O)        0.124     2.616 r  mem/ram/Q_i_1__123/O
                         net (fo=2, routed)           0.708     3.325    buf_reg_2/genblk1[18].reg1/d/Q_reg_1
    SLICE_X21Y11         FDRE                                         r  buf_reg_2/genblk1[18].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.499     4.891    buf_reg_2/genblk1[18].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y11         FDRE                                         r  buf_reg_2/genblk1[18].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[29].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 0.580ns (17.567%)  route 2.722ns (82.433%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          2.086     2.542    mem/ram/Q_reg
    SLICE_X21Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.666 r  mem/ram/Q_i_1__132/O
                         net (fo=2, routed)           0.635     3.302    buf_reg_2/genblk1[29].reg1/d/Q_reg_1
    SLICE_X21Y11         FDRE                                         r  buf_reg_2/genblk1[29].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.499     4.891    buf_reg_2/genblk1[29].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y11         FDRE                                         r  buf_reg_2/genblk1[29].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[1].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.299ns  (logic 0.704ns (21.340%)  route 2.595ns (78.660%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          1.316     1.772    mem/ram/Q_reg
    SLICE_X22Y13         LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  mem/ram/Q_i_1__10/O
                         net (fo=2, routed)           1.278     3.175    control_unit/mainDecoder/Q_reg_15
    SLICE_X27Y8          LUT4 (Prop_lut4_I2_O)        0.124     3.299 r  control_unit/mainDecoder/Q_i_1__13/O
                         net (fo=1, routed)           0.000     3.299    buf_reg_3/genblk1[1].reg1/d/Q_reg_1
    SLICE_X27Y8          FDRE                                         r  buf_reg_3/genblk1[1].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.501     4.893    buf_reg_3/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y8          FDRE                                         r  buf_reg_3/genblk1[1].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[6].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.604%)  route 2.715ns (82.396%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          1.936     2.392    mem/ram/Q_reg
    SLICE_X23Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.516 r  mem/ram/Q_i_1__116/O
                         net (fo=2, routed)           0.779     3.295    buf_reg_3/genblk1[6].reg1/d/Q_reg_4
    SLICE_X23Y5          FDRE                                         r  buf_reg_3/genblk1[6].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.498     4.891    buf_reg_3/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y5          FDRE                                         r  buf_reg_3/genblk1[6].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[3].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 0.580ns (17.992%)  route 2.644ns (82.008%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          1.773     2.229    mem/ram/Q_reg
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.353 r  mem/ram/Q_i_1__115/O
                         net (fo=2, routed)           0.870     3.224    buf_reg_3/genblk1[3].reg1/d/Q_reg_4
    SLICE_X25Y6          FDRE                                         r  buf_reg_3/genblk1[3].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        1.498     4.891    buf_reg_3/genblk1[3].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y6          FDRE                                         r  buf_reg_3/genblk1[3].reg1/d/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[21].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.913%)  route 0.258ns (58.087%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.258     0.399    control_unit/mainDecoder/Q_reg_10
    SLICE_X27Y9          LUT5 (Prop_lut5_I1_O)        0.045     0.444 r  control_unit/mainDecoder/Q_i_1__2/O
                         net (fo=3, routed)           0.000     0.444    buf_reg_3/genblk1[21].reg1/d/ReadData[0]
    SLICE_X27Y9          FDRE                                         r  buf_reg_3/genblk1[21].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.832     1.991    buf_reg_3/genblk1[21].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y9          FDRE                                         r  buf_reg_3/genblk1[21].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[15].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.013%)  route 0.330ns (63.987%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.263     0.404    control_unit/mainDecoder/Q_reg_10
    SLICE_X27Y9          LUT5 (Prop_lut5_I1_O)        0.045     0.449 r  control_unit/mainDecoder/Q_i_1__1/O
                         net (fo=3, routed)           0.068     0.516    buf_reg_3/genblk1[15].reg1/d/ReadData[0]
    SLICE_X26Y9          FDRE                                         r  buf_reg_3/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.832     1.991    buf_reg_3/genblk1[15].reg1/d/clk_IBUF_BUFG
    SLICE_X26Y9          FDRE                                         r  buf_reg_3/genblk1[15].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[21].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.838%)  route 0.380ns (67.162%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.258     0.399    control_unit/mainDecoder/Q_reg_10
    SLICE_X27Y9          LUT5 (Prop_lut5_I1_O)        0.045     0.444 r  control_unit/mainDecoder/Q_i_1__2/O
                         net (fo=3, routed)           0.123     0.566    buf_reg_2/genblk1[21].reg1/d/ReadData[0]
    SLICE_X27Y8          FDRE                                         r  buf_reg_2/genblk1[21].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.832     1.991    buf_reg_2/genblk1[21].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y8          FDRE                                         r  buf_reg_2/genblk1[21].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[15].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.669%)  route 0.383ns (67.331%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.263     0.404    control_unit/mainDecoder/Q_reg_10
    SLICE_X27Y9          LUT5 (Prop_lut5_I1_O)        0.045     0.449 r  control_unit/mainDecoder/Q_i_1__1/O
                         net (fo=3, routed)           0.121     0.569    buf_reg_2/genblk1[15].reg1/d/ReadData[0]
    SLICE_X27Y8          FDRE                                         r  buf_reg_2/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.832     1.991    buf_reg_2/genblk1[15].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y8          FDRE                                         r  buf_reg_2/genblk1[15].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[15].reg1/d/Q_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.250%)  route 0.391ns (67.750%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.263     0.404    control_unit/mainDecoder/Q_reg_10
    SLICE_X27Y9          LUT5 (Prop_lut5_I1_O)        0.045     0.449 r  control_unit/mainDecoder/Q_i_1__1/O
                         net (fo=3, routed)           0.128     0.577    buf_reg_3/genblk1[15].reg1/d/ReadData[0]
    SLICE_X26Y9          FDRE                                         r  buf_reg_3/genblk1[15].reg1/d/Q_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.832     1.991    buf_reg_3/genblk1[15].reg1/d/clk_IBUF_BUFG
    SLICE_X26Y9          FDRE                                         r  buf_reg_3/genblk1[15].reg1/d/Q_reg_rep/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[20].reg1/d/Q_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.974%)  route 0.396ns (68.026%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.396     0.537    mem/ram/Q_reg
    SLICE_X26Y10         LUT6 (Prop_lut6_I3_O)        0.045     0.582 r  mem/ram/Q_i_1__0/O
                         net (fo=3, routed)           0.000     0.582    buf_reg_3/genblk1[20].reg1/d/ReadData[0]
    SLICE_X26Y10         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.831     1.990    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X26Y10         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg_rep/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[21].reg1/d/Q_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.167%)  route 0.474ns (71.833%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.258     0.399    control_unit/mainDecoder/Q_reg_10
    SLICE_X27Y9          LUT5 (Prop_lut5_I1_O)        0.045     0.444 r  control_unit/mainDecoder/Q_i_1__2/O
                         net (fo=3, routed)           0.217     0.660    buf_reg_3/genblk1[21].reg1/d/ReadData[0]
    SLICE_X27Y9          FDRE                                         r  buf_reg_3/genblk1[21].reg1/d/Q_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.832     1.991    buf_reg_3/genblk1[21].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y9          FDRE                                         r  buf_reg_3/genblk1[21].reg1/d/Q_reg_rep/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[9].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.987%)  route 0.503ns (73.013%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.259     0.400    control_unit/mainDecoder/Q_reg_10
    SLICE_X26Y7          LUT5 (Prop_lut5_I1_O)        0.045     0.445 r  control_unit/mainDecoder/Q_i_1__3/O
                         net (fo=2, routed)           0.245     0.689    buf_reg_3/genblk1[9].reg1/d/ReadData[0]
    SLICE_X25Y5          FDRE                                         r  buf_reg_3/genblk1[9].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.830     1.989    buf_reg_3/genblk1[9].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y5          FDRE                                         r  buf_reg_3/genblk1[9].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[8].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.724%)  route 0.510ns (73.276%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.261     0.402    control_unit/mainDecoder/Q_reg_10
    SLICE_X26Y7          LUT5 (Prop_lut5_I1_O)        0.045     0.447 r  control_unit/mainDecoder/Q_i_1/O
                         net (fo=2, routed)           0.249     0.696    buf_reg_3/genblk1[8].reg1/d/ReadData[0]
    SLICE_X25Y5          FDRE                                         r  buf_reg_3/genblk1[8].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.830     1.989    buf_reg_3/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y5          FDRE                                         r  buf_reg_3/genblk1[8].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[5].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.416%)  route 0.518ns (73.584%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.337     0.478    mem/ram/Q_reg
    SLICE_X26Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.523 r  mem/ram/Q_i_1__7/O
                         net (fo=2, routed)           0.182     0.704    buf_reg_2/genblk1[5].reg1/d/ReadData[0]
    SLICE_X26Y8          FDRE                                         r  buf_reg_2/genblk1[5].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3701, routed)        0.832     1.991    buf_reg_2/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  buf_reg_2/genblk1[5].reg1/d/Q_reg/C





