
*** Running vivado
    with args -log CPU_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU_TOP.tcl -notrace
Command: synth_design -top CPU_TOP -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 405.617 ; gain = 101.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_TOP' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/CPU_TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [D:/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (2#1) [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control32' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/control32.v:8]
INFO: [Synth 8-256] done synthesizing module 'control32' (3#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/control32.v:8]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (4#1) [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (5#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'executs32' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/executs32.v:23]
INFO: [Synth 8-226] default block is never used [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/executs32.v:120]
INFO: [Synth 8-256] done synthesizing module 'executs32' (6#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/executs32.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'HI' does not match port width (32) of module 'executs32' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/CPU_TOP.v:172]
INFO: [Synth 8-638] synthesizing module 'decode32' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/decode32.v:4]
INFO: [Synth 8-256] done synthesizing module 'decode32' (7#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/decode32.v:4]
WARNING: [Synth 8-689] width (16) of port connection 'ALU_Hi' does not match port width (32) of module 'decode32' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/CPU_TOP.v:185]
INFO: [Synth 8-638] synthesizing module 'programrom' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/programrom.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (8#1) [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programrom' (9#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/programrom.v:23]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Ifetc32.v:23]
WARNING: [Synth 8-5788] Register link_addr_tmp_reg in module Ifetc32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Ifetc32.v:53]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (10#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Ifetc32.v:23]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (11#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'LED' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/LED.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED' (12#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/LED.v:23]
INFO: [Synth 8-638] synthesizing module 'Switch' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Switch.v:23]
INFO: [Synth 8-256] done synthesizing module 'Switch' (13#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Switch.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (14#1) [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ButtonVibration' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/new/ButtonVibration.v:23]
	Parameter p bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ButtonVibration' (15#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/new/ButtonVibration.v:23]
INFO: [Synth 8-638] synthesizing module 'Light' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:1]
	Parameter period bound to: 200000 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:147]
INFO: [Synth 8-226] default block is never used [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:164]
WARNING: [Synth 8-567] referenced signal 'light' should be on the sensitivity list [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:161]
WARNING: [Synth 8-567] referenced signal 'lightwrite' should be on the sensitivity list [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:161]
WARNING: [Synth 8-567] referenced signal 'x0' should be on the sensitivity list [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:161]
WARNING: [Synth 8-567] referenced signal 'x1' should be on the sensitivity list [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:161]
INFO: [Synth 8-256] done synthesizing module 'Light' (16#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:1]
INFO: [Synth 8-256] done synthesizing module 'CPU_TOP' (17#1) [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/CPU_TOP.v:23]
WARNING: [Synth 8-3331] design Light has unconnected port lightwdata[15]
WARNING: [Synth 8-3331] design Light has unconnected port lightwdata[14]
WARNING: [Synth 8-3331] design Light has unconnected port lightwdata[13]
WARNING: [Synth 8-3331] design Light has unconnected port lightwdata[12]
WARNING: [Synth 8-3331] design ButtonVibration has unconnected port buttoncs
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.684 ; gain = 160.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 464.684 ; gain = 160.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/dcp4/prgrom_in_context.xdc] for cell 'prgrom/instmem'
Finished Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/dcp4/prgrom_in_context.xdc] for cell 'prgrom/instmem'
Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/dcp5/RAM_in_context.xdc] for cell 'dmem/ram'
Finished Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/dcp5/RAM_in_context.xdc] for cell 'dmem/ram'
Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/dcp6/cpuclk_in_context.xdc] for cell 'clk1'
Finished Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/dcp6/cpuclk_in_context.xdc] for cell 'clk1'
Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/dcp7/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/.Xil/Vivado-25212-LAPTOPGV467QMQ/dcp7/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.srcs/constrs_1/new/cpu_xdc.xdc]
Finished Parsing XDC File [D:/Digital_Design_Lab/without_output/without_output.srcs/constrs_1/new/cpu_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Digital_Design_Lab/without_output/without_output.srcs/constrs_1/new/cpu_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 825.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 825.859 ; gain = 521.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 825.859 ; gain = 521.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmem/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for prgrom/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 825.859 ; gain = 521.852
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/executs32.v:70]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/executs32.v:99]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/executs32.v:94]
INFO: [Synth 8-5546] ROM "reg_file_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_file_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttonout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'x1_reg' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'x0_reg' [D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 825.859 ; gain = 521.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 134   
	   4 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 3     
	  38 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU_TOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module executs32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module decode32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 129   
	   4 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 1     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module LED 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
Module Switch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ButtonVibration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module Light 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP ALU_output_comux0, operation Mode is: A*B.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: Generating DSP ALU_output_comux0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: Generating DSP ALU_output_comux0, operation Mode is: A*B.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: Generating DSP ALU_output_comux0, operation Mode is: C+A*B.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: Generating DSP ALU_output_comux0, operation Mode is: A*B.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: Generating DSP ALU_output_comux0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: Generating DSP ALU_output_comux0, operation Mode is: C+A*B.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
DSP Report: operator ALU_output_comux0 is absorbed into DSP ALU_output_comux0.
INFO: [Synth 8-5545] ROM "light/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "light/clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design CPU_TOP has port Y[7] driven by constant 1
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 825.859 ; gain = 521.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Light       | p_0_out    | 64x7          | LUT            | 
|Light       | p_0_out    | 64x7          | LUT            | 
|CPU_TOP     | p_0_out    | 64x7          | LUT            | 
|CPU_TOP     | p_0_out    | 64x7          | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|executs32   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|executs32   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|executs32   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|executs32   | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|executs32   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|executs32   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|executs32   | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk1/clk_out1' to pin 'clk1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk1/clk_out2' to pin 'clk1/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 952.344 ; gain = 648.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 966.363 ; gain = 662.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 1094.758 ; gain = 790.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1094.758 ; gain = 790.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1094.758 ; gain = 790.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:15 ; elapsed = 00:02:16 . Memory (MB): peak = 1094.758 ; gain = 790.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 1094.758 ; gain = 790.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 1094.758 ; gain = 790.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 1094.758 ; gain = 790.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |uart_bmpg_0   |         1|
|2     |cpuclk        |         1|
|3     |RAM           |         1|
|4     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     2|
|6     |CARRY4      |  1236|
|7     |DSP48E1     |     5|
|8     |DSP48E1_1   |     2|
|9     |LUT1        |   260|
|10    |LUT2        |   322|
|11    |LUT3        |  3249|
|12    |LUT4        |   358|
|13    |LUT5        |  1505|
|14    |LUT6        |  1422|
|15    |MUXF7       |   284|
|16    |MUXF8       |    43|
|17    |FDCE        |    77|
|18    |FDRE        |  1161|
|19    |LDC         |    14|
|20    |IBUF        |    29|
|21    |OBUF        |    41|
+------+------------+------+

Report Instance Areas: 
+------+----------+----------------+------+
|      |Instance  |Module          |Cells |
+------+----------+----------------+------+
|1     |top       |                | 10127|
|2     |  Ifetc   |Ifetc32         |   155|
|3     |  Led     |LED             |    24|
|4     |  alu     |executs32       |  4613|
|5     |  bt      |ButtonVibration |    22|
|6     |  decoder |decode32        |  2472|
|7     |  dmem    |dmemory32       |    33|
|8     |  light   |Light           |   117|
|9     |  prgrom  |programrom      |  2548|
|10    |  switch  |Switch          |    16|
+------+----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 1094.758 ; gain = 790.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 1094.758 ; gain = 429.574
Synthesis Optimization Complete : Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 1094.758 ; gain = 790.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LDC => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 1094.758 ; gain = 802.273
INFO: [Common 17-1381] The checkpoint 'D:/Digital_Design_Lab/without_output/without_output.runs/synth_1/CPU_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_TOP_utilization_synth.rpt -pb CPU_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1094.758 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 26 15:15:35 2023...
