
DTU0300_W5500_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004494  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08004678  08004678  00014678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080047b8  080047b8  000147b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080047bc  080047bc  000147bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000b4  20000000  080047c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f0  200000b4  08004874  000200b4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001a4  08004874  000201a4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001020f  00000000  00000000  000200dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002630  00000000  00000000  000302ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ad8  00000000  00000000  00032920  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009d0  00000000  00000000  000333f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000052a3  00000000  00000000  00033dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000323e  00000000  00000000  0003906b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003c2a9  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000325c  00000000  00000000  0003c328  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200000b4 	.word	0x200000b4
 8000200:	00000000 	.word	0x00000000
 8000204:	08004660 	.word	0x08004660

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200000b8 	.word	0x200000b8
 8000220:	08004660 	.word	0x08004660

08000224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000228:	4a08      	ldr	r2, [pc, #32]	; (800024c <HAL_Init+0x28>)
 800022a:	4b08      	ldr	r3, [pc, #32]	; (800024c <HAL_Init+0x28>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	f043 0310 	orr.w	r3, r3, #16
 8000232:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000234:	2003      	movs	r0, #3
 8000236:	f000 f927 	bl	8000488 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f808 	bl	8000250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000240:	f002 fff4 	bl	800322c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000244:	2300      	movs	r3, #0
}
 8000246:	4618      	mov	r0, r3
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	40022000 	.word	0x40022000

08000250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000258:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <HAL_InitTick+0x54>)
 800025a:	681a      	ldr	r2, [r3, #0]
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <HAL_InitTick+0x58>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	4619      	mov	r1, r3
 8000262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000266:	fbb3 f3f1 	udiv	r3, r3, r1
 800026a:	fbb2 f3f3 	udiv	r3, r2, r3
 800026e:	4618      	mov	r0, r3
 8000270:	f000 f931 	bl	80004d6 <HAL_SYSTICK_Config>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800027a:	2301      	movs	r3, #1
 800027c:	e00e      	b.n	800029c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2b0f      	cmp	r3, #15
 8000282:	d80a      	bhi.n	800029a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000284:	2200      	movs	r2, #0
 8000286:	6879      	ldr	r1, [r7, #4]
 8000288:	f04f 30ff 	mov.w	r0, #4294967295
 800028c:	f000 f907 	bl	800049e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000290:	4a06      	ldr	r2, [pc, #24]	; (80002ac <HAL_InitTick+0x5c>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000296:	2300      	movs	r3, #0
 8000298:	e000      	b.n	800029c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800029a:	2301      	movs	r3, #1
}
 800029c:	4618      	mov	r0, r3
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	2000004c 	.word	0x2000004c
 80002a8:	20000004 	.word	0x20000004
 80002ac:	20000000 	.word	0x20000000

080002b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <HAL_IncTick+0x1c>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	461a      	mov	r2, r3
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <HAL_IncTick+0x20>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4413      	add	r3, r2
 80002c0:	4a03      	ldr	r2, [pc, #12]	; (80002d0 <HAL_IncTick+0x20>)
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr
 80002cc:	20000004 	.word	0x20000004
 80002d0:	20000104 	.word	0x20000104

080002d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  return uwTick;
 80002d8:	4b02      	ldr	r3, [pc, #8]	; (80002e4 <HAL_GetTick+0x10>)
 80002da:	681b      	ldr	r3, [r3, #0]
}
 80002dc:	4618      	mov	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	20000104 	.word	0x20000104

080002e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002f0:	f7ff fff0 	bl	80002d4 <HAL_GetTick>
 80002f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000300:	d005      	beq.n	800030e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <HAL_Delay+0x40>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	461a      	mov	r2, r3
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	4413      	add	r3, r2
 800030c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800030e:	bf00      	nop
 8000310:	f7ff ffe0 	bl	80002d4 <HAL_GetTick>
 8000314:	4602      	mov	r2, r0
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	1ad2      	subs	r2, r2, r3
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	429a      	cmp	r2, r3
 800031e:	d3f7      	bcc.n	8000310 <HAL_Delay+0x28>
  {
  }
}
 8000320:	bf00      	nop
 8000322:	3710      	adds	r7, #16
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000004 	.word	0x20000004

0800032c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800032c:	b480      	push	{r7}
 800032e:	b085      	sub	sp, #20
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f003 0307 	and.w	r3, r3, #7
 800033a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800033c:	4b0c      	ldr	r3, [pc, #48]	; (8000370 <NVIC_SetPriorityGrouping+0x44>)
 800033e:	68db      	ldr	r3, [r3, #12]
 8000340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000342:	68ba      	ldr	r2, [r7, #8]
 8000344:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000348:	4013      	ands	r3, r2
 800034a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800035c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800035e:	4a04      	ldr	r2, [pc, #16]	; (8000370 <NVIC_SetPriorityGrouping+0x44>)
 8000360:	68bb      	ldr	r3, [r7, #8]
 8000362:	60d3      	str	r3, [r2, #12]
}
 8000364:	bf00      	nop
 8000366:	3714      	adds	r7, #20
 8000368:	46bd      	mov	sp, r7
 800036a:	bc80      	pop	{r7}
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	e000ed00 	.word	0xe000ed00

08000374 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000378:	4b04      	ldr	r3, [pc, #16]	; (800038c <NVIC_GetPriorityGrouping+0x18>)
 800037a:	68db      	ldr	r3, [r3, #12]
 800037c:	0a1b      	lsrs	r3, r3, #8
 800037e:	f003 0307 	and.w	r3, r3, #7
}
 8000382:	4618      	mov	r0, r3
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	e000ed00 	.word	0xe000ed00

08000390 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	6039      	str	r1, [r7, #0]
 800039a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800039c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	da0b      	bge.n	80003bc <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003a4:	490d      	ldr	r1, [pc, #52]	; (80003dc <NVIC_SetPriority+0x4c>)
 80003a6:	79fb      	ldrb	r3, [r7, #7]
 80003a8:	f003 030f 	and.w	r3, r3, #15
 80003ac:	3b04      	subs	r3, #4
 80003ae:	683a      	ldr	r2, [r7, #0]
 80003b0:	b2d2      	uxtb	r2, r2
 80003b2:	0112      	lsls	r2, r2, #4
 80003b4:	b2d2      	uxtb	r2, r2
 80003b6:	440b      	add	r3, r1
 80003b8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003ba:	e009      	b.n	80003d0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003bc:	4908      	ldr	r1, [pc, #32]	; (80003e0 <NVIC_SetPriority+0x50>)
 80003be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003c2:	683a      	ldr	r2, [r7, #0]
 80003c4:	b2d2      	uxtb	r2, r2
 80003c6:	0112      	lsls	r2, r2, #4
 80003c8:	b2d2      	uxtb	r2, r2
 80003ca:	440b      	add	r3, r1
 80003cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80003d0:	bf00      	nop
 80003d2:	370c      	adds	r7, #12
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bc80      	pop	{r7}
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	e000ed00 	.word	0xe000ed00
 80003e0:	e000e100 	.word	0xe000e100

080003e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b089      	sub	sp, #36	; 0x24
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	60f8      	str	r0, [r7, #12]
 80003ec:	60b9      	str	r1, [r7, #8]
 80003ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	f003 0307 	and.w	r3, r3, #7
 80003f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003f8:	69fb      	ldr	r3, [r7, #28]
 80003fa:	f1c3 0307 	rsb	r3, r3, #7
 80003fe:	2b04      	cmp	r3, #4
 8000400:	bf28      	it	cs
 8000402:	2304      	movcs	r3, #4
 8000404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000406:	69fb      	ldr	r3, [r7, #28]
 8000408:	3304      	adds	r3, #4
 800040a:	2b06      	cmp	r3, #6
 800040c:	d902      	bls.n	8000414 <NVIC_EncodePriority+0x30>
 800040e:	69fb      	ldr	r3, [r7, #28]
 8000410:	3b03      	subs	r3, #3
 8000412:	e000      	b.n	8000416 <NVIC_EncodePriority+0x32>
 8000414:	2300      	movs	r3, #0
 8000416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000418:	2201      	movs	r2, #1
 800041a:	69bb      	ldr	r3, [r7, #24]
 800041c:	fa02 f303 	lsl.w	r3, r2, r3
 8000420:	1e5a      	subs	r2, r3, #1
 8000422:	68bb      	ldr	r3, [r7, #8]
 8000424:	401a      	ands	r2, r3
 8000426:	697b      	ldr	r3, [r7, #20]
 8000428:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800042a:	2101      	movs	r1, #1
 800042c:	697b      	ldr	r3, [r7, #20]
 800042e:	fa01 f303 	lsl.w	r3, r1, r3
 8000432:	1e59      	subs	r1, r3, #1
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000438:	4313      	orrs	r3, r2
         );
}
 800043a:	4618      	mov	r0, r3
 800043c:	3724      	adds	r7, #36	; 0x24
 800043e:	46bd      	mov	sp, r7
 8000440:	bc80      	pop	{r7}
 8000442:	4770      	bx	lr

08000444 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	3b01      	subs	r3, #1
 8000450:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000454:	d301      	bcc.n	800045a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000456:	2301      	movs	r3, #1
 8000458:	e00f      	b.n	800047a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800045a:	4a0a      	ldr	r2, [pc, #40]	; (8000484 <SysTick_Config+0x40>)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	3b01      	subs	r3, #1
 8000460:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000462:	210f      	movs	r1, #15
 8000464:	f04f 30ff 	mov.w	r0, #4294967295
 8000468:	f7ff ff92 	bl	8000390 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800046c:	4b05      	ldr	r3, [pc, #20]	; (8000484 <SysTick_Config+0x40>)
 800046e:	2200      	movs	r2, #0
 8000470:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000472:	4b04      	ldr	r3, [pc, #16]	; (8000484 <SysTick_Config+0x40>)
 8000474:	2207      	movs	r2, #7
 8000476:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000478:	2300      	movs	r3, #0
}
 800047a:	4618      	mov	r0, r3
 800047c:	3708      	adds	r7, #8
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	e000e010 	.word	0xe000e010

08000488 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000490:	6878      	ldr	r0, [r7, #4]
 8000492:	f7ff ff4b 	bl	800032c <NVIC_SetPriorityGrouping>
}
 8000496:	bf00      	nop
 8000498:	3708      	adds	r7, #8
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}

0800049e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800049e:	b580      	push	{r7, lr}
 80004a0:	b086      	sub	sp, #24
 80004a2:	af00      	add	r7, sp, #0
 80004a4:	4603      	mov	r3, r0
 80004a6:	60b9      	str	r1, [r7, #8]
 80004a8:	607a      	str	r2, [r7, #4]
 80004aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80004ac:	2300      	movs	r3, #0
 80004ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80004b0:	f7ff ff60 	bl	8000374 <NVIC_GetPriorityGrouping>
 80004b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004b6:	687a      	ldr	r2, [r7, #4]
 80004b8:	68b9      	ldr	r1, [r7, #8]
 80004ba:	6978      	ldr	r0, [r7, #20]
 80004bc:	f7ff ff92 	bl	80003e4 <NVIC_EncodePriority>
 80004c0:	4602      	mov	r2, r0
 80004c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004c6:	4611      	mov	r1, r2
 80004c8:	4618      	mov	r0, r3
 80004ca:	f7ff ff61 	bl	8000390 <NVIC_SetPriority>
}
 80004ce:	bf00      	nop
 80004d0:	3718      	adds	r7, #24
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}

080004d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004d6:	b580      	push	{r7, lr}
 80004d8:	b082      	sub	sp, #8
 80004da:	af00      	add	r7, sp, #0
 80004dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004de:	6878      	ldr	r0, [r7, #4]
 80004e0:	f7ff ffb0 	bl	8000444 <SysTick_Config>
 80004e4:	4603      	mov	r3, r0
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
	...

080004f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b08b      	sub	sp, #44	; 0x2c
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80004fa:	2300      	movs	r3, #0
 80004fc:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80004fe:	2300      	movs	r3, #0
 8000500:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8000502:	2300      	movs	r3, #0
 8000504:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000506:	2300      	movs	r3, #0
 8000508:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800050a:	2300      	movs	r3, #0
 800050c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800050e:	2300      	movs	r3, #0
 8000510:	627b      	str	r3, [r7, #36]	; 0x24
 8000512:	e133      	b.n	800077c <HAL_GPIO_Init+0x28c>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000514:	2201      	movs	r2, #1
 8000516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000518:	fa02 f303 	lsl.w	r3, r2, r3
 800051c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	69fb      	ldr	r3, [r7, #28]
 8000524:	4013      	ands	r3, r2
 8000526:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000528:	69ba      	ldr	r2, [r7, #24]
 800052a:	69fb      	ldr	r3, [r7, #28]
 800052c:	429a      	cmp	r2, r3
 800052e:	f040 8122 	bne.w	8000776 <HAL_GPIO_Init+0x286>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	685b      	ldr	r3, [r3, #4]
 8000536:	2b12      	cmp	r3, #18
 8000538:	d034      	beq.n	80005a4 <HAL_GPIO_Init+0xb4>
 800053a:	2b12      	cmp	r3, #18
 800053c:	d80d      	bhi.n	800055a <HAL_GPIO_Init+0x6a>
 800053e:	2b02      	cmp	r3, #2
 8000540:	d02b      	beq.n	800059a <HAL_GPIO_Init+0xaa>
 8000542:	2b02      	cmp	r3, #2
 8000544:	d804      	bhi.n	8000550 <HAL_GPIO_Init+0x60>
 8000546:	2b00      	cmp	r3, #0
 8000548:	d031      	beq.n	80005ae <HAL_GPIO_Init+0xbe>
 800054a:	2b01      	cmp	r3, #1
 800054c:	d01c      	beq.n	8000588 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800054e:	e048      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000550:	2b03      	cmp	r3, #3
 8000552:	d043      	beq.n	80005dc <HAL_GPIO_Init+0xec>
 8000554:	2b11      	cmp	r3, #17
 8000556:	d01b      	beq.n	8000590 <HAL_GPIO_Init+0xa0>
          break;
 8000558:	e043      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800055a:	4a8d      	ldr	r2, [pc, #564]	; (8000790 <HAL_GPIO_Init+0x2a0>)
 800055c:	4293      	cmp	r3, r2
 800055e:	d026      	beq.n	80005ae <HAL_GPIO_Init+0xbe>
 8000560:	4a8b      	ldr	r2, [pc, #556]	; (8000790 <HAL_GPIO_Init+0x2a0>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d806      	bhi.n	8000574 <HAL_GPIO_Init+0x84>
 8000566:	4a8b      	ldr	r2, [pc, #556]	; (8000794 <HAL_GPIO_Init+0x2a4>)
 8000568:	4293      	cmp	r3, r2
 800056a:	d020      	beq.n	80005ae <HAL_GPIO_Init+0xbe>
 800056c:	4a8a      	ldr	r2, [pc, #552]	; (8000798 <HAL_GPIO_Init+0x2a8>)
 800056e:	4293      	cmp	r3, r2
 8000570:	d01d      	beq.n	80005ae <HAL_GPIO_Init+0xbe>
          break;
 8000572:	e036      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000574:	4a89      	ldr	r2, [pc, #548]	; (800079c <HAL_GPIO_Init+0x2ac>)
 8000576:	4293      	cmp	r3, r2
 8000578:	d019      	beq.n	80005ae <HAL_GPIO_Init+0xbe>
 800057a:	4a89      	ldr	r2, [pc, #548]	; (80007a0 <HAL_GPIO_Init+0x2b0>)
 800057c:	4293      	cmp	r3, r2
 800057e:	d016      	beq.n	80005ae <HAL_GPIO_Init+0xbe>
 8000580:	4a88      	ldr	r2, [pc, #544]	; (80007a4 <HAL_GPIO_Init+0x2b4>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d013      	beq.n	80005ae <HAL_GPIO_Init+0xbe>
          break;
 8000586:	e02c      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	68db      	ldr	r3, [r3, #12]
 800058c:	623b      	str	r3, [r7, #32]
          break;
 800058e:	e028      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	3304      	adds	r3, #4
 8000596:	623b      	str	r3, [r7, #32]
          break;
 8000598:	e023      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800059a:	683b      	ldr	r3, [r7, #0]
 800059c:	68db      	ldr	r3, [r3, #12]
 800059e:	3308      	adds	r3, #8
 80005a0:	623b      	str	r3, [r7, #32]
          break;
 80005a2:	e01e      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	68db      	ldr	r3, [r3, #12]
 80005a8:	330c      	adds	r3, #12
 80005aa:	623b      	str	r3, [r7, #32]
          break;
 80005ac:	e019      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	689b      	ldr	r3, [r3, #8]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d102      	bne.n	80005bc <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80005b6:	2304      	movs	r3, #4
 80005b8:	623b      	str	r3, [r7, #32]
          break;
 80005ba:	e012      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	689b      	ldr	r3, [r3, #8]
 80005c0:	2b01      	cmp	r3, #1
 80005c2:	d105      	bne.n	80005d0 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005c4:	2308      	movs	r3, #8
 80005c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	69fa      	ldr	r2, [r7, #28]
 80005cc:	611a      	str	r2, [r3, #16]
          break;
 80005ce:	e008      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005d0:	2308      	movs	r3, #8
 80005d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	69fa      	ldr	r2, [r7, #28]
 80005d8:	615a      	str	r2, [r3, #20]
          break;
 80005da:	e002      	b.n	80005e2 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80005dc:	2300      	movs	r3, #0
 80005de:	623b      	str	r3, [r7, #32]
          break;
 80005e0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005e2:	69bb      	ldr	r3, [r7, #24]
 80005e4:	2bff      	cmp	r3, #255	; 0xff
 80005e6:	d801      	bhi.n	80005ec <HAL_GPIO_Init+0xfc>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	e001      	b.n	80005f0 <HAL_GPIO_Init+0x100>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	3304      	adds	r3, #4
 80005f0:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80005f2:	69bb      	ldr	r3, [r7, #24]
 80005f4:	2bff      	cmp	r3, #255	; 0xff
 80005f6:	d802      	bhi.n	80005fe <HAL_GPIO_Init+0x10e>
 80005f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	e002      	b.n	8000604 <HAL_GPIO_Init+0x114>
 80005fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000600:	3b08      	subs	r3, #8
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	210f      	movs	r1, #15
 800060c:	693b      	ldr	r3, [r7, #16]
 800060e:	fa01 f303 	lsl.w	r3, r1, r3
 8000612:	43db      	mvns	r3, r3
 8000614:	401a      	ands	r2, r3
 8000616:	6a39      	ldr	r1, [r7, #32]
 8000618:	693b      	ldr	r3, [r7, #16]
 800061a:	fa01 f303 	lsl.w	r3, r1, r3
 800061e:	431a      	orrs	r2, r3
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	685b      	ldr	r3, [r3, #4]
 8000628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062c:	2b00      	cmp	r3, #0
 800062e:	f000 80a2 	beq.w	8000776 <HAL_GPIO_Init+0x286>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000632:	4a5d      	ldr	r2, [pc, #372]	; (80007a8 <HAL_GPIO_Init+0x2b8>)
 8000634:	4b5c      	ldr	r3, [pc, #368]	; (80007a8 <HAL_GPIO_Init+0x2b8>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	6193      	str	r3, [r2, #24]
 800063e:	4b5a      	ldr	r3, [pc, #360]	; (80007a8 <HAL_GPIO_Init+0x2b8>)
 8000640:	699b      	ldr	r3, [r3, #24]
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800064a:	4a58      	ldr	r2, [pc, #352]	; (80007ac <HAL_GPIO_Init+0x2bc>)
 800064c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800064e:	089b      	lsrs	r3, r3, #2
 8000650:	3302      	adds	r3, #2
 8000652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000656:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800065a:	f003 0303 	and.w	r3, r3, #3
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	220f      	movs	r2, #15
 8000662:	fa02 f303 	lsl.w	r3, r2, r3
 8000666:	43db      	mvns	r3, r3
 8000668:	697a      	ldr	r2, [r7, #20]
 800066a:	4013      	ands	r3, r2
 800066c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4a4f      	ldr	r2, [pc, #316]	; (80007b0 <HAL_GPIO_Init+0x2c0>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d01f      	beq.n	80006b6 <HAL_GPIO_Init+0x1c6>
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4a4e      	ldr	r2, [pc, #312]	; (80007b4 <HAL_GPIO_Init+0x2c4>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d019      	beq.n	80006b2 <HAL_GPIO_Init+0x1c2>
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4a4d      	ldr	r2, [pc, #308]	; (80007b8 <HAL_GPIO_Init+0x2c8>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d013      	beq.n	80006ae <HAL_GPIO_Init+0x1be>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4a4c      	ldr	r2, [pc, #304]	; (80007bc <HAL_GPIO_Init+0x2cc>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d00d      	beq.n	80006aa <HAL_GPIO_Init+0x1ba>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a4b      	ldr	r2, [pc, #300]	; (80007c0 <HAL_GPIO_Init+0x2d0>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d007      	beq.n	80006a6 <HAL_GPIO_Init+0x1b6>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4a4a      	ldr	r2, [pc, #296]	; (80007c4 <HAL_GPIO_Init+0x2d4>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d101      	bne.n	80006a2 <HAL_GPIO_Init+0x1b2>
 800069e:	2305      	movs	r3, #5
 80006a0:	e00a      	b.n	80006b8 <HAL_GPIO_Init+0x1c8>
 80006a2:	2306      	movs	r3, #6
 80006a4:	e008      	b.n	80006b8 <HAL_GPIO_Init+0x1c8>
 80006a6:	2304      	movs	r3, #4
 80006a8:	e006      	b.n	80006b8 <HAL_GPIO_Init+0x1c8>
 80006aa:	2303      	movs	r3, #3
 80006ac:	e004      	b.n	80006b8 <HAL_GPIO_Init+0x1c8>
 80006ae:	2302      	movs	r3, #2
 80006b0:	e002      	b.n	80006b8 <HAL_GPIO_Init+0x1c8>
 80006b2:	2301      	movs	r3, #1
 80006b4:	e000      	b.n	80006b8 <HAL_GPIO_Init+0x1c8>
 80006b6:	2300      	movs	r3, #0
 80006b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006ba:	f002 0203 	and.w	r2, r2, #3
 80006be:	0092      	lsls	r2, r2, #2
 80006c0:	4093      	lsls	r3, r2
 80006c2:	697a      	ldr	r2, [r7, #20]
 80006c4:	4313      	orrs	r3, r2
 80006c6:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80006c8:	4938      	ldr	r1, [pc, #224]	; (80007ac <HAL_GPIO_Init+0x2bc>)
 80006ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006cc:	089b      	lsrs	r3, r3, #2
 80006ce:	3302      	adds	r3, #2
 80006d0:	697a      	ldr	r2, [r7, #20]
 80006d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d006      	beq.n	80006f0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80006e2:	4939      	ldr	r1, [pc, #228]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 80006e4:	4b38      	ldr	r3, [pc, #224]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 80006e6:	681a      	ldr	r2, [r3, #0]
 80006e8:	69bb      	ldr	r3, [r7, #24]
 80006ea:	4313      	orrs	r3, r2
 80006ec:	600b      	str	r3, [r1, #0]
 80006ee:	e006      	b.n	80006fe <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80006f0:	4935      	ldr	r1, [pc, #212]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 80006f2:	4b35      	ldr	r3, [pc, #212]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	69bb      	ldr	r3, [r7, #24]
 80006f8:	43db      	mvns	r3, r3
 80006fa:	4013      	ands	r3, r2
 80006fc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000706:	2b00      	cmp	r3, #0
 8000708:	d006      	beq.n	8000718 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800070a:	492f      	ldr	r1, [pc, #188]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 800070c:	4b2e      	ldr	r3, [pc, #184]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 800070e:	685a      	ldr	r2, [r3, #4]
 8000710:	69bb      	ldr	r3, [r7, #24]
 8000712:	4313      	orrs	r3, r2
 8000714:	604b      	str	r3, [r1, #4]
 8000716:	e006      	b.n	8000726 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000718:	492b      	ldr	r1, [pc, #172]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 800071a:	4b2b      	ldr	r3, [pc, #172]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 800071c:	685a      	ldr	r2, [r3, #4]
 800071e:	69bb      	ldr	r3, [r7, #24]
 8000720:	43db      	mvns	r3, r3
 8000722:	4013      	ands	r3, r2
 8000724:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800072e:	2b00      	cmp	r3, #0
 8000730:	d006      	beq.n	8000740 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000732:	4925      	ldr	r1, [pc, #148]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 8000734:	4b24      	ldr	r3, [pc, #144]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 8000736:	689a      	ldr	r2, [r3, #8]
 8000738:	69bb      	ldr	r3, [r7, #24]
 800073a:	4313      	orrs	r3, r2
 800073c:	608b      	str	r3, [r1, #8]
 800073e:	e006      	b.n	800074e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000740:	4921      	ldr	r1, [pc, #132]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 8000742:	4b21      	ldr	r3, [pc, #132]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 8000744:	689a      	ldr	r2, [r3, #8]
 8000746:	69bb      	ldr	r3, [r7, #24]
 8000748:	43db      	mvns	r3, r3
 800074a:	4013      	ands	r3, r2
 800074c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	685b      	ldr	r3, [r3, #4]
 8000752:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000756:	2b00      	cmp	r3, #0
 8000758:	d006      	beq.n	8000768 <HAL_GPIO_Init+0x278>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800075a:	491b      	ldr	r1, [pc, #108]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 800075c:	4b1a      	ldr	r3, [pc, #104]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 800075e:	68da      	ldr	r2, [r3, #12]
 8000760:	69bb      	ldr	r3, [r7, #24]
 8000762:	4313      	orrs	r3, r2
 8000764:	60cb      	str	r3, [r1, #12]
 8000766:	e006      	b.n	8000776 <HAL_GPIO_Init+0x286>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000768:	4917      	ldr	r1, [pc, #92]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 800076a:	4b17      	ldr	r3, [pc, #92]	; (80007c8 <HAL_GPIO_Init+0x2d8>)
 800076c:	68da      	ldr	r2, [r3, #12]
 800076e:	69bb      	ldr	r3, [r7, #24]
 8000770:	43db      	mvns	r3, r3
 8000772:	4013      	ands	r3, r2
 8000774:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000778:	3301      	adds	r3, #1
 800077a:	627b      	str	r3, [r7, #36]	; 0x24
 800077c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077e:	2b0f      	cmp	r3, #15
 8000780:	f67f aec8 	bls.w	8000514 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000784:	bf00      	nop
 8000786:	372c      	adds	r7, #44	; 0x2c
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	10210000 	.word	0x10210000
 8000794:	10110000 	.word	0x10110000
 8000798:	10120000 	.word	0x10120000
 800079c:	10310000 	.word	0x10310000
 80007a0:	10320000 	.word	0x10320000
 80007a4:	10220000 	.word	0x10220000
 80007a8:	40021000 	.word	0x40021000
 80007ac:	40010000 	.word	0x40010000
 80007b0:	40010800 	.word	0x40010800
 80007b4:	40010c00 	.word	0x40010c00
 80007b8:	40011000 	.word	0x40011000
 80007bc:	40011400 	.word	0x40011400
 80007c0:	40011800 	.word	0x40011800
 80007c4:	40011c00 	.word	0x40011c00
 80007c8:	40010400 	.word	0x40010400

080007cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	460b      	mov	r3, r1
 80007d6:	807b      	strh	r3, [r7, #2]
 80007d8:	4613      	mov	r3, r2
 80007da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80007dc:	787b      	ldrb	r3, [r7, #1]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d003      	beq.n	80007ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80007e2:	887a      	ldrh	r2, [r7, #2]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80007e8:	e003      	b.n	80007f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007ea:	887b      	ldrh	r3, [r7, #2]
 80007ec:	041a      	lsls	r2, r3, #16
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	611a      	str	r2, [r3, #16]
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr

080007fc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	460b      	mov	r3, r1
 8000806:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	68da      	ldr	r2, [r3, #12]
 800080c:	887b      	ldrh	r3, [r7, #2]
 800080e:	405a      	eors	r2, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	60da      	str	r2, [r3, #12]
}
 8000814:	bf00      	nop
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	bc80      	pop	{r7}
 800081c:	4770      	bx	lr
	...

08000820 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000828:	2300      	movs	r3, #0
 800082a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f003 0301 	and.w	r3, r3, #1
 8000834:	2b00      	cmp	r3, #0
 8000836:	f000 8087 	beq.w	8000948 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800083a:	4b92      	ldr	r3, [pc, #584]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	f003 030c 	and.w	r3, r3, #12
 8000842:	2b04      	cmp	r3, #4
 8000844:	d00c      	beq.n	8000860 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000846:	4b8f      	ldr	r3, [pc, #572]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	f003 030c 	and.w	r3, r3, #12
 800084e:	2b08      	cmp	r3, #8
 8000850:	d112      	bne.n	8000878 <HAL_RCC_OscConfig+0x58>
 8000852:	4b8c      	ldr	r3, [pc, #560]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800085a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800085e:	d10b      	bne.n	8000878 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000860:	4b88      	ldr	r3, [pc, #544]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000868:	2b00      	cmp	r3, #0
 800086a:	d06c      	beq.n	8000946 <HAL_RCC_OscConfig+0x126>
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d168      	bne.n	8000946 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000874:	2301      	movs	r3, #1
 8000876:	e22d      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000880:	d106      	bne.n	8000890 <HAL_RCC_OscConfig+0x70>
 8000882:	4a80      	ldr	r2, [pc, #512]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000884:	4b7f      	ldr	r3, [pc, #508]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800088c:	6013      	str	r3, [r2, #0]
 800088e:	e02e      	b.n	80008ee <HAL_RCC_OscConfig+0xce>
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d10c      	bne.n	80008b2 <HAL_RCC_OscConfig+0x92>
 8000898:	4a7a      	ldr	r2, [pc, #488]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 800089a:	4b7a      	ldr	r3, [pc, #488]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008a2:	6013      	str	r3, [r2, #0]
 80008a4:	4a77      	ldr	r2, [pc, #476]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008a6:	4b77      	ldr	r3, [pc, #476]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008ae:	6013      	str	r3, [r2, #0]
 80008b0:	e01d      	b.n	80008ee <HAL_RCC_OscConfig+0xce>
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008ba:	d10c      	bne.n	80008d6 <HAL_RCC_OscConfig+0xb6>
 80008bc:	4a71      	ldr	r2, [pc, #452]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008be:	4b71      	ldr	r3, [pc, #452]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008c6:	6013      	str	r3, [r2, #0]
 80008c8:	4a6e      	ldr	r2, [pc, #440]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008ca:	4b6e      	ldr	r3, [pc, #440]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008d2:	6013      	str	r3, [r2, #0]
 80008d4:	e00b      	b.n	80008ee <HAL_RCC_OscConfig+0xce>
 80008d6:	4a6b      	ldr	r2, [pc, #428]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008d8:	4b6a      	ldr	r3, [pc, #424]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008e0:	6013      	str	r3, [r2, #0]
 80008e2:	4a68      	ldr	r2, [pc, #416]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008e4:	4b67      	ldr	r3, [pc, #412]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008ec:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d013      	beq.n	800091e <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008f6:	f7ff fced 	bl	80002d4 <HAL_GetTick>
 80008fa:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008fc:	e008      	b.n	8000910 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008fe:	f7ff fce9 	bl	80002d4 <HAL_GetTick>
 8000902:	4602      	mov	r2, r0
 8000904:	693b      	ldr	r3, [r7, #16]
 8000906:	1ad3      	subs	r3, r2, r3
 8000908:	2b64      	cmp	r3, #100	; 0x64
 800090a:	d901      	bls.n	8000910 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 800090c:	2303      	movs	r3, #3
 800090e:	e1e1      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000910:	4b5c      	ldr	r3, [pc, #368]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000918:	2b00      	cmp	r3, #0
 800091a:	d0f0      	beq.n	80008fe <HAL_RCC_OscConfig+0xde>
 800091c:	e014      	b.n	8000948 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800091e:	f7ff fcd9 	bl	80002d4 <HAL_GetTick>
 8000922:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000924:	e008      	b.n	8000938 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000926:	f7ff fcd5 	bl	80002d4 <HAL_GetTick>
 800092a:	4602      	mov	r2, r0
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	2b64      	cmp	r3, #100	; 0x64
 8000932:	d901      	bls.n	8000938 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000934:	2303      	movs	r3, #3
 8000936:	e1cd      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000938:	4b52      	ldr	r3, [pc, #328]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000940:	2b00      	cmp	r3, #0
 8000942:	d1f0      	bne.n	8000926 <HAL_RCC_OscConfig+0x106>
 8000944:	e000      	b.n	8000948 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000946:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f003 0302 	and.w	r3, r3, #2
 8000950:	2b00      	cmp	r3, #0
 8000952:	d063      	beq.n	8000a1c <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000954:	4b4b      	ldr	r3, [pc, #300]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	f003 030c 	and.w	r3, r3, #12
 800095c:	2b00      	cmp	r3, #0
 800095e:	d00b      	beq.n	8000978 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000960:	4b48      	ldr	r3, [pc, #288]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	f003 030c 	and.w	r3, r3, #12
 8000968:	2b08      	cmp	r3, #8
 800096a:	d11c      	bne.n	80009a6 <HAL_RCC_OscConfig+0x186>
 800096c:	4b45      	ldr	r3, [pc, #276]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000974:	2b00      	cmp	r3, #0
 8000976:	d116      	bne.n	80009a6 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000978:	4b42      	ldr	r3, [pc, #264]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	f003 0302 	and.w	r3, r3, #2
 8000980:	2b00      	cmp	r3, #0
 8000982:	d005      	beq.n	8000990 <HAL_RCC_OscConfig+0x170>
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	691b      	ldr	r3, [r3, #16]
 8000988:	2b01      	cmp	r3, #1
 800098a:	d001      	beq.n	8000990 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 800098c:	2301      	movs	r3, #1
 800098e:	e1a1      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000990:	493c      	ldr	r1, [pc, #240]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000992:	4b3c      	ldr	r3, [pc, #240]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	695b      	ldr	r3, [r3, #20]
 800099e:	00db      	lsls	r3, r3, #3
 80009a0:	4313      	orrs	r3, r2
 80009a2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009a4:	e03a      	b.n	8000a1c <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	691b      	ldr	r3, [r3, #16]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d020      	beq.n	80009f0 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80009ae:	4b36      	ldr	r3, [pc, #216]	; (8000a88 <HAL_RCC_OscConfig+0x268>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009b4:	f7ff fc8e 	bl	80002d4 <HAL_GetTick>
 80009b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009ba:	e008      	b.n	80009ce <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009bc:	f7ff fc8a 	bl	80002d4 <HAL_GetTick>
 80009c0:	4602      	mov	r2, r0
 80009c2:	693b      	ldr	r3, [r7, #16]
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	2b02      	cmp	r3, #2
 80009c8:	d901      	bls.n	80009ce <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80009ca:	2303      	movs	r3, #3
 80009cc:	e182      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009ce:	4b2d      	ldr	r3, [pc, #180]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f003 0302 	and.w	r3, r3, #2
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d0f0      	beq.n	80009bc <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009da:	492a      	ldr	r1, [pc, #168]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80009dc:	4b29      	ldr	r3, [pc, #164]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	695b      	ldr	r3, [r3, #20]
 80009e8:	00db      	lsls	r3, r3, #3
 80009ea:	4313      	orrs	r3, r2
 80009ec:	600b      	str	r3, [r1, #0]
 80009ee:	e015      	b.n	8000a1c <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009f0:	4b25      	ldr	r3, [pc, #148]	; (8000a88 <HAL_RCC_OscConfig+0x268>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009f6:	f7ff fc6d 	bl	80002d4 <HAL_GetTick>
 80009fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009fc:	e008      	b.n	8000a10 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009fe:	f7ff fc69 	bl	80002d4 <HAL_GetTick>
 8000a02:	4602      	mov	r2, r0
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	1ad3      	subs	r3, r2, r3
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	d901      	bls.n	8000a10 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	e161      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a10:	4b1c      	ldr	r3, [pc, #112]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f003 0302 	and.w	r3, r3, #2
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d1f0      	bne.n	80009fe <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f003 0308 	and.w	r3, r3, #8
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d039      	beq.n	8000a9c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	699b      	ldr	r3, [r3, #24]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d019      	beq.n	8000a64 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a30:	4b16      	ldr	r3, [pc, #88]	; (8000a8c <HAL_RCC_OscConfig+0x26c>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a36:	f7ff fc4d 	bl	80002d4 <HAL_GetTick>
 8000a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a3c:	e008      	b.n	8000a50 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a3e:	f7ff fc49 	bl	80002d4 <HAL_GetTick>
 8000a42:	4602      	mov	r2, r0
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	d901      	bls.n	8000a50 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	e141      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <HAL_RCC_OscConfig+0x264>)
 8000a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a54:	f003 0302 	and.w	r3, r3, #2
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d0f0      	beq.n	8000a3e <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000a5c:	2001      	movs	r0, #1
 8000a5e:	f000 fae3 	bl	8001028 <RCC_Delay>
 8000a62:	e01b      	b.n	8000a9c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a64:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <HAL_RCC_OscConfig+0x26c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a6a:	f7ff fc33 	bl	80002d4 <HAL_GetTick>
 8000a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a70:	e00e      	b.n	8000a90 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a72:	f7ff fc2f 	bl	80002d4 <HAL_GetTick>
 8000a76:	4602      	mov	r2, r0
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	1ad3      	subs	r3, r2, r3
 8000a7c:	2b02      	cmp	r3, #2
 8000a7e:	d907      	bls.n	8000a90 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000a80:	2303      	movs	r3, #3
 8000a82:	e127      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
 8000a84:	40021000 	.word	0x40021000
 8000a88:	42420000 	.word	0x42420000
 8000a8c:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a90:	4b92      	ldr	r3, [pc, #584]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a94:	f003 0302 	and.w	r3, r3, #2
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d1ea      	bne.n	8000a72 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f003 0304 	and.w	r3, r3, #4
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	f000 80a6 	beq.w	8000bf6 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000aae:	4b8b      	ldr	r3, [pc, #556]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000ab0:	69db      	ldr	r3, [r3, #28]
 8000ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d10d      	bne.n	8000ad6 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000aba:	4a88      	ldr	r2, [pc, #544]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000abc:	4b87      	ldr	r3, [pc, #540]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000abe:	69db      	ldr	r3, [r3, #28]
 8000ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac4:	61d3      	str	r3, [r2, #28]
 8000ac6:	4b85      	ldr	r3, [pc, #532]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000ac8:	69db      	ldr	r3, [r3, #28]
 8000aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ad6:	4b82      	ldr	r3, [pc, #520]	; (8000ce0 <HAL_RCC_OscConfig+0x4c0>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d118      	bne.n	8000b14 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ae2:	4a7f      	ldr	r2, [pc, #508]	; (8000ce0 <HAL_RCC_OscConfig+0x4c0>)
 8000ae4:	4b7e      	ldr	r3, [pc, #504]	; (8000ce0 <HAL_RCC_OscConfig+0x4c0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000aee:	f7ff fbf1 	bl	80002d4 <HAL_GetTick>
 8000af2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000af4:	e008      	b.n	8000b08 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000af6:	f7ff fbed 	bl	80002d4 <HAL_GetTick>
 8000afa:	4602      	mov	r2, r0
 8000afc:	693b      	ldr	r3, [r7, #16]
 8000afe:	1ad3      	subs	r3, r2, r3
 8000b00:	2b64      	cmp	r3, #100	; 0x64
 8000b02:	d901      	bls.n	8000b08 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000b04:	2303      	movs	r3, #3
 8000b06:	e0e5      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b08:	4b75      	ldr	r3, [pc, #468]	; (8000ce0 <HAL_RCC_OscConfig+0x4c0>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d0f0      	beq.n	8000af6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d106      	bne.n	8000b2a <HAL_RCC_OscConfig+0x30a>
 8000b1c:	4a6f      	ldr	r2, [pc, #444]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b1e:	4b6f      	ldr	r3, [pc, #444]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b20:	6a1b      	ldr	r3, [r3, #32]
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	6213      	str	r3, [r2, #32]
 8000b28:	e02d      	b.n	8000b86 <HAL_RCC_OscConfig+0x366>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	68db      	ldr	r3, [r3, #12]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d10c      	bne.n	8000b4c <HAL_RCC_OscConfig+0x32c>
 8000b32:	4a6a      	ldr	r2, [pc, #424]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b34:	4b69      	ldr	r3, [pc, #420]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b36:	6a1b      	ldr	r3, [r3, #32]
 8000b38:	f023 0301 	bic.w	r3, r3, #1
 8000b3c:	6213      	str	r3, [r2, #32]
 8000b3e:	4a67      	ldr	r2, [pc, #412]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b40:	4b66      	ldr	r3, [pc, #408]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b42:	6a1b      	ldr	r3, [r3, #32]
 8000b44:	f023 0304 	bic.w	r3, r3, #4
 8000b48:	6213      	str	r3, [r2, #32]
 8000b4a:	e01c      	b.n	8000b86 <HAL_RCC_OscConfig+0x366>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	2b05      	cmp	r3, #5
 8000b52:	d10c      	bne.n	8000b6e <HAL_RCC_OscConfig+0x34e>
 8000b54:	4a61      	ldr	r2, [pc, #388]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b56:	4b61      	ldr	r3, [pc, #388]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b58:	6a1b      	ldr	r3, [r3, #32]
 8000b5a:	f043 0304 	orr.w	r3, r3, #4
 8000b5e:	6213      	str	r3, [r2, #32]
 8000b60:	4a5e      	ldr	r2, [pc, #376]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b62:	4b5e      	ldr	r3, [pc, #376]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b64:	6a1b      	ldr	r3, [r3, #32]
 8000b66:	f043 0301 	orr.w	r3, r3, #1
 8000b6a:	6213      	str	r3, [r2, #32]
 8000b6c:	e00b      	b.n	8000b86 <HAL_RCC_OscConfig+0x366>
 8000b6e:	4a5b      	ldr	r2, [pc, #364]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b70:	4b5a      	ldr	r3, [pc, #360]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b72:	6a1b      	ldr	r3, [r3, #32]
 8000b74:	f023 0301 	bic.w	r3, r3, #1
 8000b78:	6213      	str	r3, [r2, #32]
 8000b7a:	4a58      	ldr	r2, [pc, #352]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b7c:	4b57      	ldr	r3, [pc, #348]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000b7e:	6a1b      	ldr	r3, [r3, #32]
 8000b80:	f023 0304 	bic.w	r3, r3, #4
 8000b84:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d015      	beq.n	8000bba <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b8e:	f7ff fba1 	bl	80002d4 <HAL_GetTick>
 8000b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b94:	e00a      	b.n	8000bac <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b96:	f7ff fb9d 	bl	80002d4 <HAL_GetTick>
 8000b9a:	4602      	mov	r2, r0
 8000b9c:	693b      	ldr	r3, [r7, #16]
 8000b9e:	1ad3      	subs	r3, r2, r3
 8000ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d901      	bls.n	8000bac <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000ba8:	2303      	movs	r3, #3
 8000baa:	e093      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bac:	4b4b      	ldr	r3, [pc, #300]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000bae:	6a1b      	ldr	r3, [r3, #32]
 8000bb0:	f003 0302 	and.w	r3, r3, #2
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d0ee      	beq.n	8000b96 <HAL_RCC_OscConfig+0x376>
 8000bb8:	e014      	b.n	8000be4 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bba:	f7ff fb8b 	bl	80002d4 <HAL_GetTick>
 8000bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bc0:	e00a      	b.n	8000bd8 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bc2:	f7ff fb87 	bl	80002d4 <HAL_GetTick>
 8000bc6:	4602      	mov	r2, r0
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	1ad3      	subs	r3, r2, r3
 8000bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d901      	bls.n	8000bd8 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	e07d      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bd8:	4b40      	ldr	r3, [pc, #256]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000bda:	6a1b      	ldr	r3, [r3, #32]
 8000bdc:	f003 0302 	and.w	r3, r3, #2
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d1ee      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000be4:	7dfb      	ldrb	r3, [r7, #23]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d105      	bne.n	8000bf6 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bea:	4a3c      	ldr	r2, [pc, #240]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000bec:	4b3b      	ldr	r3, [pc, #236]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000bee:	69db      	ldr	r3, [r3, #28]
 8000bf0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bf4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	69db      	ldr	r3, [r3, #28]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d069      	beq.n	8000cd2 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bfe:	4b37      	ldr	r3, [pc, #220]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	f003 030c 	and.w	r3, r3, #12
 8000c06:	2b08      	cmp	r3, #8
 8000c08:	d061      	beq.n	8000cce <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	69db      	ldr	r3, [r3, #28]
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d146      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c12:	4b34      	ldr	r3, [pc, #208]	; (8000ce4 <HAL_RCC_OscConfig+0x4c4>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c18:	f7ff fb5c 	bl	80002d4 <HAL_GetTick>
 8000c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c1e:	e008      	b.n	8000c32 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c20:	f7ff fb58 	bl	80002d4 <HAL_GetTick>
 8000c24:	4602      	mov	r2, r0
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d901      	bls.n	8000c32 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e050      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c32:	4b2a      	ldr	r3, [pc, #168]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1f0      	bne.n	8000c20 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6a1b      	ldr	r3, [r3, #32]
 8000c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c46:	d108      	bne.n	8000c5a <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c48:	4924      	ldr	r1, [pc, #144]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000c4a:	4b24      	ldr	r3, [pc, #144]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	689b      	ldr	r3, [r3, #8]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c5a:	4820      	ldr	r0, [pc, #128]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000c5c:	4b1f      	ldr	r3, [pc, #124]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6a19      	ldr	r1, [r3, #32]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c6c:	430b      	orrs	r3, r1
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c72:	4b1c      	ldr	r3, [pc, #112]	; (8000ce4 <HAL_RCC_OscConfig+0x4c4>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c78:	f7ff fb2c 	bl	80002d4 <HAL_GetTick>
 8000c7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c7e:	e008      	b.n	8000c92 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c80:	f7ff fb28 	bl	80002d4 <HAL_GetTick>
 8000c84:	4602      	mov	r2, r0
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d901      	bls.n	8000c92 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	e020      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c92:	4b12      	ldr	r3, [pc, #72]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d0f0      	beq.n	8000c80 <HAL_RCC_OscConfig+0x460>
 8000c9e:	e018      	b.n	8000cd2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ca0:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <HAL_RCC_OscConfig+0x4c4>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca6:	f7ff fb15 	bl	80002d4 <HAL_GetTick>
 8000caa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cac:	e008      	b.n	8000cc0 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cae:	f7ff fb11 	bl	80002d4 <HAL_GetTick>
 8000cb2:	4602      	mov	r2, r0
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	d901      	bls.n	8000cc0 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	e009      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <HAL_RCC_OscConfig+0x4bc>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d1f0      	bne.n	8000cae <HAL_RCC_OscConfig+0x48e>
 8000ccc:	e001      	b.n	8000cd2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e000      	b.n	8000cd4 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8000cd2:	2300      	movs	r3, #0
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	40007000 	.word	0x40007000
 8000ce4:	42420060 	.word	0x42420060

08000ce8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cf6:	4b7e      	ldr	r3, [pc, #504]	; (8000ef0 <HAL_RCC_ClockConfig+0x208>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f003 0207 	and.w	r2, r3, #7
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	d210      	bcs.n	8000d26 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d04:	497a      	ldr	r1, [pc, #488]	; (8000ef0 <HAL_RCC_ClockConfig+0x208>)
 8000d06:	4b7a      	ldr	r3, [pc, #488]	; (8000ef0 <HAL_RCC_ClockConfig+0x208>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f023 0207 	bic.w	r2, r3, #7
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d14:	4b76      	ldr	r3, [pc, #472]	; (8000ef0 <HAL_RCC_ClockConfig+0x208>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f003 0207 	and.w	r2, r3, #7
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d001      	beq.n	8000d26 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	e0e0      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f003 0302 	and.w	r3, r3, #2
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d020      	beq.n	8000d74 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0304 	and.w	r3, r3, #4
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d005      	beq.n	8000d4a <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d3e:	4a6d      	ldr	r2, [pc, #436]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000d40:	4b6c      	ldr	r3, [pc, #432]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000d48:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f003 0308 	and.w	r3, r3, #8
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d005      	beq.n	8000d62 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d56:	4a67      	ldr	r2, [pc, #412]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000d58:	4b66      	ldr	r3, [pc, #408]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000d60:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d62:	4964      	ldr	r1, [pc, #400]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000d64:	4b63      	ldr	r3, [pc, #396]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f003 0301 	and.w	r3, r3, #1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d06a      	beq.n	8000e56 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d107      	bne.n	8000d98 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d88:	4b5a      	ldr	r3, [pc, #360]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d115      	bne.n	8000dc0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000d94:	2301      	movs	r3, #1
 8000d96:	e0a7      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d107      	bne.n	8000db0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000da0:	4b54      	ldr	r3, [pc, #336]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d109      	bne.n	8000dc0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000dac:	2301      	movs	r3, #1
 8000dae:	e09b      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db0:	4b50      	ldr	r3, [pc, #320]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 0302 	and.w	r3, r3, #2
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d101      	bne.n	8000dc0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e093      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dc0:	494c      	ldr	r1, [pc, #304]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000dc2:	4b4c      	ldr	r3, [pc, #304]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f023 0203 	bic.w	r2, r3, #3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000dd2:	f7ff fa7f 	bl	80002d4 <HAL_GetTick>
 8000dd6:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d112      	bne.n	8000e06 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000de0:	e00a      	b.n	8000df8 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000de2:	f7ff fa77 	bl	80002d4 <HAL_GetTick>
 8000de6:	4602      	mov	r2, r0
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	1ad3      	subs	r3, r2, r3
 8000dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d901      	bls.n	8000df8 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000df4:	2303      	movs	r3, #3
 8000df6:	e077      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000df8:	4b3e      	ldr	r3, [pc, #248]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f003 030c 	and.w	r3, r3, #12
 8000e00:	2b04      	cmp	r3, #4
 8000e02:	d1ee      	bne.n	8000de2 <HAL_RCC_ClockConfig+0xfa>
 8000e04:	e027      	b.n	8000e56 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d11d      	bne.n	8000e4a <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e0e:	e00a      	b.n	8000e26 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e10:	f7ff fa60 	bl	80002d4 <HAL_GetTick>
 8000e14:	4602      	mov	r2, r0
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d901      	bls.n	8000e26 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000e22:	2303      	movs	r3, #3
 8000e24:	e060      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e26:	4b33      	ldr	r3, [pc, #204]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f003 030c 	and.w	r3, r3, #12
 8000e2e:	2b08      	cmp	r3, #8
 8000e30:	d1ee      	bne.n	8000e10 <HAL_RCC_ClockConfig+0x128>
 8000e32:	e010      	b.n	8000e56 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e34:	f7ff fa4e 	bl	80002d4 <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d901      	bls.n	8000e4a <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000e46:	2303      	movs	r3, #3
 8000e48:	e04e      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e4a:	4b2a      	ldr	r3, [pc, #168]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f003 030c 	and.w	r3, r3, #12
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d1ee      	bne.n	8000e34 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e56:	4b26      	ldr	r3, [pc, #152]	; (8000ef0 <HAL_RCC_ClockConfig+0x208>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f003 0207 	and.w	r2, r3, #7
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d910      	bls.n	8000e86 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e64:	4922      	ldr	r1, [pc, #136]	; (8000ef0 <HAL_RCC_ClockConfig+0x208>)
 8000e66:	4b22      	ldr	r3, [pc, #136]	; (8000ef0 <HAL_RCC_ClockConfig+0x208>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f023 0207 	bic.w	r2, r3, #7
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e74:	4b1e      	ldr	r3, [pc, #120]	; (8000ef0 <HAL_RCC_ClockConfig+0x208>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 0207 	and.w	r2, r3, #7
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d001      	beq.n	8000e86 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e030      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f003 0304 	and.w	r3, r3, #4
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d008      	beq.n	8000ea4 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e92:	4918      	ldr	r1, [pc, #96]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000e94:	4b17      	ldr	r3, [pc, #92]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f003 0308 	and.w	r3, r3, #8
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d009      	beq.n	8000ec4 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000eb0:	4910      	ldr	r1, [pc, #64]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000eb2:	4b10      	ldr	r3, [pc, #64]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	00db      	lsls	r3, r3, #3
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ec4:	f000 f81c 	bl	8000f00 <HAL_RCC_GetSysClockFreq>
 8000ec8:	4601      	mov	r1, r0
 8000eca:	4b0a      	ldr	r3, [pc, #40]	; (8000ef4 <HAL_RCC_ClockConfig+0x20c>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	091b      	lsrs	r3, r3, #4
 8000ed0:	f003 030f 	and.w	r3, r3, #15
 8000ed4:	4a08      	ldr	r2, [pc, #32]	; (8000ef8 <HAL_RCC_ClockConfig+0x210>)
 8000ed6:	5cd3      	ldrb	r3, [r2, r3]
 8000ed8:	fa21 f303 	lsr.w	r3, r1, r3
 8000edc:	4a07      	ldr	r2, [pc, #28]	; (8000efc <HAL_RCC_ClockConfig+0x214>)
 8000ede:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f7ff f9b5 	bl	8000250 <HAL_InitTick>
  
  return HAL_OK;
 8000ee6:	2300      	movs	r3, #0
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3710      	adds	r7, #16
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40022000 	.word	0x40022000
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	08004708 	.word	0x08004708
 8000efc:	2000004c 	.word	0x2000004c

08000f00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000f00:	b490      	push	{r4, r7}
 8000f02:	b08a      	sub	sp, #40	; 0x28
 8000f04:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000f06:	4b2a      	ldr	r3, [pc, #168]	; (8000fb0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000f08:	1d3c      	adds	r4, r7, #4
 8000f0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000f10:	4b28      	ldr	r3, [pc, #160]	; (8000fb4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000f12:	881b      	ldrh	r3, [r3, #0]
 8000f14:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000f16:	2300      	movs	r3, #0
 8000f18:	61fb      	str	r3, [r7, #28]
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61bb      	str	r3, [r7, #24]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	627b      	str	r3, [r7, #36]	; 0x24
 8000f22:	2300      	movs	r3, #0
 8000f24:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000f26:	2300      	movs	r3, #0
 8000f28:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000f2a:	4b23      	ldr	r3, [pc, #140]	; (8000fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f003 030c 	and.w	r3, r3, #12
 8000f36:	2b04      	cmp	r3, #4
 8000f38:	d002      	beq.n	8000f40 <HAL_RCC_GetSysClockFreq+0x40>
 8000f3a:	2b08      	cmp	r3, #8
 8000f3c:	d003      	beq.n	8000f46 <HAL_RCC_GetSysClockFreq+0x46>
 8000f3e:	e02d      	b.n	8000f9c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000f40:	4b1e      	ldr	r3, [pc, #120]	; (8000fbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f42:	623b      	str	r3, [r7, #32]
      break;
 8000f44:	e02d      	b.n	8000fa2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	0c9b      	lsrs	r3, r3, #18
 8000f4a:	f003 030f 	and.w	r3, r3, #15
 8000f4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f52:	4413      	add	r3, r2
 8000f54:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000f58:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d013      	beq.n	8000f8c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f64:	4b14      	ldr	r3, [pc, #80]	; (8000fb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	0c5b      	lsrs	r3, r3, #17
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f72:	4413      	add	r3, r2
 8000f74:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000f78:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	4a0f      	ldr	r2, [pc, #60]	; (8000fbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f7e:	fb02 f203 	mul.w	r2, r2, r3
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f88:	627b      	str	r3, [r7, #36]	; 0x24
 8000f8a:	e004      	b.n	8000f96 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000f90:	fb02 f303 	mul.w	r3, r2, r3
 8000f94:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f98:	623b      	str	r3, [r7, #32]
      break;
 8000f9a:	e002      	b.n	8000fa2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000f9c:	4b07      	ldr	r3, [pc, #28]	; (8000fbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f9e:	623b      	str	r3, [r7, #32]
      break;
 8000fa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000fa2:	6a3b      	ldr	r3, [r7, #32]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3728      	adds	r7, #40	; 0x28
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc90      	pop	{r4, r7}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	08004678 	.word	0x08004678
 8000fb4:	08004688 	.word	0x08004688
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	007a1200 	.word	0x007a1200
 8000fc0:	003d0900 	.word	0x003d0900

08000fc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000fc8:	4b02      	ldr	r3, [pc, #8]	; (8000fd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8000fca:	681b      	ldr	r3, [r3, #0]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bc80      	pop	{r7}
 8000fd2:	4770      	bx	lr
 8000fd4:	2000004c 	.word	0x2000004c

08000fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000fdc:	f7ff fff2 	bl	8000fc4 <HAL_RCC_GetHCLKFreq>
 8000fe0:	4601      	mov	r1, r0
 8000fe2:	4b05      	ldr	r3, [pc, #20]	; (8000ff8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	0a1b      	lsrs	r3, r3, #8
 8000fe8:	f003 0307 	and.w	r3, r3, #7
 8000fec:	4a03      	ldr	r2, [pc, #12]	; (8000ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8000fee:	5cd3      	ldrb	r3, [r2, r3]
 8000ff0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	08004718 	.word	0x08004718

08001000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001004:	f7ff ffde 	bl	8000fc4 <HAL_RCC_GetHCLKFreq>
 8001008:	4601      	mov	r1, r0
 800100a:	4b05      	ldr	r3, [pc, #20]	; (8001020 <HAL_RCC_GetPCLK2Freq+0x20>)
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	0adb      	lsrs	r3, r3, #11
 8001010:	f003 0307 	and.w	r3, r3, #7
 8001014:	4a03      	ldr	r2, [pc, #12]	; (8001024 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001016:	5cd3      	ldrb	r3, [r2, r3]
 8001018:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800101c:	4618      	mov	r0, r3
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40021000 	.word	0x40021000
 8001024:	08004718 	.word	0x08004718

08001028 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001030:	4b0a      	ldr	r3, [pc, #40]	; (800105c <RCC_Delay+0x34>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a0a      	ldr	r2, [pc, #40]	; (8001060 <RCC_Delay+0x38>)
 8001036:	fba2 2303 	umull	r2, r3, r2, r3
 800103a:	0a5b      	lsrs	r3, r3, #9
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	fb02 f303 	mul.w	r3, r2, r3
 8001042:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001044:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	1e5a      	subs	r2, r3, #1
 800104a:	60fa      	str	r2, [r7, #12]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d1f9      	bne.n	8001044 <RCC_Delay+0x1c>
}
 8001050:	bf00      	nop
 8001052:	3714      	adds	r7, #20
 8001054:	46bd      	mov	sp, r7
 8001056:	bc80      	pop	{r7}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2000004c 	.word	0x2000004c
 8001060:	10624dd3 	.word	0x10624dd3

08001064 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08a      	sub	sp, #40	; 0x28
 8001068:	af02      	add	r7, sp, #8
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	603b      	str	r3, [r7, #0]
 8001070:	4613      	mov	r3, r2
 8001072:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8001074:	2300      	movs	r3, #0
 8001076:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001078:	2300      	movs	r3, #0
 800107a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001082:	2b01      	cmp	r3, #1
 8001084:	d101      	bne.n	800108a <HAL_SPI_Transmit+0x26>
 8001086:	2302      	movs	r3, #2
 8001088:	e123      	b.n	80012d2 <HAL_SPI_Transmit+0x26e>
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	2201      	movs	r2, #1
 800108e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001092:	f7ff f91f 	bl	80002d4 <HAL_GetTick>
 8001096:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d002      	beq.n	80010aa <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80010a4:	2302      	movs	r3, #2
 80010a6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80010a8:	e10a      	b.n	80012c0 <HAL_SPI_Transmit+0x25c>
  }

  if((pData == NULL ) || (Size == 0U))
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d002      	beq.n	80010b6 <HAL_SPI_Transmit+0x52>
 80010b0:	88fb      	ldrh	r3, [r7, #6]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d102      	bne.n	80010bc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80010ba:	e101      	b.n	80012c0 <HAL_SPI_Transmit+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	2203      	movs	r2, #3
 80010c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	2200      	movs	r2, #0
 80010c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	68ba      	ldr	r2, [r7, #8]
 80010ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	88fa      	ldrh	r2, [r7, #6]
 80010d4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	88fa      	ldrh	r2, [r7, #6]
 80010da:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2200      	movs	r2, #0
 80010e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	2200      	movs	r2, #0
 80010e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	2200      	movs	r2, #0
 80010ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	2200      	movs	r2, #0
 80010f2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	2200      	movs	r2, #0
 80010f8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001102:	d107      	bne.n	8001114 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	68fa      	ldr	r2, [r7, #12]
 800110a:	6812      	ldr	r2, [r2, #0]
 800110c:	6812      	ldr	r2, [r2, #0]
 800110e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001112:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800111e:	2b40      	cmp	r3, #64	; 0x40
 8001120:	d007      	beq.n	8001132 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	6812      	ldr	r2, [r2, #0]
 800112a:	6812      	ldr	r2, [r2, #0]
 800112c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001130:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800113a:	d147      	bne.n	80011cc <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d004      	beq.n	800114e <HAL_SPI_Transmit+0xea>
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001148:	b29b      	uxth	r3, r3
 800114a:	2b01      	cmp	r3, #1
 800114c:	d138      	bne.n	80011c0 <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	8812      	ldrh	r2, [r2, #0]
 8001156:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	3302      	adds	r3, #2
 800115c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001162:	b29b      	uxth	r3, r3
 8001164:	3b01      	subs	r3, #1
 8001166:	b29a      	uxth	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800116c:	e028      	b.n	80011c0 <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b02      	cmp	r3, #2
 800117a:	d10f      	bne.n	800119c <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	68ba      	ldr	r2, [r7, #8]
 8001182:	8812      	ldrh	r2, [r2, #0]
 8001184:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	3302      	adds	r3, #2
 800118a:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001190:	b29b      	uxth	r3, r3
 8001192:	3b01      	subs	r3, #1
 8001194:	b29a      	uxth	r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	86da      	strh	r2, [r3, #54]	; 0x36
 800119a:	e011      	b.n	80011c0 <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d00b      	beq.n	80011ba <HAL_SPI_Transmit+0x156>
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a8:	d00a      	beq.n	80011c0 <HAL_SPI_Transmit+0x15c>
 80011aa:	f7ff f893 	bl	80002d4 <HAL_GetTick>
 80011ae:	4602      	mov	r2, r0
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	1ad2      	subs	r2, r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d302      	bcc.n	80011c0 <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80011be:	e07f      	b.n	80012c0 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d1d1      	bne.n	800116e <HAL_SPI_Transmit+0x10a>
 80011ca:	e048      	b.n	800125e <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d004      	beq.n	80011de <HAL_SPI_Transmit+0x17a>
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80011d8:	b29b      	uxth	r3, r3
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d13a      	bne.n	8001254 <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	330c      	adds	r3, #12
 80011e4:	68ba      	ldr	r2, [r7, #8]
 80011e6:	7812      	ldrb	r2, [r2, #0]
 80011e8:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	3301      	adds	r3, #1
 80011ee:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	3b01      	subs	r3, #1
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80011fe:	e029      	b.n	8001254 <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b02      	cmp	r3, #2
 800120c:	d110      	bne.n	8001230 <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	330c      	adds	r3, #12
 8001214:	68ba      	ldr	r2, [r7, #8]
 8001216:	7812      	ldrb	r2, [r2, #0]
 8001218:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	3301      	adds	r3, #1
 800121e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001224:	b29b      	uxth	r3, r3
 8001226:	3b01      	subs	r3, #1
 8001228:	b29a      	uxth	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	86da      	strh	r2, [r3, #54]	; 0x36
 800122e:	e011      	b.n	8001254 <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d00b      	beq.n	800124e <HAL_SPI_Transmit+0x1ea>
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800123c:	d00a      	beq.n	8001254 <HAL_SPI_Transmit+0x1f0>
 800123e:	f7ff f849 	bl	80002d4 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	1ad2      	subs	r2, r2, r3
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	429a      	cmp	r2, r3
 800124c:	d302      	bcc.n	8001254 <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001252:	e035      	b.n	80012c0 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001258:	b29b      	uxth	r3, r3
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1d0      	bne.n	8001200 <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	9300      	str	r3, [sp, #0]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	2201      	movs	r2, #1
 8001266:	2102      	movs	r1, #2
 8001268:	68f8      	ldr	r0, [r7, #12]
 800126a:	f000 f9e2 	bl	8001632 <SPI_WaitFlagStateUntilTimeout>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001278:	e022      	b.n	80012c0 <HAL_SPI_Transmit+0x25c>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	6839      	ldr	r1, [r7, #0]
 800127e:	68f8      	ldr	r0, [r7, #12]
 8001280:	f000 fa40 	bl	8001704 <SPI_CheckFlag_BSY>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d005      	beq.n	8001296 <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2220      	movs	r2, #32
 8001292:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8001294:	e014      	b.n	80012c0 <HAL_SPI_Transmit+0x25c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10a      	bne.n	80012b4 <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800129e:	2300      	movs	r3, #0
 80012a0:	617b      	str	r3, [r7, #20]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	617b      	str	r3, [r7, #20]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	617b      	str	r3, [r7, #20]
 80012b2:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2201      	movs	r2, #1
 80012c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80012d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3720      	adds	r7, #32
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b08c      	sub	sp, #48	; 0x30
 80012de:	af02      	add	r7, sp, #8
 80012e0:	60f8      	str	r0, [r7, #12]
 80012e2:	60b9      	str	r1, [r7, #8]
 80012e4:	607a      	str	r2, [r7, #4]
 80012e6:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
 80012ec:	2300      	movs	r3, #0
 80012ee:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 80012f4:	2301      	movs	r3, #1
 80012f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 80012f8:	2300      	movs	r3, #0
 80012fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001304:	2b01      	cmp	r3, #1
 8001306:	d101      	bne.n	800130c <HAL_SPI_TransmitReceive+0x32>
 8001308:	2302      	movs	r3, #2
 800130a:	e181      	b.n	8001610 <HAL_SPI_TransmitReceive+0x336>
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	2201      	movs	r2, #1
 8001310:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001314:	f7fe ffde 	bl	80002d4 <HAL_GetTick>
 8001318:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001320:	b2db      	uxtb	r3, r3
 8001322:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d00e      	beq.n	800134e <HAL_SPI_TransmitReceive+0x74>
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001336:	d106      	bne.n	8001346 <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d102      	bne.n	8001346 <HAL_SPI_TransmitReceive+0x6c>
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	2b04      	cmp	r3, #4
 8001344:	d003      	beq.n	800134e <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8001346:	2302      	movs	r3, #2
 8001348:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800134c:	e156      	b.n	80015fc <HAL_SPI_TransmitReceive+0x322>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d005      	beq.n	8001360 <HAL_SPI_TransmitReceive+0x86>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d002      	beq.n	8001360 <HAL_SPI_TransmitReceive+0x86>
 800135a:	887b      	ldrh	r3, [r7, #2]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d103      	bne.n	8001368 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001366:	e149      	b.n	80015fc <HAL_SPI_TransmitReceive+0x322>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b01      	cmp	r3, #1
 8001372:	d103      	bne.n	800137c <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2205      	movs	r2, #5
 8001378:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2200      	movs	r2, #0
 8001380:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	887a      	ldrh	r2, [r7, #2]
 800138c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	887a      	ldrh	r2, [r7, #2]
 8001392:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	887a      	ldrh	r2, [r7, #2]
 800139e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	887a      	ldrh	r2, [r7, #2]
 80013a4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2200      	movs	r2, #0
 80013aa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2200      	movs	r2, #0
 80013b0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013bc:	2b40      	cmp	r3, #64	; 0x40
 80013be:	d007      	beq.n	80013d0 <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	68fa      	ldr	r2, [r7, #12]
 80013c6:	6812      	ldr	r2, [r2, #0]
 80013c8:	6812      	ldr	r2, [r2, #0]
 80013ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80013ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80013d8:	d171      	bne.n	80014be <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d004      	beq.n	80013ec <HAL_SPI_TransmitReceive+0x112>
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d15d      	bne.n	80014a8 <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	68ba      	ldr	r2, [r7, #8]
 80013f2:	8812      	ldrh	r2, [r2, #0]
 80013f4:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	3302      	adds	r3, #2
 80013fa:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001400:	b29b      	uxth	r3, r3
 8001402:	3b01      	subs	r3, #1
 8001404:	b29a      	uxth	r2, r3
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800140a:	e04d      	b.n	80014a8 <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800140c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800140e:	2b00      	cmp	r3, #0
 8001410:	d01c      	beq.n	800144c <HAL_SPI_TransmitReceive+0x172>
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001416:	b29b      	uxth	r3, r3
 8001418:	2b00      	cmp	r3, #0
 800141a:	d017      	beq.n	800144c <HAL_SPI_TransmitReceive+0x172>
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	2b02      	cmp	r3, #2
 8001428:	d110      	bne.n	800144c <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	68ba      	ldr	r2, [r7, #8]
 8001430:	8812      	ldrh	r2, [r2, #0]
 8001432:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	3302      	adds	r3, #2
 8001438:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800143e:	b29b      	uxth	r3, r3
 8001440:	3b01      	subs	r3, #1
 8001442:	b29a      	uxth	r2, r3
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8001448:	2300      	movs	r3, #0
 800144a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001450:	b29b      	uxth	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d018      	beq.n	8001488 <HAL_SPI_TransmitReceive+0x1ae>
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f003 0301 	and.w	r3, r3, #1
 8001460:	2b01      	cmp	r3, #1
 8001462:	d111      	bne.n	8001488 <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	b29a      	uxth	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3302      	adds	r3, #2
 8001474:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800147a:	b29b      	uxth	r3, r3
 800147c:	3b01      	subs	r3, #1
 800147e:	b29a      	uxth	r2, r3
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8001484:	2301      	movs	r3, #1
 8001486:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800148a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800148e:	d00b      	beq.n	80014a8 <HAL_SPI_TransmitReceive+0x1ce>
 8001490:	f7fe ff20 	bl	80002d4 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	1ad2      	subs	r2, r2, r3
 800149a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800149c:	429a      	cmp	r2, r3
 800149e:	d303      	bcc.n	80014a8 <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80014a6:	e0a9      	b.n	80015fc <HAL_SPI_TransmitReceive+0x322>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1ac      	bne.n	800140c <HAL_SPI_TransmitReceive+0x132>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d1a7      	bne.n	800140c <HAL_SPI_TransmitReceive+0x132>
 80014bc:	e071      	b.n	80015a2 <HAL_SPI_TransmitReceive+0x2c8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d004      	beq.n	80014d0 <HAL_SPI_TransmitReceive+0x1f6>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d15e      	bne.n	800158e <HAL_SPI_TransmitReceive+0x2b4>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	330c      	adds	r3, #12
 80014d6:	68ba      	ldr	r2, [r7, #8]
 80014d8:	7812      	ldrb	r2, [r2, #0]
 80014da:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	3301      	adds	r3, #1
 80014e0:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	3b01      	subs	r3, #1
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80014f0:	e04d      	b.n	800158e <HAL_SPI_TransmitReceive+0x2b4>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80014f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d01d      	beq.n	8001534 <HAL_SPI_TransmitReceive+0x25a>
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d018      	beq.n	8001534 <HAL_SPI_TransmitReceive+0x25a>
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	2b02      	cmp	r3, #2
 800150e:	d111      	bne.n	8001534 <HAL_SPI_TransmitReceive+0x25a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f103 020c 	add.w	r2, r3, #12
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	1c59      	adds	r1, r3, #1
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001526:	b29b      	uxth	r3, r3
 8001528:	3b01      	subs	r3, #1
 800152a:	b29a      	uxth	r2, r3
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001538:	b29b      	uxth	r3, r3
 800153a:	2b00      	cmp	r3, #0
 800153c:	d017      	beq.n	800156e <HAL_SPI_TransmitReceive+0x294>
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	f003 0301 	and.w	r3, r3, #1
 8001548:	2b01      	cmp	r3, #1
 800154a:	d110      	bne.n	800156e <HAL_SPI_TransmitReceive+0x294>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	1c5a      	adds	r2, r3, #1
 8001550:	607a      	str	r2, [r7, #4]
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	6812      	ldr	r2, [r2, #0]
 8001556:	68d2      	ldr	r2, [r2, #12]
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001560:	b29b      	uxth	r3, r3
 8001562:	3b01      	subs	r3, #1
 8001564:	b29a      	uxth	r2, r3
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800156a:	2301      	movs	r3, #1
 800156c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800156e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001574:	d00b      	beq.n	800158e <HAL_SPI_TransmitReceive+0x2b4>
 8001576:	f7fe fead 	bl	80002d4 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	1ad2      	subs	r2, r2, r3
 8001580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001582:	429a      	cmp	r2, r3
 8001584:	d303      	bcc.n	800158e <HAL_SPI_TransmitReceive+0x2b4>
      {
        errorcode = HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800158c:	e036      	b.n	80015fc <HAL_SPI_TransmitReceive+0x322>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001592:	b29b      	uxth	r3, r3
 8001594:	2b00      	cmp	r3, #0
 8001596:	d1ac      	bne.n	80014f2 <HAL_SPI_TransmitReceive+0x218>
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800159c:	b29b      	uxth	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1a7      	bne.n	80014f2 <HAL_SPI_TransmitReceive+0x218>
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015a8:	2201      	movs	r2, #1
 80015aa:	2102      	movs	r1, #2
 80015ac:	68f8      	ldr	r0, [r7, #12]
 80015ae:	f000 f840 	bl	8001632 <SPI_WaitFlagStateUntilTimeout>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d003      	beq.n	80015c0 <HAL_SPI_TransmitReceive+0x2e6>
  {
    errorcode = HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80015be:	e01d      	b.n	80015fc <HAL_SPI_TransmitReceive+0x322>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80015c4:	68f8      	ldr	r0, [r7, #12]
 80015c6:	f000 f89d 	bl	8001704 <SPI_CheckFlag_BSY>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d006      	beq.n	80015de <HAL_SPI_TransmitReceive+0x304>
  {
    errorcode = HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2220      	movs	r2, #32
 80015da:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80015dc:	e00e      	b.n	80015fc <HAL_SPI_TransmitReceive+0x322>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d10a      	bne.n	80015fc <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	613b      	str	r3, [r7, #16]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	613b      	str	r3, [r7, #16]
 80015fa:	693b      	ldr	r3, [r7, #16]
  }
  
error :
  hspi->State = HAL_SPI_STATE_READY;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2200      	movs	r2, #0
 8001608:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800160c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8001610:	4618      	mov	r0, r3
 8001612:	3728      	adds	r7, #40	; 0x28
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001626:	b2db      	uxtb	r3, r3
}
 8001628:	4618      	mov	r0, r3
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	bc80      	pop	{r7}
 8001630:	4770      	bx	lr

08001632 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b084      	sub	sp, #16
 8001636:	af00      	add	r7, sp, #0
 8001638:	60f8      	str	r0, [r7, #12]
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
 800163e:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8001640:	e04d      	b.n	80016de <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001648:	d049      	beq.n	80016de <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d007      	beq.n	8001660 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8001650:	f7fe fe40 	bl	80002d4 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	1ad2      	subs	r2, r2, r3
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	429a      	cmp	r2, r3
 800165e:	d33e      	bcc.n	80016de <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	6852      	ldr	r2, [r2, #4]
 800166a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800166e:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001678:	d111      	bne.n	800169e <SPI_WaitFlagStateUntilTimeout+0x6c>
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001682:	d004      	beq.n	800168e <SPI_WaitFlagStateUntilTimeout+0x5c>
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800168c:	d107      	bne.n	800169e <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	6812      	ldr	r2, [r2, #0]
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800169c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016a6:	d110      	bne.n	80016ca <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6819      	ldr	r1, [r3, #0]
 80016b2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80016b6:	400b      	ands	r3, r1
 80016b8:	6013      	str	r3, [r2, #0]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	6812      	ldr	r2, [r2, #0]
 80016c2:	6812      	ldr	r2, [r2, #0]
 80016c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2201      	movs	r2, #1
 80016ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e00e      	b.n	80016fc <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	689a      	ldr	r2, [r3, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	401a      	ands	r2, r3
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d101      	bne.n	80016f2 <SPI_WaitFlagStateUntilTimeout+0xc0>
 80016ee:	2201      	movs	r2, #1
 80016f0:	e000      	b.n	80016f4 <SPI_WaitFlagStateUntilTimeout+0xc2>
 80016f2:	2200      	movs	r2, #0
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d1a3      	bne.n	8001642 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80016fa:	2300      	movs	r3, #0
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af02      	add	r7, sp, #8
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	2200      	movs	r2, #0
 8001718:	2180      	movs	r1, #128	; 0x80
 800171a:	68f8      	ldr	r0, [r7, #12]
 800171c:	f7ff ff89 	bl	8001632 <SPI_WaitFlagStateUntilTimeout>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d007      	beq.n	8001736 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800172a:	f043 0220 	orr.w	r2, r3, #32
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e000      	b.n	8001738 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e056      	b.n	8001800 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800175e:	b2db      	uxtb	r3, r3
 8001760:	2b00      	cmp	r3, #0
 8001762:	d102      	bne.n	800176a <HAL_SPI_Init+0x2a>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f001 fd93 	bl	8003290 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2202      	movs	r2, #2
 800176e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001780:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	6851      	ldr	r1, [r2, #4]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6892      	ldr	r2, [r2, #8]
 800178e:	4311      	orrs	r1, r2
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	68d2      	ldr	r2, [r2, #12]
 8001794:	4311      	orrs	r1, r2
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6912      	ldr	r2, [r2, #16]
 800179a:	4311      	orrs	r1, r2
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	6952      	ldr	r2, [r2, #20]
 80017a0:	4311      	orrs	r1, r2
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	6992      	ldr	r2, [r2, #24]
 80017a6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80017aa:	4311      	orrs	r1, r2
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	69d2      	ldr	r2, [r2, #28]
 80017b0:	4311      	orrs	r1, r2
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	6a12      	ldr	r2, [r2, #32]
 80017b6:	4311      	orrs	r1, r2
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80017bc:	430a      	orrs	r2, r1
 80017be:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	6992      	ldr	r2, [r2, #24]
 80017c8:	0c12      	lsrs	r2, r2, #16
 80017ca:	f002 0104 	and.w	r1, r2, #4
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017d2:	430a      	orrs	r2, r1
 80017d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80017de:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	6812      	ldr	r2, [r2, #0]
 80017e8:	69d2      	ldr	r2, [r2, #28]
 80017ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017ee:	61da      	str	r2, [r3, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2201      	movs	r2, #1
 80017fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d101      	bne.n	800181a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e03f      	b.n	800189a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001820:	b2db      	uxtb	r3, r3
 8001822:	2b00      	cmp	r3, #0
 8001824:	d106      	bne.n	8001834 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f001 fd78 	bl	8003324 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2224      	movs	r2, #36	; 0x24
 8001838:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	6812      	ldr	r2, [r2, #0]
 8001844:	68d2      	ldr	r2, [r2, #12]
 8001846:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800184a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f000 f90b 	bl	8001a68 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	6812      	ldr	r2, [r2, #0]
 800185a:	6912      	ldr	r2, [r2, #16]
 800185c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001860:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	6812      	ldr	r2, [r2, #0]
 800186a:	6952      	ldr	r2, [r2, #20]
 800186c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001870:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	6812      	ldr	r2, [r2, #0]
 800187a:	68d2      	ldr	r2, [r2, #12]
 800187c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001880:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2220      	movs	r2, #32
 800188c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2220      	movs	r2, #32
 8001894:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b088      	sub	sp, #32
 80018a6:	af02      	add	r7, sp, #8
 80018a8:	60f8      	str	r0, [r7, #12]
 80018aa:	60b9      	str	r1, [r7, #8]
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	4613      	mov	r3, r2
 80018b0:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b20      	cmp	r3, #32
 80018c0:	f040 8082 	bne.w	80019c8 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d002      	beq.n	80018d0 <HAL_UART_Transmit+0x2e>
 80018ca:	88fb      	ldrh	r3, [r7, #6]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e07a      	b.n	80019ca <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d101      	bne.n	80018e2 <HAL_UART_Transmit+0x40>
 80018de:	2302      	movs	r3, #2
 80018e0:	e073      	b.n	80019ca <HAL_UART_Transmit+0x128>
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2201      	movs	r2, #1
 80018e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2200      	movs	r2, #0
 80018ee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2221      	movs	r2, #33	; 0x21
 80018f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80018f8:	f7fe fcec 	bl	80002d4 <HAL_GetTick>
 80018fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	88fa      	ldrh	r2, [r7, #6]
 8001902:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	88fa      	ldrh	r2, [r7, #6]
 8001908:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800190a:	e041      	b.n	8001990 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001910:	b29b      	uxth	r3, r3
 8001912:	3b01      	subs	r3, #1
 8001914:	b29a      	uxth	r2, r3
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001922:	d121      	bne.n	8001968 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	2200      	movs	r2, #0
 800192c:	2180      	movs	r1, #128	; 0x80
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f000 f84f 	bl	80019d2 <UART_WaitOnFlagUntilTimeout>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e045      	b.n	80019ca <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	8812      	ldrh	r2, [r2, #0]
 800194a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800194e:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d103      	bne.n	8001960 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	3302      	adds	r3, #2
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	e017      	b.n	8001990 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	3301      	adds	r3, #1
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	e013      	b.n	8001990 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	2200      	movs	r2, #0
 8001970:	2180      	movs	r1, #128	; 0x80
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	f000 f82d 	bl	80019d2 <UART_WaitOnFlagUntilTimeout>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e023      	b.n	80019ca <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	1c59      	adds	r1, r3, #1
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001994:	b29b      	uxth	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1b8      	bne.n	800190c <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	9300      	str	r3, [sp, #0]
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	2200      	movs	r2, #0
 80019a2:	2140      	movs	r1, #64	; 0x40
 80019a4:	68f8      	ldr	r0, [r7, #12]
 80019a6:	f000 f814 	bl	80019d2 <UART_WaitOnFlagUntilTimeout>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e00a      	b.n	80019ca <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2220      	movs	r2, #32
 80019b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2200      	movs	r2, #0
 80019c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80019c4:	2300      	movs	r3, #0
 80019c6:	e000      	b.n	80019ca <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80019c8:	2302      	movs	r3, #2
  }
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3718      	adds	r7, #24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b084      	sub	sp, #16
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	60f8      	str	r0, [r7, #12]
 80019da:	60b9      	str	r1, [r7, #8]
 80019dc:	603b      	str	r3, [r7, #0]
 80019de:	4613      	mov	r3, r2
 80019e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80019e2:	e02c      	b.n	8001a3e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ea:	d028      	beq.n	8001a3e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d007      	beq.n	8001a02 <UART_WaitOnFlagUntilTimeout+0x30>
 80019f2:	f7fe fc6f 	bl	80002d4 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	1ad2      	subs	r2, r2, r3
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d91d      	bls.n	8001a3e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	6812      	ldr	r2, [r2, #0]
 8001a0a:	68d2      	ldr	r2, [r2, #12]
 8001a0c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001a10:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	6812      	ldr	r2, [r2, #0]
 8001a1a:	6952      	ldr	r2, [r2, #20]
 8001a1c:	f022 0201 	bic.w	r2, r2, #1
 8001a20:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2220      	movs	r2, #32
 8001a26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2220      	movs	r2, #32
 8001a2e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e00f      	b.n	8001a5e <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	401a      	ands	r2, r3
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	bf0c      	ite	eq
 8001a4e:	2301      	moveq	r3, #1
 8001a50:	2300      	movne	r3, #0
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	461a      	mov	r2, r3
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d0c3      	beq.n	80019e4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
	...

08001a68 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8001a70:	2300      	movs	r3, #0
 8001a72:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	6812      	ldr	r2, [r2, #0]
 8001a7c:	6912      	ldr	r2, [r2, #16]
 8001a7e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	68d2      	ldr	r2, [r2, #12]
 8001a86:	430a      	orrs	r2, r1
 8001a88:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	689a      	ldr	r2, [r3, #8]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	431a      	orrs	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	695b      	ldr	r3, [r3, #20]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001aae:	f023 030c 	bic.w	r3, r3, #12
 8001ab2:	68f9      	ldr	r1, [r7, #12]
 8001ab4:	430b      	orrs	r3, r1
 8001ab6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6812      	ldr	r2, [r2, #0]
 8001ac0:	6952      	ldr	r2, [r2, #20]
 8001ac2:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	6992      	ldr	r2, [r2, #24]
 8001aca:	430a      	orrs	r2, r1
 8001acc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a6f      	ldr	r2, [pc, #444]	; (8001c90 <UART_SetConfig+0x228>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d16b      	bne.n	8001bb0 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681c      	ldr	r4, [r3, #0]
 8001adc:	f7ff fa90 	bl	8001000 <HAL_RCC_GetPCLK2Freq>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	009a      	lsls	r2, r3, #2
 8001aea:	441a      	add	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af6:	4a67      	ldr	r2, [pc, #412]	; (8001c94 <UART_SetConfig+0x22c>)
 8001af8:	fba2 2303 	umull	r2, r3, r2, r3
 8001afc:	095b      	lsrs	r3, r3, #5
 8001afe:	011d      	lsls	r5, r3, #4
 8001b00:	f7ff fa7e 	bl	8001000 <HAL_RCC_GetPCLK2Freq>
 8001b04:	4602      	mov	r2, r0
 8001b06:	4613      	mov	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	4413      	add	r3, r2
 8001b0c:	009a      	lsls	r2, r3, #2
 8001b0e:	441a      	add	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	fbb2 f6f3 	udiv	r6, r2, r3
 8001b1a:	f7ff fa71 	bl	8001000 <HAL_RCC_GetPCLK2Freq>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	009a      	lsls	r2, r3, #2
 8001b28:	441a      	add	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b34:	4a57      	ldr	r2, [pc, #348]	; (8001c94 <UART_SetConfig+0x22c>)
 8001b36:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3a:	095b      	lsrs	r3, r3, #5
 8001b3c:	2264      	movs	r2, #100	; 0x64
 8001b3e:	fb02 f303 	mul.w	r3, r2, r3
 8001b42:	1af3      	subs	r3, r6, r3
 8001b44:	011b      	lsls	r3, r3, #4
 8001b46:	3332      	adds	r3, #50	; 0x32
 8001b48:	4a52      	ldr	r2, [pc, #328]	; (8001c94 <UART_SetConfig+0x22c>)
 8001b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4e:	095b      	lsrs	r3, r3, #5
 8001b50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b54:	441d      	add	r5, r3
 8001b56:	f7ff fa53 	bl	8001000 <HAL_RCC_GetPCLK2Freq>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	4413      	add	r3, r2
 8001b62:	009a      	lsls	r2, r3, #2
 8001b64:	441a      	add	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8001b70:	f7ff fa46 	bl	8001000 <HAL_RCC_GetPCLK2Freq>
 8001b74:	4602      	mov	r2, r0
 8001b76:	4613      	mov	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	009a      	lsls	r2, r3, #2
 8001b7e:	441a      	add	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b8a:	4a42      	ldr	r2, [pc, #264]	; (8001c94 <UART_SetConfig+0x22c>)
 8001b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b90:	095b      	lsrs	r3, r3, #5
 8001b92:	2264      	movs	r2, #100	; 0x64
 8001b94:	fb02 f303 	mul.w	r3, r2, r3
 8001b98:	1af3      	subs	r3, r6, r3
 8001b9a:	011b      	lsls	r3, r3, #4
 8001b9c:	3332      	adds	r3, #50	; 0x32
 8001b9e:	4a3d      	ldr	r2, [pc, #244]	; (8001c94 <UART_SetConfig+0x22c>)
 8001ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba4:	095b      	lsrs	r3, r3, #5
 8001ba6:	f003 030f 	and.w	r3, r3, #15
 8001baa:	442b      	add	r3, r5
 8001bac:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8001bae:	e06a      	b.n	8001c86 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681c      	ldr	r4, [r3, #0]
 8001bb4:	f7ff fa10 	bl	8000fd8 <HAL_RCC_GetPCLK1Freq>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	4613      	mov	r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	4413      	add	r3, r2
 8001bc0:	009a      	lsls	r2, r3, #2
 8001bc2:	441a      	add	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bce:	4a31      	ldr	r2, [pc, #196]	; (8001c94 <UART_SetConfig+0x22c>)
 8001bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd4:	095b      	lsrs	r3, r3, #5
 8001bd6:	011d      	lsls	r5, r3, #4
 8001bd8:	f7ff f9fe 	bl	8000fd8 <HAL_RCC_GetPCLK1Freq>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	4613      	mov	r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	4413      	add	r3, r2
 8001be4:	009a      	lsls	r2, r3, #2
 8001be6:	441a      	add	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	fbb2 f6f3 	udiv	r6, r2, r3
 8001bf2:	f7ff f9f1 	bl	8000fd8 <HAL_RCC_GetPCLK1Freq>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	4413      	add	r3, r2
 8001bfe:	009a      	lsls	r2, r3, #2
 8001c00:	441a      	add	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0c:	4a21      	ldr	r2, [pc, #132]	; (8001c94 <UART_SetConfig+0x22c>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	095b      	lsrs	r3, r3, #5
 8001c14:	2264      	movs	r2, #100	; 0x64
 8001c16:	fb02 f303 	mul.w	r3, r2, r3
 8001c1a:	1af3      	subs	r3, r6, r3
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	3332      	adds	r3, #50	; 0x32
 8001c20:	4a1c      	ldr	r2, [pc, #112]	; (8001c94 <UART_SetConfig+0x22c>)
 8001c22:	fba2 2303 	umull	r2, r3, r2, r3
 8001c26:	095b      	lsrs	r3, r3, #5
 8001c28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c2c:	441d      	add	r5, r3
 8001c2e:	f7ff f9d3 	bl	8000fd8 <HAL_RCC_GetPCLK1Freq>
 8001c32:	4602      	mov	r2, r0
 8001c34:	4613      	mov	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4413      	add	r3, r2
 8001c3a:	009a      	lsls	r2, r3, #2
 8001c3c:	441a      	add	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	fbb2 f6f3 	udiv	r6, r2, r3
 8001c48:	f7ff f9c6 	bl	8000fd8 <HAL_RCC_GetPCLK1Freq>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	4613      	mov	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	009a      	lsls	r2, r3, #2
 8001c56:	441a      	add	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c62:	4a0c      	ldr	r2, [pc, #48]	; (8001c94 <UART_SetConfig+0x22c>)
 8001c64:	fba2 2303 	umull	r2, r3, r2, r3
 8001c68:	095b      	lsrs	r3, r3, #5
 8001c6a:	2264      	movs	r2, #100	; 0x64
 8001c6c:	fb02 f303 	mul.w	r3, r2, r3
 8001c70:	1af3      	subs	r3, r6, r3
 8001c72:	011b      	lsls	r3, r3, #4
 8001c74:	3332      	adds	r3, #50	; 0x32
 8001c76:	4a07      	ldr	r2, [pc, #28]	; (8001c94 <UART_SetConfig+0x22c>)
 8001c78:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7c:	095b      	lsrs	r3, r3, #5
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	442b      	add	r3, r5
 8001c84:	60a3      	str	r3, [r4, #8]
}
 8001c86:	bf00      	nop
 8001c88:	3714      	adds	r7, #20
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40013800 	.word	0x40013800
 8001c94:	51eb851f 	.word	0x51eb851f

08001c98 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8001ca0:	4b22      	ldr	r3, [pc, #136]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001ca6:	4b21      	ldr	r3, [pc, #132]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001ca8:	695b      	ldr	r3, [r3, #20]
 8001caa:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001cac:	4b1f      	ldr	r3, [pc, #124]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <WIZCHIP_READ+0x24>
 8001cb4:	4b1d      	ldr	r3, [pc, #116]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d114      	bne.n	8001ce6 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001cbc:	4b1b      	ldr	r3, [pc, #108]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001cbe:	6a1b      	ldr	r3, [r3, #32]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	0c12      	lsrs	r2, r2, #16
 8001cc4:	b2d2      	uxtb	r2, r2
 8001cc6:	4610      	mov	r0, r2
 8001cc8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001cca:	4b18      	ldr	r3, [pc, #96]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001ccc:	6a1b      	ldr	r3, [r3, #32]
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	0a12      	lsrs	r2, r2, #8
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001cd8:	4b14      	ldr	r3, [pc, #80]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001cda:	6a1b      	ldr	r3, [r3, #32]
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	4610      	mov	r0, r2
 8001ce2:	4798      	blx	r3
 8001ce4:	e011      	b.n	8001d0a <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	0c1b      	lsrs	r3, r3, #16
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001cfc:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d00:	f107 020c 	add.w	r2, r7, #12
 8001d04:	2103      	movs	r1, #3
 8001d06:	4610      	mov	r0, r2
 8001d08:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8001d0a:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	4798      	blx	r3
 8001d10:	4603      	mov	r3, r0
 8001d12:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8001d14:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001d1a:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <WIZCHIP_READ+0x94>)
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	4798      	blx	r3
   return ret;
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000008 	.word	0x20000008

08001d30 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8001d3c:	4b22      	ldr	r3, [pc, #136]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001d42:	4b21      	ldr	r3, [pc, #132]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001d44:	695b      	ldr	r3, [r3, #20]
 8001d46:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f043 0304 	orr.w	r3, r3, #4
 8001d4e:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001d50:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d119      	bne.n	8001d8c <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001d58:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	0c12      	lsrs	r2, r2, #16
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	4610      	mov	r0, r2
 8001d64:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001d66:	4b18      	ldr	r3, [pc, #96]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001d68:	6a1b      	ldr	r3, [r3, #32]
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	0a12      	lsrs	r2, r2, #8
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	4610      	mov	r0, r2
 8001d72:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001d74:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001d76:	6a1b      	ldr	r3, [r3, #32]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8001d80:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	78fa      	ldrb	r2, [r7, #3]
 8001d86:	4610      	mov	r0, r2
 8001d88:	4798      	blx	r3
 8001d8a:	e013      	b.n	8001db4 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	0c1b      	lsrs	r3, r3, #16
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	0a1b      	lsrs	r3, r3, #8
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8001da2:	78fb      	ldrb	r3, [r7, #3]
 8001da4:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001daa:	f107 020c 	add.w	r2, r7, #12
 8001dae:	2104      	movs	r1, #4
 8001db0:	4610      	mov	r0, r2
 8001db2:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001db4:	4b04      	ldr	r3, [pc, #16]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001dba:	4b03      	ldr	r3, [pc, #12]	; (8001dc8 <WIZCHIP_WRITE+0x98>)
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	4798      	blx	r3
}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000008 	.word	0x20000008

08001dcc <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001dcc:	b590      	push	{r4, r7, lr}
 8001dce:	b087      	sub	sp, #28
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8001dda:	4b2b      	ldr	r3, [pc, #172]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001de0:	4b29      	ldr	r3, [pc, #164]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001de2:	695b      	ldr	r3, [r3, #20]
 8001de4:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001de6:	4b28      	ldr	r3, [pc, #160]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d003      	beq.n	8001df6 <WIZCHIP_READ_BUF+0x2a>
 8001dee:	4b26      	ldr	r3, [pc, #152]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d126      	bne.n	8001e44 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001df6:	4b24      	ldr	r3, [pc, #144]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001df8:	6a1b      	ldr	r3, [r3, #32]
 8001dfa:	68fa      	ldr	r2, [r7, #12]
 8001dfc:	0c12      	lsrs	r2, r2, #16
 8001dfe:	b2d2      	uxtb	r2, r2
 8001e00:	4610      	mov	r0, r2
 8001e02:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001e04:	4b20      	ldr	r3, [pc, #128]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	0a12      	lsrs	r2, r2, #8
 8001e0c:	b2d2      	uxtb	r2, r2
 8001e0e:	4610      	mov	r0, r2
 8001e10:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001e12:	4b1d      	ldr	r3, [pc, #116]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	68fa      	ldr	r2, [r7, #12]
 8001e18:	b2d2      	uxtb	r2, r2
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001e1e:	2300      	movs	r3, #0
 8001e20:	82fb      	strh	r3, [r7, #22]
 8001e22:	e00a      	b.n	8001e3a <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8001e24:	8afb      	ldrh	r3, [r7, #22]
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	18d4      	adds	r4, r2, r3
 8001e2a:	4b17      	ldr	r3, [pc, #92]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	4798      	blx	r3
 8001e30:	4603      	mov	r3, r0
 8001e32:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8001e34:	8afb      	ldrh	r3, [r7, #22]
 8001e36:	3301      	adds	r3, #1
 8001e38:	82fb      	strh	r3, [r7, #22]
 8001e3a:	8afa      	ldrh	r2, [r7, #22]
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d3f0      	bcc.n	8001e24 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001e42:	e017      	b.n	8001e74 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	0c1b      	lsrs	r3, r3, #16
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	0a1b      	lsrs	r3, r3, #8
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001e5a:	4b0b      	ldr	r3, [pc, #44]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5e:	f107 0210 	add.w	r2, r7, #16
 8001e62:	2103      	movs	r1, #3
 8001e64:	4610      	mov	r0, r2
 8001e66:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8001e68:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6c:	88fa      	ldrh	r2, [r7, #6]
 8001e6e:	4611      	mov	r1, r2
 8001e70:	68b8      	ldr	r0, [r7, #8]
 8001e72:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001e74:	4b04      	ldr	r3, [pc, #16]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001e7a:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <WIZCHIP_READ_BUF+0xbc>)
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	4798      	blx	r3
}
 8001e80:	bf00      	nop
 8001e82:	371c      	adds	r7, #28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd90      	pop	{r4, r7, pc}
 8001e88:	20000008 	.word	0x20000008

08001e8c <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	4613      	mov	r3, r2
 8001e98:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8001e9a:	4b2b      	ldr	r3, [pc, #172]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001ea0:	4b29      	ldr	r3, [pc, #164]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f043 0304 	orr.w	r3, r3, #4
 8001eac:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001eae:	4b26      	ldr	r3, [pc, #152]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d126      	bne.n	8001f04 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001eb6:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001eb8:	6a1b      	ldr	r3, [r3, #32]
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	0c12      	lsrs	r2, r2, #16
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	4610      	mov	r0, r2
 8001ec2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001ec4:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	0a12      	lsrs	r2, r2, #8
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	4610      	mov	r0, r2
 8001ed0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001ed2:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	4610      	mov	r0, r2
 8001edc:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001ede:	2300      	movs	r3, #0
 8001ee0:	82fb      	strh	r3, [r7, #22]
 8001ee2:	e00a      	b.n	8001efa <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8001ee4:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	8afa      	ldrh	r2, [r7, #22]
 8001eea:	68b9      	ldr	r1, [r7, #8]
 8001eec:	440a      	add	r2, r1
 8001eee:	7812      	ldrb	r2, [r2, #0]
 8001ef0:	4610      	mov	r0, r2
 8001ef2:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001ef4:	8afb      	ldrh	r3, [r7, #22]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	82fb      	strh	r3, [r7, #22]
 8001efa:	8afa      	ldrh	r2, [r7, #22]
 8001efc:	88fb      	ldrh	r3, [r7, #6]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d3f0      	bcc.n	8001ee4 <WIZCHIP_WRITE_BUF+0x58>
 8001f02:	e017      	b.n	8001f34 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	0c1b      	lsrs	r3, r3, #16
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	0a1b      	lsrs	r3, r3, #8
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f1e:	f107 0210 	add.w	r2, r7, #16
 8001f22:	2103      	movs	r1, #3
 8001f24:	4610      	mov	r0, r2
 8001f26:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8001f28:	4b07      	ldr	r3, [pc, #28]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2c:	88fa      	ldrh	r2, [r7, #6]
 8001f2e:	4611      	mov	r1, r2
 8001f30:	68b8      	ldr	r0, [r7, #8]
 8001f32:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001f34:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001f3a:	4b03      	ldr	r3, [pc, #12]	; (8001f48 <WIZCHIP_WRITE_BUF+0xbc>)
 8001f3c:	691b      	ldr	r3, [r3, #16]
 8001f3e:	4798      	blx	r3
}
 8001f40:	bf00      	nop
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	20000008 	.word	0x20000008

08001f4c <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8001f4c:	b590      	push	{r4, r7, lr}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	81fb      	strh	r3, [r7, #14]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	3301      	adds	r3, #1
 8001f64:	00db      	lsls	r3, r3, #3
 8001f66:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff fe94 	bl	8001c98 <WIZCHIP_READ>
 8001f70:	4603      	mov	r3, r0
 8001f72:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001f74:	89bb      	ldrh	r3, [r7, #12]
 8001f76:	021b      	lsls	r3, r3, #8
 8001f78:	b29c      	uxth	r4, r3
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	3301      	adds	r3, #1
 8001f80:	00db      	lsls	r3, r3, #3
 8001f82:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff fe86 	bl	8001c98 <WIZCHIP_READ>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	4423      	add	r3, r4
 8001f92:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001f94:	89bb      	ldrh	r3, [r7, #12]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d01a      	beq.n	8001fd0 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fe76 	bl	8001c98 <WIZCHIP_READ>
 8001fac:	4603      	mov	r3, r0
 8001fae:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001fb0:	89fb      	ldrh	r3, [r7, #14]
 8001fb2:	021b      	lsls	r3, r3, #8
 8001fb4:	b29c      	uxth	r4, r3
 8001fb6:	79fb      	ldrb	r3, [r7, #7]
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	3301      	adds	r3, #1
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff fe68 	bl	8001c98 <WIZCHIP_READ>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	4423      	add	r3, r4
 8001fce:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001fd0:	89fa      	ldrh	r2, [r7, #14]
 8001fd2:	89bb      	ldrh	r3, [r7, #12]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d1c2      	bne.n	8001f5e <getSn_TX_FSR+0x12>
   return val;
 8001fd8:	89fb      	ldrh	r3, [r7, #14]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd90      	pop	{r4, r7, pc}

08001fe2 <wiz_send_data>:
   }while (val != val1);
   return val;
}

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001fe2:	b590      	push	{r4, r7, lr}
 8001fe4:	b085      	sub	sp, #20
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	4603      	mov	r3, r0
 8001fea:	6039      	str	r1, [r7, #0]
 8001fec:	71fb      	strb	r3, [r7, #7]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8001ffa:	88bb      	ldrh	r3, [r7, #4]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d048      	beq.n	8002092 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	3301      	adds	r3, #1
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff fe43 	bl	8001c98 <WIZCHIP_READ>
 8002012:	4603      	mov	r3, r0
 8002014:	b29b      	uxth	r3, r3
 8002016:	021b      	lsls	r3, r3, #8
 8002018:	b29c      	uxth	r4, r3
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	3301      	adds	r3, #1
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff fe36 	bl	8001c98 <WIZCHIP_READ>
 800202c:	4603      	mov	r3, r0
 800202e:	b29b      	uxth	r3, r3
 8002030:	4423      	add	r3, r4
 8002032:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002034:	89fb      	ldrh	r3, [r7, #14]
 8002036:	021b      	lsls	r3, r3, #8
 8002038:	79fa      	ldrb	r2, [r7, #7]
 800203a:	0092      	lsls	r2, r2, #2
 800203c:	3202      	adds	r2, #2
 800203e:	00d2      	lsls	r2, r2, #3
 8002040:	4413      	add	r3, r2
 8002042:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8002044:	88bb      	ldrh	r3, [r7, #4]
 8002046:	461a      	mov	r2, r3
 8002048:	6839      	ldr	r1, [r7, #0]
 800204a:	68b8      	ldr	r0, [r7, #8]
 800204c:	f7ff ff1e 	bl	8001e8c <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8002050:	89fa      	ldrh	r2, [r7, #14]
 8002052:	88bb      	ldrh	r3, [r7, #4]
 8002054:	4413      	add	r3, r2
 8002056:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	3301      	adds	r3, #1
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002064:	461a      	mov	r2, r3
 8002066:	89fb      	ldrh	r3, [r7, #14]
 8002068:	0a1b      	lsrs	r3, r3, #8
 800206a:	b29b      	uxth	r3, r3
 800206c:	b2db      	uxtb	r3, r3
 800206e:	4619      	mov	r1, r3
 8002070:	4610      	mov	r0, r2
 8002072:	f7ff fe5d 	bl	8001d30 <WIZCHIP_WRITE>
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	3301      	adds	r3, #1
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002082:	461a      	mov	r2, r3
 8002084:	89fb      	ldrh	r3, [r7, #14]
 8002086:	b2db      	uxtb	r3, r3
 8002088:	4619      	mov	r1, r3
 800208a:	4610      	mov	r0, r2
 800208c:	f7ff fe50 	bl	8001d30 <WIZCHIP_WRITE>
 8002090:	e000      	b.n	8002094 <wiz_send_data+0xb2>
   if(len == 0)  return;
 8002092:	bf00      	nop
}
 8002094:	3714      	adds	r7, #20
 8002096:	46bd      	mov	sp, r7
 8002098:	bd90      	pop	{r4, r7, pc}
	...

0800209c <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 800209c:	b590      	push	{r4, r7, lr}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4604      	mov	r4, r0
 80020a4:	4608      	mov	r0, r1
 80020a6:	4611      	mov	r1, r2
 80020a8:	461a      	mov	r2, r3
 80020aa:	4623      	mov	r3, r4
 80020ac:	71fb      	strb	r3, [r7, #7]
 80020ae:	4603      	mov	r3, r0
 80020b0:	71bb      	strb	r3, [r7, #6]
 80020b2:	460b      	mov	r3, r1
 80020b4:	80bb      	strh	r3, [r7, #4]
 80020b6:	4613      	mov	r3, r2
 80020b8:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	2b08      	cmp	r3, #8
 80020be:	d902      	bls.n	80020c6 <socket+0x2a>
 80020c0:	f04f 33ff 	mov.w	r3, #4294967295
 80020c4:	e0ef      	b.n	80022a6 <socket+0x20a>
	switch(protocol)
 80020c6:	79bb      	ldrb	r3, [r7, #6]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d004      	beq.n	80020d6 <socket+0x3a>
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	db10      	blt.n	80020f2 <socket+0x56>
 80020d0:	2b04      	cmp	r3, #4
 80020d2:	dc0e      	bgt.n	80020f2 <socket+0x56>
            if(taddr == 0) return SOCKERR_SOCKINIT;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 80020d4:	e010      	b.n	80020f8 <socket+0x5c>
            getSIPR((uint8_t*)&taddr);
 80020d6:	f107 030c 	add.w	r3, r7, #12
 80020da:	2204      	movs	r2, #4
 80020dc:	4619      	mov	r1, r3
 80020de:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80020e2:	f7ff fe73 	bl	8001dcc <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d105      	bne.n	80020f8 <socket+0x5c>
 80020ec:	f06f 0302 	mvn.w	r3, #2
 80020f0:	e0d9      	b.n	80022a6 <socket+0x20a>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 80020f2:	f06f 0304 	mvn.w	r3, #4
 80020f6:	e0d6      	b.n	80022a6 <socket+0x20a>
         break;
 80020f8:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	f003 0304 	and.w	r3, r3, #4
 8002100:	2b00      	cmp	r3, #0
 8002102:	d002      	beq.n	800210a <socket+0x6e>
 8002104:	f06f 0305 	mvn.w	r3, #5
 8002108:	e0cd      	b.n	80022a6 <socket+0x20a>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 800210a:	78fb      	ldrb	r3, [r7, #3]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d028      	beq.n	8002162 <socket+0xc6>
	{
   	switch(protocol)
 8002110:	79bb      	ldrb	r3, [r7, #6]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d002      	beq.n	800211c <socket+0x80>
 8002116:	2b02      	cmp	r3, #2
 8002118:	d008      	beq.n	800212c <socket+0x90>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 800211a:	e022      	b.n	8002162 <socket+0xc6>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800211c:	78fb      	ldrb	r3, [r7, #3]
 800211e:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8002122:	2b00      	cmp	r3, #0
 8002124:	d11a      	bne.n	800215c <socket+0xc0>
 8002126:	f06f 0305 	mvn.w	r3, #5
 800212a:	e0bc      	b.n	80022a6 <socket+0x20a>
   	      if(flag & SF_IGMP_VER2)
 800212c:	78fb      	ldrb	r3, [r7, #3]
 800212e:	f003 0320 	and.w	r3, r3, #32
 8002132:	2b00      	cmp	r3, #0
 8002134:	d006      	beq.n	8002144 <socket+0xa8>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8002136:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800213a:	2b00      	cmp	r3, #0
 800213c:	db02      	blt.n	8002144 <socket+0xa8>
 800213e:	f06f 0305 	mvn.w	r3, #5
 8002142:	e0b0      	b.n	80022a6 <socket+0x20a>
      	      if(flag & SF_UNI_BLOCK)
 8002144:	78fb      	ldrb	r3, [r7, #3]
 8002146:	f003 0310 	and.w	r3, r3, #16
 800214a:	2b00      	cmp	r3, #0
 800214c:	d008      	beq.n	8002160 <socket+0xc4>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800214e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002152:	2b00      	cmp	r3, #0
 8002154:	db04      	blt.n	8002160 <socket+0xc4>
 8002156:	f06f 0305 	mvn.w	r3, #5
 800215a:	e0a4      	b.n	80022a6 <socket+0x20a>
   	      break;
 800215c:	bf00      	nop
 800215e:	e000      	b.n	8002162 <socket+0xc6>
   	      break;
 8002160:	bf00      	nop
   	}
   }
	close(sn);
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	4618      	mov	r0, r3
 8002166:	f000 f8ad 	bl	80022c4 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	3301      	adds	r3, #1
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	4618      	mov	r0, r3
 8002174:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002178:	f023 030f 	bic.w	r3, r3, #15
 800217c:	b25a      	sxtb	r2, r3
 800217e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002182:	4313      	orrs	r3, r2
 8002184:	b25b      	sxtb	r3, r3
 8002186:	b2db      	uxtb	r3, r3
 8002188:	4619      	mov	r1, r3
 800218a:	f7ff fdd1 	bl	8001d30 <WIZCHIP_WRITE>
    #endif
	if(!port)
 800218e:	88bb      	ldrh	r3, [r7, #4]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d110      	bne.n	80021b6 <socket+0x11a>
	{
	   port = sock_any_port++;
 8002194:	4b46      	ldr	r3, [pc, #280]	; (80022b0 <socket+0x214>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	b291      	uxth	r1, r2
 800219c:	4a44      	ldr	r2, [pc, #272]	; (80022b0 <socket+0x214>)
 800219e:	8011      	strh	r1, [r2, #0]
 80021a0:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80021a2:	4b43      	ldr	r3, [pc, #268]	; (80022b0 <socket+0x214>)
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d103      	bne.n	80021b6 <socket+0x11a>
 80021ae:	4b40      	ldr	r3, [pc, #256]	; (80022b0 <socket+0x214>)
 80021b0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80021b4:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	3301      	adds	r3, #1
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021c2:	461a      	mov	r2, r3
 80021c4:	88bb      	ldrh	r3, [r7, #4]
 80021c6:	0a1b      	lsrs	r3, r3, #8
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	4619      	mov	r1, r3
 80021ce:	4610      	mov	r0, r2
 80021d0:	f7ff fdae 	bl	8001d30 <WIZCHIP_WRITE>
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	3301      	adds	r3, #1
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021e0:	461a      	mov	r2, r3
 80021e2:	88bb      	ldrh	r3, [r7, #4]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	4619      	mov	r1, r3
 80021e8:	4610      	mov	r0, r2
 80021ea:	f7ff fda1 	bl	8001d30 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	3301      	adds	r3, #1
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80021fa:	2101      	movs	r1, #1
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff fd97 	bl	8001d30 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002202:	bf00      	nop
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	3301      	adds	r3, #1
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff fd41 	bl	8001c98 <WIZCHIP_READ>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1f3      	bne.n	8002204 <socket+0x168>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800221c:	79fb      	ldrb	r3, [r7, #7]
 800221e:	2201      	movs	r2, #1
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	b21b      	sxth	r3, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	b21a      	sxth	r2, r3
 800222a:	4b22      	ldr	r3, [pc, #136]	; (80022b4 <socket+0x218>)
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	b21b      	sxth	r3, r3
 8002230:	4013      	ands	r3, r2
 8002232:	b21b      	sxth	r3, r3
 8002234:	b29a      	uxth	r2, r3
 8002236:	4b1f      	ldr	r3, [pc, #124]	; (80022b4 <socket+0x218>)
 8002238:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 800223a:	78fb      	ldrb	r3, [r7, #3]
 800223c:	f003 0201 	and.w	r2, r3, #1
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	b21a      	sxth	r2, r3
 8002248:	4b1a      	ldr	r3, [pc, #104]	; (80022b4 <socket+0x218>)
 800224a:	881b      	ldrh	r3, [r3, #0]
 800224c:	b21b      	sxth	r3, r3
 800224e:	4313      	orrs	r3, r2
 8002250:	b21b      	sxth	r3, r3
 8002252:	b29a      	uxth	r2, r3
 8002254:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <socket+0x218>)
 8002256:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	2201      	movs	r2, #1
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	b21b      	sxth	r3, r3
 8002262:	43db      	mvns	r3, r3
 8002264:	b21a      	sxth	r2, r3
 8002266:	4b14      	ldr	r3, [pc, #80]	; (80022b8 <socket+0x21c>)
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	b21b      	sxth	r3, r3
 800226c:	4013      	ands	r3, r2
 800226e:	b21b      	sxth	r3, r3
 8002270:	b29a      	uxth	r2, r3
 8002272:	4b11      	ldr	r3, [pc, #68]	; (80022b8 <socket+0x21c>)
 8002274:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8002276:	79fb      	ldrb	r3, [r7, #7]
 8002278:	4a10      	ldr	r2, [pc, #64]	; (80022bc <socket+0x220>)
 800227a:	2100      	movs	r1, #0
 800227c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	4a0f      	ldr	r2, [pc, #60]	; (80022c0 <socket+0x224>)
 8002284:	2100      	movs	r1, #0
 8002286:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8002288:	bf00      	nop
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	3301      	adds	r3, #1
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff fcfe 	bl	8001c98 <WIZCHIP_READ>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d0f3      	beq.n	800228a <socket+0x1ee>
   return (int8_t)sn;
 80022a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 80022a6:	4618      	mov	r0, r3
 80022a8:	3714      	adds	r7, #20
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd90      	pop	{r4, r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000006 	.word	0x20000006
 80022b4:	200000d0 	.word	0x200000d0
 80022b8:	200000d2 	.word	0x200000d2
 80022bc:	200000d4 	.word	0x200000d4
 80022c0:	200000e4 	.word	0x200000e4

080022c4 <close>:

int8_t close(uint8_t sn)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80022ce:	79fb      	ldrb	r3, [r7, #7]
 80022d0:	2b08      	cmp	r3, #8
 80022d2:	d902      	bls.n	80022da <close+0x16>
 80022d4:	f04f 33ff 	mov.w	r3, #4294967295
 80022d8:	e055      	b.n	8002386 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	3301      	adds	r3, #1
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80022e6:	2110      	movs	r1, #16
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff fd21 	bl	8001d30 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 80022ee:	bf00      	nop
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	3301      	adds	r3, #1
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff fccb 	bl	8001c98 <WIZCHIP_READ>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1f3      	bne.n	80022f0 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	3301      	adds	r3, #1
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002314:	211f      	movs	r1, #31
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff fd0a 	bl	8001d30 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	2201      	movs	r2, #1
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	b21b      	sxth	r3, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	b21a      	sxth	r2, r3
 800232a:	4b19      	ldr	r3, [pc, #100]	; (8002390 <close+0xcc>)
 800232c:	881b      	ldrh	r3, [r3, #0]
 800232e:	b21b      	sxth	r3, r3
 8002330:	4013      	ands	r3, r2
 8002332:	b21b      	sxth	r3, r3
 8002334:	b29a      	uxth	r2, r3
 8002336:	4b16      	ldr	r3, [pc, #88]	; (8002390 <close+0xcc>)
 8002338:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 800233a:	79fb      	ldrb	r3, [r7, #7]
 800233c:	2201      	movs	r2, #1
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	b21b      	sxth	r3, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	b21a      	sxth	r2, r3
 8002348:	4b12      	ldr	r3, [pc, #72]	; (8002394 <close+0xd0>)
 800234a:	881b      	ldrh	r3, [r3, #0]
 800234c:	b21b      	sxth	r3, r3
 800234e:	4013      	ands	r3, r2
 8002350:	b21b      	sxth	r3, r3
 8002352:	b29a      	uxth	r2, r3
 8002354:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <close+0xd0>)
 8002356:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8002358:	79fb      	ldrb	r3, [r7, #7]
 800235a:	4a0f      	ldr	r2, [pc, #60]	; (8002398 <close+0xd4>)
 800235c:	2100      	movs	r1, #0
 800235e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	4a0d      	ldr	r2, [pc, #52]	; (800239c <close+0xd8>)
 8002366:	2100      	movs	r1, #0
 8002368:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 800236a:	bf00      	nop
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	3301      	adds	r3, #1
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff fc8d 	bl	8001c98 <WIZCHIP_READ>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d1f3      	bne.n	800236c <close+0xa8>
	return SOCK_OK;
 8002384:	2301      	movs	r3, #1
}
 8002386:	4618      	mov	r0, r3
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	200000d0 	.word	0x200000d0
 8002394:	200000d2 	.word	0x200000d2
 8002398:	200000d4 	.word	0x200000d4
 800239c:	200000e4 	.word	0x200000e4

080023a0 <listen>:

int8_t listen(uint8_t sn)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	2b08      	cmp	r3, #8
 80023ae:	d902      	bls.n	80023b6 <listen+0x16>
 80023b0:	f04f 33ff 	mov.w	r3, #4294967295
 80023b4:	e049      	b.n	800244a <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	3301      	adds	r3, #1
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff fc6a 	bl	8001c98 <WIZCHIP_READ>
 80023c4:	4603      	mov	r3, r0
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d002      	beq.n	80023d4 <listen+0x34>
 80023ce:	f06f 0304 	mvn.w	r3, #4
 80023d2:	e03a      	b.n	800244a <listen+0xaa>
	CHECK_SOCKINIT();
 80023d4:	79fb      	ldrb	r3, [r7, #7]
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	3301      	adds	r3, #1
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fc59 	bl	8001c98 <WIZCHIP_READ>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b13      	cmp	r3, #19
 80023ea:	d002      	beq.n	80023f2 <listen+0x52>
 80023ec:	f06f 0302 	mvn.w	r3, #2
 80023f0:	e02b      	b.n	800244a <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	3301      	adds	r3, #1
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80023fe:	2102      	movs	r1, #2
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fc95 	bl	8001d30 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8002406:	bf00      	nop
 8002408:	79fb      	ldrb	r3, [r7, #7]
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	3301      	adds	r3, #1
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff fc3f 	bl	8001c98 <WIZCHIP_READ>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1f3      	bne.n	8002408 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8002420:	e006      	b.n	8002430 <listen+0x90>
   {
         close(sn);
 8002422:	79fb      	ldrb	r3, [r7, #7]
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff ff4d 	bl	80022c4 <close>
         return SOCKERR_SOCKCLOSED;
 800242a:	f06f 0303 	mvn.w	r3, #3
 800242e:	e00c      	b.n	800244a <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8002430:	79fb      	ldrb	r3, [r7, #7]
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	3301      	adds	r3, #1
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff fc2b 	bl	8001c98 <WIZCHIP_READ>
 8002442:	4603      	mov	r3, r0
 8002444:	2b14      	cmp	r3, #20
 8002446:	d1ec      	bne.n	8002422 <listen+0x82>
   }
   return SOCK_OK;
 8002448:	2301      	movs	r3, #1
}
 800244a:	4618      	mov	r0, r3
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <send>:
	}
	return SOCK_OK;
}

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	6039      	str	r1, [r7, #0]
 800245e:	71fb      	strb	r3, [r7, #7]
 8002460:	4613      	mov	r3, r2
 8002462:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8002464:	2300      	movs	r3, #0
 8002466:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8002468:	2300      	movs	r3, #0
 800246a:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	2b08      	cmp	r3, #8
 8002470:	d902      	bls.n	8002478 <send+0x24>
 8002472:	f04f 33ff 	mov.w	r3, #4294967295
 8002476:	e0de      	b.n	8002636 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002478:	79fb      	ldrb	r3, [r7, #7]
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	3301      	adds	r3, #1
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff fc09 	bl	8001c98 <WIZCHIP_READ>
 8002486:	4603      	mov	r3, r0
 8002488:	f003 030f 	and.w	r3, r3, #15
 800248c:	2b01      	cmp	r3, #1
 800248e:	d002      	beq.n	8002496 <send+0x42>
 8002490:	f06f 0304 	mvn.w	r3, #4
 8002494:	e0cf      	b.n	8002636 <send+0x1e2>
   CHECK_SOCKDATA();
 8002496:	88bb      	ldrh	r3, [r7, #4]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d102      	bne.n	80024a2 <send+0x4e>
 800249c:	f06f 030d 	mvn.w	r3, #13
 80024a0:	e0c9      	b.n	8002636 <send+0x1e2>
   tmp = getSn_SR(sn);
 80024a2:	79fb      	ldrb	r3, [r7, #7]
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	3301      	adds	r3, #1
 80024a8:	00db      	lsls	r3, r3, #3
 80024aa:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fbf2 	bl	8001c98 <WIZCHIP_READ>
 80024b4:	4603      	mov	r3, r0
 80024b6:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 80024b8:	7bfb      	ldrb	r3, [r7, #15]
 80024ba:	2b17      	cmp	r3, #23
 80024bc:	d005      	beq.n	80024ca <send+0x76>
 80024be:	7bfb      	ldrb	r3, [r7, #15]
 80024c0:	2b1c      	cmp	r3, #28
 80024c2:	d002      	beq.n	80024ca <send+0x76>
 80024c4:	f06f 0306 	mvn.w	r3, #6
 80024c8:	e0b5      	b.n	8002636 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 80024ca:	4b5d      	ldr	r3, [pc, #372]	; (8002640 <send+0x1ec>)
 80024cc:	881b      	ldrh	r3, [r3, #0]
 80024ce:	461a      	mov	r2, r3
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	fa42 f303 	asr.w	r3, r2, r3
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d039      	beq.n	8002552 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	3301      	adds	r3, #1
 80024e4:	00db      	lsls	r3, r3, #3
 80024e6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fbd4 	bl	8001c98 <WIZCHIP_READ>
 80024f0:	4603      	mov	r3, r0
 80024f2:	f003 031f 	and.w	r3, r3, #31
 80024f6:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d019      	beq.n	8002536 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	3301      	adds	r3, #1
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800250e:	2110      	movs	r1, #16
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff fc0d 	bl	8001d30 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	2201      	movs	r2, #1
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	b21b      	sxth	r3, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	b21a      	sxth	r2, r3
 8002524:	4b46      	ldr	r3, [pc, #280]	; (8002640 <send+0x1ec>)
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	b21b      	sxth	r3, r3
 800252a:	4013      	ands	r3, r2
 800252c:	b21b      	sxth	r3, r3
 800252e:	b29a      	uxth	r2, r3
 8002530:	4b43      	ldr	r3, [pc, #268]	; (8002640 <send+0x1ec>)
 8002532:	801a      	strh	r2, [r3, #0]
 8002534:	e00d      	b.n	8002552 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8002536:	7bfb      	ldrb	r3, [r7, #15]
 8002538:	f003 0308 	and.w	r3, r3, #8
 800253c:	2b00      	cmp	r3, #0
 800253e:	d006      	beq.n	800254e <send+0xfa>
      {
         close(sn);
 8002540:	79fb      	ldrb	r3, [r7, #7]
 8002542:	4618      	mov	r0, r3
 8002544:	f7ff febe 	bl	80022c4 <close>
         return SOCKERR_TIMEOUT;
 8002548:	f06f 030c 	mvn.w	r3, #12
 800254c:	e073      	b.n	8002636 <send+0x1e2>
      }
      else return SOCK_BUSY;
 800254e:	2300      	movs	r3, #0
 8002550:	e071      	b.n	8002636 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	3301      	adds	r3, #1
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff fb9a 	bl	8001c98 <WIZCHIP_READ>
 8002564:	4603      	mov	r3, r0
 8002566:	b29b      	uxth	r3, r3
 8002568:	029b      	lsls	r3, r3, #10
 800256a:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800256c:	88ba      	ldrh	r2, [r7, #4]
 800256e:	89bb      	ldrh	r3, [r7, #12]
 8002570:	429a      	cmp	r2, r3
 8002572:	d901      	bls.n	8002578 <send+0x124>
 8002574:	89bb      	ldrh	r3, [r7, #12]
 8002576:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff fce6 	bl	8001f4c <getSn_TX_FSR>
 8002580:	4603      	mov	r3, r0
 8002582:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	3301      	adds	r3, #1
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff fb81 	bl	8001c98 <WIZCHIP_READ>
 8002596:	4603      	mov	r3, r0
 8002598:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	2b17      	cmp	r3, #23
 800259e:	d009      	beq.n	80025b4 <send+0x160>
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
 80025a2:	2b1c      	cmp	r3, #28
 80025a4:	d006      	beq.n	80025b4 <send+0x160>
      {
         close(sn);
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff fe8b 	bl	80022c4 <close>
         return SOCKERR_SOCKSTATUS;
 80025ae:	f06f 0306 	mvn.w	r3, #6
 80025b2:	e040      	b.n	8002636 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 80025b4:	4b23      	ldr	r3, [pc, #140]	; (8002644 <send+0x1f0>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	461a      	mov	r2, r3
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	fa42 f303 	asr.w	r3, r2, r3
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d005      	beq.n	80025d4 <send+0x180>
 80025c8:	88ba      	ldrh	r2, [r7, #4]
 80025ca:	89bb      	ldrh	r3, [r7, #12]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d901      	bls.n	80025d4 <send+0x180>
 80025d0:	2300      	movs	r3, #0
 80025d2:	e030      	b.n	8002636 <send+0x1e2>
      if(len <= freesize) break;
 80025d4:	88ba      	ldrh	r2, [r7, #4]
 80025d6:	89bb      	ldrh	r3, [r7, #12]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d900      	bls.n	80025de <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 80025dc:	e7cc      	b.n	8002578 <send+0x124>
      if(len <= freesize) break;
 80025de:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 80025e0:	88ba      	ldrh	r2, [r7, #4]
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	6839      	ldr	r1, [r7, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7ff fcfb 	bl	8001fe2 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 80025ec:	79fb      	ldrb	r3, [r7, #7]
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	3301      	adds	r3, #1
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80025f8:	2120      	movs	r1, #32
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff fb98 	bl	8001d30 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8002600:	bf00      	nop
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	3301      	adds	r3, #1
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff fb42 	bl	8001c98 <WIZCHIP_READ>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1f3      	bne.n	8002602 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	2201      	movs	r2, #1
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	b21a      	sxth	r2, r3
 8002624:	4b06      	ldr	r3, [pc, #24]	; (8002640 <send+0x1ec>)
 8002626:	881b      	ldrh	r3, [r3, #0]
 8002628:	b21b      	sxth	r3, r3
 800262a:	4313      	orrs	r3, r2
 800262c:	b21b      	sxth	r3, r3
 800262e:	b29a      	uxth	r2, r3
 8002630:	4b03      	ldr	r3, [pc, #12]	; (8002640 <send+0x1ec>)
 8002632:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8002634:	88bb      	ldrh	r3, [r7, #4]
}
 8002636:	4618      	mov	r0, r3
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	200000d2 	.word	0x200000d2
 8002644:	200000d0 	.word	0x200000d0

08002648 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr

08002660 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
 8002664:	bf00      	nop
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr

0800266c <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr

08002678 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	b2db      	uxtb	r3, r3
 8002686:	4618      	mov	r0, r3
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	70fb      	strb	r3, [r7, #3]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	78fa      	ldrb	r2, [r7, #3]
 80026a0:	701a      	strb	r2, [r3, #0]
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr

080026ac <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	2300      	movs	r3, #0
 80026b2:	4618      	mov	r0, r3
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr

080026ba <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80026ba:	b480      	push	{r7}
 80026bc:	b083      	sub	sp, #12
 80026be:	af00      	add	r7, sp, #0
 80026c0:	4603      	mov	r3, r0
 80026c2:	71fb      	strb	r3, [r7, #7]
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr
	...

080026d0 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d002      	beq.n	80026e6 <reg_wizchip_cs_cbfunc+0x16>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d106      	bne.n	80026f4 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80026e6:	4b09      	ldr	r3, [pc, #36]	; (800270c <reg_wizchip_cs_cbfunc+0x3c>)
 80026e8:	4a09      	ldr	r2, [pc, #36]	; (8002710 <reg_wizchip_cs_cbfunc+0x40>)
 80026ea:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80026ec:	4b07      	ldr	r3, [pc, #28]	; (800270c <reg_wizchip_cs_cbfunc+0x3c>)
 80026ee:	4a09      	ldr	r2, [pc, #36]	; (8002714 <reg_wizchip_cs_cbfunc+0x44>)
 80026f0:	619a      	str	r2, [r3, #24]
 80026f2:	e005      	b.n	8002700 <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80026f4:	4a05      	ldr	r2, [pc, #20]	; (800270c <reg_wizchip_cs_cbfunc+0x3c>)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80026fa:	4a04      	ldr	r2, [pc, #16]	; (800270c <reg_wizchip_cs_cbfunc+0x3c>)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	6193      	str	r3, [r2, #24]
   }
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	20000008 	.word	0x20000008
 8002710:	08002661 	.word	0x08002661
 8002714:	0800266d 	.word	0x0800266d

08002718 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002722:	bf00      	nop
 8002724:	4b0e      	ldr	r3, [pc, #56]	; (8002760 <reg_wizchip_spi_cbfunc+0x48>)
 8002726:	881b      	ldrh	r3, [r3, #0]
 8002728:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0f9      	beq.n	8002724 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d002      	beq.n	800273c <reg_wizchip_spi_cbfunc+0x24>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d106      	bne.n	800274a <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 800273c:	4b08      	ldr	r3, [pc, #32]	; (8002760 <reg_wizchip_spi_cbfunc+0x48>)
 800273e:	4a09      	ldr	r2, [pc, #36]	; (8002764 <reg_wizchip_spi_cbfunc+0x4c>)
 8002740:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8002742:	4b07      	ldr	r3, [pc, #28]	; (8002760 <reg_wizchip_spi_cbfunc+0x48>)
 8002744:	4a08      	ldr	r2, [pc, #32]	; (8002768 <reg_wizchip_spi_cbfunc+0x50>)
 8002746:	621a      	str	r2, [r3, #32]
 8002748:	e005      	b.n	8002756 <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800274a:	4a05      	ldr	r2, [pc, #20]	; (8002760 <reg_wizchip_spi_cbfunc+0x48>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002750:	4a03      	ldr	r2, [pc, #12]	; (8002760 <reg_wizchip_spi_cbfunc+0x48>)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	6213      	str	r3, [r2, #32]
   }
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr
 8002760:	20000008 	.word	0x20000008
 8002764:	080026ad 	.word	0x080026ad
 8002768:	080026bb 	.word	0x080026bb

0800276c <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 800276c:	b590      	push	{r4, r7, lr}
 800276e:	b087      	sub	sp, #28
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	6039      	str	r1, [r7, #0]
 8002776:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8002778:	2300      	movs	r3, #0
 800277a:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	2300      	movs	r3, #0
 8002782:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	2b0f      	cmp	r3, #15
 8002788:	f200 80c2 	bhi.w	8002910 <ctlwizchip+0x1a4>
 800278c:	a201      	add	r2, pc, #4	; (adr r2, 8002794 <ctlwizchip+0x28>)
 800278e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002792:	bf00      	nop
 8002794:	080027d5 	.word	0x080027d5
 8002798:	080027db 	.word	0x080027db
 800279c:	08002807 	.word	0x08002807
 80027a0:	080027fb 	.word	0x080027fb
 80027a4:	08002815 	.word	0x08002815
 80027a8:	08002821 	.word	0x08002821
 80027ac:	0800282f 	.word	0x0800282f
 80027b0:	08002855 	.word	0x08002855
 80027b4:	0800287b 	.word	0x0800287b
 80027b8:	080028b5 	.word	0x080028b5
 80027bc:	080028bb 	.word	0x080028bb
 80027c0:	080028c3 	.word	0x080028c3
 80027c4:	08002917 	.word	0x08002917
 80027c8:	080028cb 	.word	0x080028cb
 80027cc:	080028d9 	.word	0x080028d9
 80027d0:	080028f5 	.word	0x080028f5
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 80027d4:	f000 f8a8 	bl	8002928 <wizchip_sw_reset>
         break;
 80027d8:	e09e      	b.n	8002918 <ctlwizchip+0x1ac>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d004      	beq.n	80027ea <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	3308      	adds	r3, #8
 80027e8:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	4611      	mov	r1, r2
 80027f0:	4618      	mov	r0, r3
 80027f2:	f000 f8e5 	bl	80029c0 <wizchip_init>
 80027f6:	4603      	mov	r3, r0
 80027f8:	e08f      	b.n	800291a <ctlwizchip+0x1ae>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	881b      	ldrh	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 f96a 	bl	8002ad8 <wizchip_clrinterrupt>
         break;
 8002804:	e088      	b.n	8002918 <ctlwizchip+0x1ac>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002806:	f000 f985 	bl	8002b14 <wizchip_getinterrupt>
 800280a:	4603      	mov	r3, r0
 800280c:	461a      	mov	r2, r3
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	801a      	strh	r2, [r3, #0]
         break;
 8002812:	e081      	b.n	8002918 <ctlwizchip+0x1ac>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	881b      	ldrh	r3, [r3, #0]
 8002818:	4618      	mov	r0, r3
 800281a:	f000 f9a0 	bl	8002b5e <wizchip_setinterruptmask>
         break;         
 800281e:	e07b      	b.n	8002918 <ctlwizchip+0x1ac>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002820:	f000 f9b8 	bl	8002b94 <wizchip_getinterruptmask>
 8002824:	4603      	mov	r3, r0
 8002826:	461a      	mov	r2, r3
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	801a      	strh	r2, [r3, #0]
         break;
 800282c:	e074      	b.n	8002918 <ctlwizchip+0x1ac>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	881b      	ldrh	r3, [r3, #0]
 8002832:	0a1b      	lsrs	r3, r3, #8
 8002834:	b29b      	uxth	r3, r3
 8002836:	b2db      	uxtb	r3, r3
 8002838:	4619      	mov	r1, r3
 800283a:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 800283e:	f7ff fa77 	bl	8001d30 <WIZCHIP_WRITE>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	881b      	ldrh	r3, [r3, #0]
 8002846:	b2db      	uxtb	r3, r3
 8002848:	4619      	mov	r1, r3
 800284a:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800284e:	f7ff fa6f 	bl	8001d30 <WIZCHIP_WRITE>
         break;
 8002852:	e061      	b.n	8002918 <ctlwizchip+0x1ac>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8002854:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8002858:	f7ff fa1e 	bl	8001c98 <WIZCHIP_READ>
 800285c:	4603      	mov	r3, r0
 800285e:	b29b      	uxth	r3, r3
 8002860:	021b      	lsls	r3, r3, #8
 8002862:	b29c      	uxth	r4, r3
 8002864:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002868:	f7ff fa16 	bl	8001c98 <WIZCHIP_READ>
 800286c:	4603      	mov	r3, r0
 800286e:	b29b      	uxth	r3, r3
 8002870:	4423      	add	r3, r4
 8002872:	b29a      	uxth	r2, r3
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	801a      	strh	r2, [r3, #0]
         break;
 8002878:	e04e      	b.n	8002918 <ctlwizchip+0x1ac>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 800287a:	4b2a      	ldr	r3, [pc, #168]	; (8002924 <ctlwizchip+0x1b8>)
 800287c:	789a      	ldrb	r2, [r3, #2]
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	3301      	adds	r3, #1
 8002886:	4a27      	ldr	r2, [pc, #156]	; (8002924 <ctlwizchip+0x1b8>)
 8002888:	78d2      	ldrb	r2, [r2, #3]
 800288a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	3302      	adds	r3, #2
 8002890:	4a24      	ldr	r2, [pc, #144]	; (8002924 <ctlwizchip+0x1b8>)
 8002892:	7912      	ldrb	r2, [r2, #4]
 8002894:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	3303      	adds	r3, #3
 800289a:	4a22      	ldr	r2, [pc, #136]	; (8002924 <ctlwizchip+0x1b8>)
 800289c:	7952      	ldrb	r2, [r2, #5]
 800289e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	3304      	adds	r3, #4
 80028a4:	4a1f      	ldr	r2, [pc, #124]	; (8002924 <ctlwizchip+0x1b8>)
 80028a6:	7992      	ldrb	r2, [r2, #6]
 80028a8:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	3305      	adds	r3, #5
 80028ae:	2200      	movs	r2, #0
 80028b0:	701a      	strb	r2, [r3, #0]
         break;
 80028b2:	e031      	b.n	8002918 <ctlwizchip+0x1ac>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 80028b4:	f000 f9c0 	bl	8002c38 <wizphy_reset>
         break;
 80028b8:	e02e      	b.n	8002918 <ctlwizchip+0x1ac>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 80028ba:	6838      	ldr	r0, [r7, #0]
 80028bc:	f000 f9e3 	bl	8002c86 <wizphy_setphyconf>
         break;
 80028c0:	e02a      	b.n	8002918 <ctlwizchip+0x1ac>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 80028c2:	6838      	ldr	r0, [r7, #0]
 80028c4:	f000 fa21 	bl	8002d0a <wizphy_getphyconf>
         break;
 80028c8:	e026      	b.n	8002918 <ctlwizchip+0x1ac>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 fa67 	bl	8002da2 <wizphy_setphypmode>
 80028d4:	4603      	mov	r3, r0
 80028d6:	e020      	b.n	800291a <ctlwizchip+0x1ae>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 80028d8:	f000 f995 	bl	8002c06 <wizphy_getphypmode>
 80028dc:	4603      	mov	r3, r0
 80028de:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80028e0:	7dfb      	ldrb	r3, [r7, #23]
 80028e2:	2bff      	cmp	r3, #255	; 0xff
 80028e4:	d102      	bne.n	80028ec <ctlwizchip+0x180>
 80028e6:	f04f 33ff 	mov.w	r3, #4294967295
 80028ea:	e016      	b.n	800291a <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	7dfa      	ldrb	r2, [r7, #23]
 80028f0:	701a      	strb	r2, [r3, #0]
         break;
 80028f2:	e011      	b.n	8002918 <ctlwizchip+0x1ac>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 80028f4:	f000 f971 	bl	8002bda <wizphy_getphylink>
 80028f8:	4603      	mov	r3, r0
 80028fa:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80028fc:	7dfb      	ldrb	r3, [r7, #23]
 80028fe:	2bff      	cmp	r3, #255	; 0xff
 8002900:	d102      	bne.n	8002908 <ctlwizchip+0x19c>
 8002902:	f04f 33ff 	mov.w	r3, #4294967295
 8002906:	e008      	b.n	800291a <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	7dfa      	ldrb	r2, [r7, #23]
 800290c:	701a      	strb	r2, [r3, #0]
         break;
 800290e:	e003      	b.n	8002918 <ctlwizchip+0x1ac>
   #endif      
      default:
         return -1;
 8002910:	f04f 33ff 	mov.w	r3, #4294967295
 8002914:	e001      	b.n	800291a <ctlwizchip+0x1ae>
         break;
 8002916:	bf00      	nop
   }
   return 0;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	371c      	adds	r7, #28
 800291e:	46bd      	mov	sp, r7
 8002920:	bd90      	pop	{r4, r7, pc}
 8002922:	bf00      	nop
 8002924:	20000008 	.word	0x20000008

08002928 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	2206      	movs	r2, #6
 8002932:	4619      	mov	r1, r3
 8002934:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002938:	f7ff fa48 	bl	8001dcc <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 800293c:	f107 0314 	add.w	r3, r7, #20
 8002940:	2204      	movs	r2, #4
 8002942:	4619      	mov	r1, r3
 8002944:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002948:	f7ff fa40 	bl	8001dcc <WIZCHIP_READ_BUF>
 800294c:	f107 0310 	add.w	r3, r7, #16
 8002950:	2204      	movs	r2, #4
 8002952:	4619      	mov	r1, r3
 8002954:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002958:	f7ff fa38 	bl	8001dcc <WIZCHIP_READ_BUF>
 800295c:	f107 030c 	add.w	r3, r7, #12
 8002960:	2204      	movs	r2, #4
 8002962:	4619      	mov	r1, r3
 8002964:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002968:	f7ff fa30 	bl	8001dcc <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 800296c:	2180      	movs	r1, #128	; 0x80
 800296e:	2000      	movs	r0, #0
 8002970:	f7ff f9de 	bl	8001d30 <WIZCHIP_WRITE>
   getMR(); // for delay
 8002974:	2000      	movs	r0, #0
 8002976:	f7ff f98f 	bl	8001c98 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800297a:	1d3b      	adds	r3, r7, #4
 800297c:	2206      	movs	r2, #6
 800297e:	4619      	mov	r1, r3
 8002980:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002984:	f7ff fa82 	bl	8001e8c <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002988:	f107 0314 	add.w	r3, r7, #20
 800298c:	2204      	movs	r2, #4
 800298e:	4619      	mov	r1, r3
 8002990:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002994:	f7ff fa7a 	bl	8001e8c <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002998:	f107 0310 	add.w	r3, r7, #16
 800299c:	2204      	movs	r2, #4
 800299e:	4619      	mov	r1, r3
 80029a0:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80029a4:	f7ff fa72 	bl	8001e8c <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80029a8:	f107 030c 	add.w	r3, r7, #12
 80029ac:	2204      	movs	r2, #4
 80029ae:	4619      	mov	r1, r3
 80029b0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80029b4:	f7ff fa6a 	bl	8001e8c <WIZCHIP_WRITE_BUF>
}
 80029b8:	bf00      	nop
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 80029ca:	2300      	movs	r3, #0
 80029cc:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 80029ce:	f7ff ffab 	bl	8002928 <wizchip_sw_reset>
   if(txsize)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d03b      	beq.n	8002a50 <wizchip_init+0x90>
   {
      tmp = 0;
 80029d8:	2300      	movs	r3, #0
 80029da:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80029dc:	2300      	movs	r3, #0
 80029de:	73fb      	strb	r3, [r7, #15]
 80029e0:	e015      	b.n	8002a0e <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 80029e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	4413      	add	r3, r2
 80029ea:	781a      	ldrb	r2, [r3, #0]
 80029ec:	7bbb      	ldrb	r3, [r7, #14]
 80029ee:	4413      	add	r3, r2
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 80029f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80029f8:	2b10      	cmp	r3, #16
 80029fa:	dd02      	ble.n	8002a02 <wizchip_init+0x42>
 80029fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002a00:	e066      	b.n	8002ad0 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	3301      	adds	r3, #1
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	73fb      	strb	r3, [r7, #15]
 8002a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a12:	2b07      	cmp	r3, #7
 8002a14:	dde5      	ble.n	80029e2 <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002a16:	2300      	movs	r3, #0
 8002a18:	73fb      	strb	r3, [r7, #15]
 8002a1a:	e015      	b.n	8002a48 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8002a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	3301      	adds	r3, #1
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	4413      	add	r3, r2
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	4619      	mov	r1, r3
 8002a38:	f7ff f97a 	bl	8001d30 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002a3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	3301      	adds	r3, #1
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	73fb      	strb	r3, [r7, #15]
 8002a48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a4c:	2b07      	cmp	r3, #7
 8002a4e:	dde5      	ble.n	8002a1c <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d03b      	beq.n	8002ace <wizchip_init+0x10e>
   {
      tmp = 0;
 8002a56:	2300      	movs	r3, #0
 8002a58:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	73fb      	strb	r3, [r7, #15]
 8002a5e:	e015      	b.n	8002a8c <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8002a60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a64:	683a      	ldr	r2, [r7, #0]
 8002a66:	4413      	add	r3, r2
 8002a68:	781a      	ldrb	r2, [r3, #0]
 8002a6a:	7bbb      	ldrb	r3, [r7, #14]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8002a72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002a76:	2b10      	cmp	r3, #16
 8002a78:	dd02      	ble.n	8002a80 <wizchip_init+0xc0>
 8002a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7e:	e027      	b.n	8002ad0 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002a80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	3301      	adds	r3, #1
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	73fb      	strb	r3, [r7, #15]
 8002a8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a90:	2b07      	cmp	r3, #7
 8002a92:	dde5      	ble.n	8002a60 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002a94:	2300      	movs	r3, #0
 8002a96:	73fb      	strb	r3, [r7, #15]
 8002a98:	e015      	b.n	8002ac6 <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8002a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	00db      	lsls	r3, r3, #3
 8002aa4:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f7ff f93b 	bl	8001d30 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	73fb      	strb	r3, [r7, #15]
 8002ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aca:	2b07      	cmp	r3, #7
 8002acc:	dde5      	ble.n	8002a9a <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002ae6:	88fb      	ldrh	r3, [r7, #6]
 8002ae8:	0a1b      	lsrs	r3, r3, #8
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8002aee:	7bfb      	ldrb	r3, [r7, #15]
 8002af0:	f023 030f 	bic.w	r3, r3, #15
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	4619      	mov	r1, r3
 8002af8:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8002afc:	f7ff f918 	bl	8001d30 <WIZCHIP_WRITE>
   setSIR(sir);
 8002b00:	7bbb      	ldrb	r3, [r7, #14]
 8002b02:	4619      	mov	r1, r3
 8002b04:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8002b08:	f7ff f912 	bl	8001d30 <WIZCHIP_WRITE>
#endif   
}
 8002b0c:	bf00      	nop
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002b22:	2300      	movs	r3, #0
 8002b24:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8002b26:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8002b2a:	f7ff f8b5 	bl	8001c98 <WIZCHIP_READ>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	f023 030f 	bic.w	r3, r3, #15
 8002b34:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8002b36:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8002b3a:	f7ff f8ad 	bl	8001c98 <WIZCHIP_READ>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8002b42:	79bb      	ldrb	r3, [r7, #6]
 8002b44:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8002b46:	88bb      	ldrh	r3, [r7, #4]
 8002b48:	021b      	lsls	r3, r3, #8
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	4413      	add	r3, r2
 8002b52:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002b54:	88bb      	ldrh	r3, [r7, #4]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b084      	sub	sp, #16
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	4603      	mov	r3, r0
 8002b66:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8002b68:	88fb      	ldrh	r3, [r7, #6]
 8002b6a:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002b6c:	88fb      	ldrh	r3, [r7, #6]
 8002b6e:	0a1b      	lsrs	r3, r3, #8
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
 8002b76:	4619      	mov	r1, r3
 8002b78:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8002b7c:	f7ff f8d8 	bl	8001d30 <WIZCHIP_WRITE>
   setSIMR(simr);
 8002b80:	7bbb      	ldrb	r3, [r7, #14]
 8002b82:	4619      	mov	r1, r3
 8002b84:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8002b88:	f7ff f8d2 	bl	8001d30 <WIZCHIP_WRITE>
#endif   
}
 8002b8c:	bf00      	nop
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8002ba6:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8002baa:	f7ff f875 	bl	8001c98 <WIZCHIP_READ>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8002bb2:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8002bb6:	f7ff f86f 	bl	8001c98 <WIZCHIP_READ>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8002bbe:	79bb      	ldrb	r3, [r7, #6]
 8002bc0:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8002bc2:	88bb      	ldrh	r3, [r7, #4]
 8002bc4:	021b      	lsls	r3, r3, #8
 8002bc6:	b29a      	uxth	r2, r3
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	4413      	add	r3, r2
 8002bce:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002bd0:	88bb      	ldrh	r3, [r7, #4]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8002be0:	2300      	movs	r3, #0
 8002be2:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8002be4:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002be8:	f7ff f856 	bl	8001c98 <WIZCHIP_READ>
 8002bec:	4603      	mov	r3, r0
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 8002bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3708      	adds	r7, #8
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b082      	sub	sp, #8
 8002c0a:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8002c10:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002c14:	f7ff f840 	bl	8001c98 <WIZCHIP_READ>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c1e:	2b30      	cmp	r3, #48	; 0x30
 8002c20:	d102      	bne.n	8002c28 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8002c22:	2301      	movs	r3, #1
 8002c24:	71fb      	strb	r3, [r7, #7]
 8002c26:	e001      	b.n	8002c2c <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8002c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8002c3e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002c42:	f7ff f829 	bl	8001c98 <WIZCHIP_READ>
 8002c46:	4603      	mov	r3, r0
 8002c48:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c50:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002c52:	79fb      	ldrb	r3, [r7, #7]
 8002c54:	4619      	mov	r1, r3
 8002c56:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002c5a:	f7ff f869 	bl	8001d30 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8002c5e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002c62:	f7ff f819 	bl	8001c98 <WIZCHIP_READ>
 8002c66:	4603      	mov	r3, r0
 8002c68:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c70:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	4619      	mov	r1, r3
 8002c76:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002c7a:	f7ff f859 	bl	8001d30 <WIZCHIP_WRITE>
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b084      	sub	sp, #16
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d104      	bne.n	8002ca4 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8002c9a:	7bfb      	ldrb	r3, [r7, #15]
 8002c9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ca0:	73fb      	strb	r3, [r7, #15]
 8002ca2:	e003      	b.n	8002cac <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8002ca4:	7bfb      	ldrb	r3, [r7, #15]
 8002ca6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002caa:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	785b      	ldrb	r3, [r3, #1]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d104      	bne.n	8002cbe <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
 8002cb6:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8002cba:	73fb      	strb	r3, [r7, #15]
 8002cbc:	e019      	b.n	8002cf2 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	78db      	ldrb	r3, [r3, #3]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d10d      	bne.n	8002ce2 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	789b      	ldrb	r3, [r3, #2]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d104      	bne.n	8002cd8 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
 8002cd0:	f043 0318 	orr.w	r3, r3, #24
 8002cd4:	73fb      	strb	r3, [r7, #15]
 8002cd6:	e00c      	b.n	8002cf2 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8002cd8:	7bfb      	ldrb	r3, [r7, #15]
 8002cda:	f043 0308 	orr.w	r3, r3, #8
 8002cde:	73fb      	strb	r3, [r7, #15]
 8002ce0:	e007      	b.n	8002cf2 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	789b      	ldrb	r3, [r3, #2]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d103      	bne.n	8002cf2 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8002cea:	7bfb      	ldrb	r3, [r7, #15]
 8002cec:	f043 0310 	orr.w	r3, r3, #16
 8002cf0:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8002cf2:	7bfb      	ldrb	r3, [r7, #15]
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002cfa:	f7ff f819 	bl	8001d30 <WIZCHIP_WRITE>
   wizphy_reset();
 8002cfe:	f7ff ff9b 	bl	8002c38 <wizphy_reset>
}
 8002d02:	bf00      	nop
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b084      	sub	sp, #16
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002d12:	2300      	movs	r3, #0
 8002d14:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002d16:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002d1a:	f7fe ffbd 	bl	8001c98 <WIZCHIP_READ>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8002d22:	7bfb      	ldrb	r3, [r7, #15]
 8002d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	bf14      	ite	ne
 8002d2c:	2301      	movne	r3, #1
 8002d2e:	2300      	moveq	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	461a      	mov	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002d38:	7bfb      	ldrb	r3, [r7, #15]
 8002d3a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d3e:	2b20      	cmp	r3, #32
 8002d40:	d001      	beq.n	8002d46 <wizphy_getphyconf+0x3c>
 8002d42:	2b38      	cmp	r3, #56	; 0x38
 8002d44:	d103      	bne.n	8002d4e <wizphy_getphyconf+0x44>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	705a      	strb	r2, [r3, #1]
         break;
 8002d4c:	e003      	b.n	8002d56 <wizphy_getphyconf+0x4c>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	705a      	strb	r2, [r3, #1]
         break;
 8002d54:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002d56:	7bfb      	ldrb	r3, [r7, #15]
 8002d58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d5c:	2b18      	cmp	r3, #24
 8002d5e:	d003      	beq.n	8002d68 <wizphy_getphyconf+0x5e>
 8002d60:	2b20      	cmp	r3, #32
 8002d62:	d001      	beq.n	8002d68 <wizphy_getphyconf+0x5e>
 8002d64:	2b10      	cmp	r3, #16
 8002d66:	d103      	bne.n	8002d70 <wizphy_getphyconf+0x66>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	709a      	strb	r2, [r3, #2]
         break;
 8002d6e:	e003      	b.n	8002d78 <wizphy_getphyconf+0x6e>
      default:
         phyconf->speed = PHY_SPEED_10;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	709a      	strb	r2, [r3, #2]
         break;
 8002d76:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d7e:	2b18      	cmp	r3, #24
 8002d80:	d003      	beq.n	8002d8a <wizphy_getphyconf+0x80>
 8002d82:	2b20      	cmp	r3, #32
 8002d84:	d001      	beq.n	8002d8a <wizphy_getphyconf+0x80>
 8002d86:	2b08      	cmp	r3, #8
 8002d88:	d103      	bne.n	8002d92 <wizphy_getphyconf+0x88>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	70da      	strb	r2, [r3, #3]
         break;
 8002d90:	e003      	b.n	8002d9a <wizphy_getphyconf+0x90>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	70da      	strb	r2, [r3, #3]
         break;
 8002d98:	bf00      	nop
   }
}
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b084      	sub	sp, #16
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	4603      	mov	r3, r0
 8002daa:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002dac:	2300      	movs	r3, #0
 8002dae:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002db0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002db4:	f7fe ff70 	bl	8001c98 <WIZCHIP_READ>
 8002db8:	4603      	mov	r3, r0
 8002dba:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8002dbc:	7bfb      	ldrb	r3, [r7, #15]
 8002dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d102      	bne.n	8002dcc <wizphy_setphypmode+0x2a>
 8002dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dca:	e030      	b.n	8002e2e <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
 8002dce:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8002dd2:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002dd4:	79fb      	ldrb	r3, [r7, #7]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d104      	bne.n	8002de4 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8002dda:	7bfb      	ldrb	r3, [r7, #15]
 8002ddc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002de0:	73fb      	strb	r3, [r7, #15]
 8002de2:	e003      	b.n	8002dec <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002de4:	7bfb      	ldrb	r3, [r7, #15]
 8002de6:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8002dea:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8002dec:	7bfb      	ldrb	r3, [r7, #15]
 8002dee:	4619      	mov	r1, r3
 8002df0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002df4:	f7fe ff9c 	bl	8001d30 <WIZCHIP_WRITE>
   wizphy_reset();
 8002df8:	f7ff ff1e 	bl	8002c38 <wizphy_reset>
   tmp = getPHYCFGR();
 8002dfc:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002e00:	f7fe ff4a 	bl	8001c98 <WIZCHIP_READ>
 8002e04:	4603      	mov	r3, r0
 8002e06:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002e08:	79fb      	ldrb	r3, [r7, #7]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d106      	bne.n	8002e1c <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8002e0e:	7bfb      	ldrb	r3, [r7, #15]
 8002e10:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d008      	beq.n	8002e2a <wizphy_setphypmode+0x88>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	e008      	b.n	8002e2e <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
 8002e1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <wizphy_setphypmode+0x88>
 8002e26:	2300      	movs	r3, #0
 8002e28:	e001      	b.n	8002e2e <wizphy_setphypmode+0x8c>
   }
   return -1;
 8002e2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2206      	movs	r2, #6
 8002e44:	4619      	mov	r1, r3
 8002e46:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002e4a:	f7ff f81f 	bl	8001e8c <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	330e      	adds	r3, #14
 8002e52:	2204      	movs	r2, #4
 8002e54:	4619      	mov	r1, r3
 8002e56:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002e5a:	f7ff f817 	bl	8001e8c <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	330a      	adds	r3, #10
 8002e62:	2204      	movs	r2, #4
 8002e64:	4619      	mov	r1, r3
 8002e66:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002e6a:	f7ff f80f 	bl	8001e8c <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3306      	adds	r3, #6
 8002e72:	2204      	movs	r2, #4
 8002e74:	4619      	mov	r1, r3
 8002e76:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002e7a:	f7ff f807 	bl	8001e8c <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	7c9a      	ldrb	r2, [r3, #18]
 8002e82:	4b0b      	ldr	r3, [pc, #44]	; (8002eb0 <wizchip_setnetinfo+0x78>)
 8002e84:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	7cda      	ldrb	r2, [r3, #19]
 8002e8a:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <wizchip_setnetinfo+0x78>)
 8002e8c:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	7d1a      	ldrb	r2, [r3, #20]
 8002e92:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <wizchip_setnetinfo+0x78>)
 8002e94:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	7d5a      	ldrb	r2, [r3, #21]
 8002e9a:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <wizchip_setnetinfo+0x78>)
 8002e9c:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	7d9a      	ldrb	r2, [r3, #22]
 8002ea2:	4b04      	ldr	r3, [pc, #16]	; (8002eb4 <wizchip_setnetinfo+0x7c>)
 8002ea4:	701a      	strb	r2, [r3, #0]
}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	200000ec 	.word	0x200000ec
 8002eb4:	200000f0 	.word	0x200000f0

08002eb8 <_write>:
  HAL_GPIO_WritePin(WATCHDOG_GPIO_Port, WATCHDOG_Pin, GPIO_PIN_SET);

}

int _write(int file, char* p, int len)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, p, len, 10);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	b29a      	uxth	r2, r3
 8002ec8:	230a      	movs	r3, #10
 8002eca:	68b9      	ldr	r1, [r7, #8]
 8002ecc:	4803      	ldr	r0, [pc, #12]	; (8002edc <_write+0x24>)
 8002ece:	f7fe fce8 	bl	80018a2 <HAL_UART_Transmit>
  return len;
 8002ed2:	687b      	ldr	r3, [r7, #4]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	20000160 	.word	0x20000160

08002ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ee0:	b5b0      	push	{r4, r5, r7, lr}
 8002ee2:	b08a      	sub	sp, #40	; 0x28
 8002ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint8_t w5500_s0_status = 0x10;
 8002ee6:	2310      	movs	r3, #16
 8002ee8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t w5500_s1_status = 0x10;
 8002eec:	2310      	movs	r3, #16
 8002eee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  uint8_t buf[]   = "This is DTU-3000 using W5500";
 8002ef2:	4b2b      	ldr	r3, [pc, #172]	; (8002fa0 <main+0xc0>)
 8002ef4:	f107 0408 	add.w	r4, r7, #8
 8002ef8:	461d      	mov	r5, r3
 8002efa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002efc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002efe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002f02:	c407      	stmia	r4!, {r0, r1, r2}
 8002f04:	7023      	strb	r3, [r4, #0]
  uint8_t address_target[]  = {192,168,11,101};
 8002f06:	4b27      	ldr	r3, [pc, #156]	; (8002fa4 <main+0xc4>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	607b      	str	r3, [r7, #4]
  uint8_t count = 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f12:	f7fd f987 	bl	8000224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f16:	f000 f84d 	bl	8002fb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f1a:	f000 f8ed 	bl	80030f8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002f1e:	f000 f88b 	bl	8003038 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002f22:	f000 f8bf 	bl	80030a4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  W5500_hw_Rst();
 8002f26:	f000 fb77 	bl	8003618 <W5500_hw_Rst>
  W5500_init();
 8002f2a:	f000 fb8f 	bl	800364c <W5500_init>

  socket(0, Sn_MR_TCP, 5000, SF_TCP_NODELAY);
 8002f2e:	2320      	movs	r3, #32
 8002f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f34:	2101      	movs	r1, #1
 8002f36:	2000      	movs	r0, #0
 8002f38:	f7ff f8b0 	bl	800209c <socket>
  listen(0);
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	f7ff fa2f 	bl	80023a0 <listen>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(LED_SOCKET_GPIO_Port, LED_SOCKET_Pin);
 8002f42:	2108      	movs	r1, #8
 8002f44:	4818      	ldr	r0, [pc, #96]	; (8002fa8 <main+0xc8>)
 8002f46:	f7fd fc59 	bl	80007fc <HAL_GPIO_TogglePin>
	  //printf("0x0A \r \n");
	  HAL_Delay(500);
 8002f4a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f4e:	f7fd f9cb 	bl	80002e8 <HAL_Delay>

	  //updateWatchdog();
	  //socket(0, Sn_MR_TCP, 5000, SF_TCP_NODELAY);
	  //listen(0);

	  w5500_s0_status = getSn_SR(0);
 8002f52:	f44f 7042 	mov.w	r0, #776	; 0x308
 8002f56:	f7fe fe9f 	bl	8001c98 <WIZCHIP_READ>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  w5500_s1_status = getSn_SR(1);
 8002f60:	f44f 704a 	mov.w	r0, #808	; 0x328
 8002f64:	f7fe fe98 	bl	8001c98 <WIZCHIP_READ>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	  if(w5500_s0_status == SOCK_ESTABLISHED)
 8002f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f72:	2b17      	cmp	r3, #23
 8002f74:	d10a      	bne.n	8002f8c <main+0xac>
	  {
	    printf("Welcome to W5500 \r \n");
 8002f76:	480d      	ldr	r0, [pc, #52]	; (8002fac <main+0xcc>)
 8002f78:	f000 fd28 	bl	80039cc <puts>
	    send(0, buf, sizeof(buf));
 8002f7c:	f107 0308 	add.w	r3, r7, #8
 8002f80:	221d      	movs	r2, #29
 8002f82:	4619      	mov	r1, r3
 8002f84:	2000      	movs	r0, #0
 8002f86:	f7ff fa65 	bl	8002454 <send>
 8002f8a:	e7da      	b.n	8002f42 <main+0x62>
	    //send(0, &count,1);
	    //count++;
	  }
	  else
	  {
	    printf("W5500 Status Socket0 == 0x%X Socket1 == 0x%X \r \n", w5500_s0_status , w5500_s1_status);
 8002f8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f90:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002f94:	4619      	mov	r1, r3
 8002f96:	4806      	ldr	r0, [pc, #24]	; (8002fb0 <main+0xd0>)
 8002f98:	f000 fca4 	bl	80038e4 <iprintf>
	  HAL_GPIO_TogglePin(LED_SOCKET_GPIO_Port, LED_SOCKET_Pin);
 8002f9c:	e7d1      	b.n	8002f42 <main+0x62>
 8002f9e:	bf00      	nop
 8002fa0:	080046d4 	.word	0x080046d4
 8002fa4:	080046f4 	.word	0x080046f4
 8002fa8:	40011400 	.word	0x40011400
 8002fac:	0800468c 	.word	0x0800468c
 8002fb0:	080046a0 	.word	0x080046a0

08002fb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b090      	sub	sp, #64	; 0x40
 8002fb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002fba:	f107 0318 	add.w	r3, r7, #24
 8002fbe:	2228      	movs	r2, #40	; 0x28
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 fbdc 	bl	8003780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002fc8:	1d3b      	adds	r3, r7, #4
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	605a      	str	r2, [r3, #4]
 8002fd0:	609a      	str	r2, [r3, #8]
 8002fd2:	60da      	str	r2, [r3, #12]
 8002fd4:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fde:	2310      	movs	r3, #16
 8002fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002fea:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8002fee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ff0:	f107 0318 	add.w	r3, r7, #24
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7fd fc13 	bl	8000820 <HAL_RCC_OscConfig>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8003000:	f000 f90e 	bl	8003220 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003004:	230f      	movs	r3, #15
 8003006:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003008:	2302      	movs	r3, #2
 800300a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800300c:	2300      	movs	r3, #0
 800300e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003010:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003014:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003016:	2300      	movs	r3, #0
 8003018:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800301a:	1d3b      	adds	r3, r7, #4
 800301c:	2101      	movs	r1, #1
 800301e:	4618      	mov	r0, r3
 8003020:	f7fd fe62 	bl	8000ce8 <HAL_RCC_ClockConfig>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800302a:	f000 f8f9 	bl	8003220 <Error_Handler>
  }
}
 800302e:	bf00      	nop
 8003030:	3740      	adds	r7, #64	; 0x40
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800303c:	4b17      	ldr	r3, [pc, #92]	; (800309c <MX_SPI1_Init+0x64>)
 800303e:	4a18      	ldr	r2, [pc, #96]	; (80030a0 <MX_SPI1_Init+0x68>)
 8003040:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003042:	4b16      	ldr	r3, [pc, #88]	; (800309c <MX_SPI1_Init+0x64>)
 8003044:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003048:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800304a:	4b14      	ldr	r3, [pc, #80]	; (800309c <MX_SPI1_Init+0x64>)
 800304c:	2200      	movs	r2, #0
 800304e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003050:	4b12      	ldr	r3, [pc, #72]	; (800309c <MX_SPI1_Init+0x64>)
 8003052:	2200      	movs	r2, #0
 8003054:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003056:	4b11      	ldr	r3, [pc, #68]	; (800309c <MX_SPI1_Init+0x64>)
 8003058:	2202      	movs	r2, #2
 800305a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800305c:	4b0f      	ldr	r3, [pc, #60]	; (800309c <MX_SPI1_Init+0x64>)
 800305e:	2201      	movs	r2, #1
 8003060:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003062:	4b0e      	ldr	r3, [pc, #56]	; (800309c <MX_SPI1_Init+0x64>)
 8003064:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003068:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800306a:	4b0c      	ldr	r3, [pc, #48]	; (800309c <MX_SPI1_Init+0x64>)
 800306c:	2208      	movs	r2, #8
 800306e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003070:	4b0a      	ldr	r3, [pc, #40]	; (800309c <MX_SPI1_Init+0x64>)
 8003072:	2200      	movs	r2, #0
 8003074:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003076:	4b09      	ldr	r3, [pc, #36]	; (800309c <MX_SPI1_Init+0x64>)
 8003078:	2200      	movs	r2, #0
 800307a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800307c:	4b07      	ldr	r3, [pc, #28]	; (800309c <MX_SPI1_Init+0x64>)
 800307e:	2200      	movs	r2, #0
 8003080:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003082:	4b06      	ldr	r3, [pc, #24]	; (800309c <MX_SPI1_Init+0x64>)
 8003084:	220a      	movs	r2, #10
 8003086:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003088:	4804      	ldr	r0, [pc, #16]	; (800309c <MX_SPI1_Init+0x64>)
 800308a:	f7fe fb59 	bl	8001740 <HAL_SPI_Init>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003094:	f000 f8c4 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003098:	bf00      	nop
 800309a:	bd80      	pop	{r7, pc}
 800309c:	20000108 	.word	0x20000108
 80030a0:	40013000 	.word	0x40013000

080030a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80030a8:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <MX_USART2_UART_Init+0x4c>)
 80030aa:	4a12      	ldr	r2, [pc, #72]	; (80030f4 <MX_USART2_UART_Init+0x50>)
 80030ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80030ae:	4b10      	ldr	r3, [pc, #64]	; (80030f0 <MX_USART2_UART_Init+0x4c>)
 80030b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030b6:	4b0e      	ldr	r3, [pc, #56]	; (80030f0 <MX_USART2_UART_Init+0x4c>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80030bc:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <MX_USART2_UART_Init+0x4c>)
 80030be:	2200      	movs	r2, #0
 80030c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80030c2:	4b0b      	ldr	r3, [pc, #44]	; (80030f0 <MX_USART2_UART_Init+0x4c>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80030c8:	4b09      	ldr	r3, [pc, #36]	; (80030f0 <MX_USART2_UART_Init+0x4c>)
 80030ca:	220c      	movs	r2, #12
 80030cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030ce:	4b08      	ldr	r3, [pc, #32]	; (80030f0 <MX_USART2_UART_Init+0x4c>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80030d4:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <MX_USART2_UART_Init+0x4c>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80030da:	4805      	ldr	r0, [pc, #20]	; (80030f0 <MX_USART2_UART_Init+0x4c>)
 80030dc:	f7fe fb94 	bl	8001808 <HAL_UART_Init>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80030e6:	f000 f89b 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20000160 	.word	0x20000160
 80030f4:	40004400 	.word	0x40004400

080030f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b088      	sub	sp, #32
 80030fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030fe:	f107 0310 	add.w	r3, r7, #16
 8003102:	2200      	movs	r2, #0
 8003104:	601a      	str	r2, [r3, #0]
 8003106:	605a      	str	r2, [r3, #4]
 8003108:	609a      	str	r2, [r3, #8]
 800310a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800310c:	4a3f      	ldr	r2, [pc, #252]	; (800320c <MX_GPIO_Init+0x114>)
 800310e:	4b3f      	ldr	r3, [pc, #252]	; (800320c <MX_GPIO_Init+0x114>)
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003116:	6193      	str	r3, [r2, #24]
 8003118:	4b3c      	ldr	r3, [pc, #240]	; (800320c <MX_GPIO_Init+0x114>)
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003120:	60fb      	str	r3, [r7, #12]
 8003122:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003124:	4a39      	ldr	r2, [pc, #228]	; (800320c <MX_GPIO_Init+0x114>)
 8003126:	4b39      	ldr	r3, [pc, #228]	; (800320c <MX_GPIO_Init+0x114>)
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	f043 0304 	orr.w	r3, r3, #4
 800312e:	6193      	str	r3, [r2, #24]
 8003130:	4b36      	ldr	r3, [pc, #216]	; (800320c <MX_GPIO_Init+0x114>)
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	f003 0304 	and.w	r3, r3, #4
 8003138:	60bb      	str	r3, [r7, #8]
 800313a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800313c:	4a33      	ldr	r2, [pc, #204]	; (800320c <MX_GPIO_Init+0x114>)
 800313e:	4b33      	ldr	r3, [pc, #204]	; (800320c <MX_GPIO_Init+0x114>)
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	f043 0310 	orr.w	r3, r3, #16
 8003146:	6193      	str	r3, [r2, #24]
 8003148:	4b30      	ldr	r3, [pc, #192]	; (800320c <MX_GPIO_Init+0x114>)
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	f003 0310 	and.w	r3, r3, #16
 8003150:	607b      	str	r3, [r7, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003154:	4a2d      	ldr	r2, [pc, #180]	; (800320c <MX_GPIO_Init+0x114>)
 8003156:	4b2d      	ldr	r3, [pc, #180]	; (800320c <MX_GPIO_Init+0x114>)
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	f043 0320 	orr.w	r3, r3, #32
 800315e:	6193      	str	r3, [r2, #24]
 8003160:	4b2a      	ldr	r3, [pc, #168]	; (800320c <MX_GPIO_Init+0x114>)
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	f003 0320 	and.w	r3, r3, #32
 8003168:	603b      	str	r3, [r7, #0]
 800316a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WATCHDOG_GPIO_Port, WATCHDOG_Pin, GPIO_PIN_RESET);
 800316c:	2200      	movs	r2, #0
 800316e:	2104      	movs	r1, #4
 8003170:	4827      	ldr	r0, [pc, #156]	; (8003210 <MX_GPIO_Init+0x118>)
 8003172:	f7fd fb2b 	bl	80007cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_RESET);
 8003176:	2200      	movs	r2, #0
 8003178:	2110      	movs	r1, #16
 800317a:	4826      	ldr	r0, [pc, #152]	; (8003214 <MX_GPIO_Init+0x11c>)
 800317c:	f7fd fb26 	bl	80007cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);
 8003180:	2200      	movs	r2, #0
 8003182:	2110      	movs	r1, #16
 8003184:	4824      	ldr	r0, [pc, #144]	; (8003218 <MX_GPIO_Init+0x120>)
 8003186:	f7fd fb21 	bl	80007cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_SOCKET_GPIO_Port, LED_SOCKET_Pin, GPIO_PIN_RESET);
 800318a:	2200      	movs	r2, #0
 800318c:	2108      	movs	r1, #8
 800318e:	4823      	ldr	r0, [pc, #140]	; (800321c <MX_GPIO_Init+0x124>)
 8003190:	f7fd fb1c 	bl	80007cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : WATCHDOG_Pin */
  GPIO_InitStruct.Pin = WATCHDOG_Pin;
 8003194:	2304      	movs	r3, #4
 8003196:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003198:	2301      	movs	r3, #1
 800319a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319c:	2300      	movs	r3, #0
 800319e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a0:	2302      	movs	r3, #2
 80031a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WATCHDOG_GPIO_Port, &GPIO_InitStruct);
 80031a4:	f107 0310 	add.w	r3, r7, #16
 80031a8:	4619      	mov	r1, r3
 80031aa:	4819      	ldr	r0, [pc, #100]	; (8003210 <MX_GPIO_Init+0x118>)
 80031ac:	f7fd f9a0 	bl	80004f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 80031b0:	2310      	movs	r3, #16
 80031b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b4:	2301      	movs	r3, #1
 80031b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031bc:	2302      	movs	r3, #2
 80031be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 80031c0:	f107 0310 	add.w	r3, r7, #16
 80031c4:	4619      	mov	r1, r3
 80031c6:	4813      	ldr	r0, [pc, #76]	; (8003214 <MX_GPIO_Init+0x11c>)
 80031c8:	f7fd f992 	bl	80004f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_RST_Pin */
  GPIO_InitStruct.Pin = W5500_RST_Pin;
 80031cc:	2310      	movs	r3, #16
 80031ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d0:	2301      	movs	r3, #1
 80031d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d4:	2300      	movs	r3, #0
 80031d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d8:	2302      	movs	r3, #2
 80031da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(W5500_RST_GPIO_Port, &GPIO_InitStruct);
 80031dc:	f107 0310 	add.w	r3, r7, #16
 80031e0:	4619      	mov	r1, r3
 80031e2:	480d      	ldr	r0, [pc, #52]	; (8003218 <MX_GPIO_Init+0x120>)
 80031e4:	f7fd f984 	bl	80004f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_SOCKET_Pin */
  GPIO_InitStruct.Pin = LED_SOCKET_Pin;
 80031e8:	2308      	movs	r3, #8
 80031ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ec:	2301      	movs	r3, #1
 80031ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f4:	2302      	movs	r3, #2
 80031f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_SOCKET_GPIO_Port, &GPIO_InitStruct);
 80031f8:	f107 0310 	add.w	r3, r7, #16
 80031fc:	4619      	mov	r1, r3
 80031fe:	4807      	ldr	r0, [pc, #28]	; (800321c <MX_GPIO_Init+0x124>)
 8003200:	f7fd f976 	bl	80004f0 <HAL_GPIO_Init>

}
 8003204:	bf00      	nop
 8003206:	3720      	adds	r7, #32
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	40021000 	.word	0x40021000
 8003210:	40011800 	.word	0x40011800
 8003214:	40010800 	.word	0x40010800
 8003218:	40011000 	.word	0x40011000
 800321c:	40011400 	.word	0x40011400

08003220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003224:	bf00      	nop
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr

0800322c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003232:	4a15      	ldr	r2, [pc, #84]	; (8003288 <HAL_MspInit+0x5c>)
 8003234:	4b14      	ldr	r3, [pc, #80]	; (8003288 <HAL_MspInit+0x5c>)
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	6193      	str	r3, [r2, #24]
 800323e:	4b12      	ldr	r3, [pc, #72]	; (8003288 <HAL_MspInit+0x5c>)
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	60bb      	str	r3, [r7, #8]
 8003248:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800324a:	4a0f      	ldr	r2, [pc, #60]	; (8003288 <HAL_MspInit+0x5c>)
 800324c:	4b0e      	ldr	r3, [pc, #56]	; (8003288 <HAL_MspInit+0x5c>)
 800324e:	69db      	ldr	r3, [r3, #28]
 8003250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003254:	61d3      	str	r3, [r2, #28]
 8003256:	4b0c      	ldr	r3, [pc, #48]	; (8003288 <HAL_MspInit+0x5c>)
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325e:	607b      	str	r3, [r7, #4]
 8003260:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003262:	4b0a      	ldr	r3, [pc, #40]	; (800328c <HAL_MspInit+0x60>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	60fb      	str	r3, [r7, #12]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	4a04      	ldr	r2, [pc, #16]	; (800328c <HAL_MspInit+0x60>)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800327e:	bf00      	nop
 8003280:	3714      	adds	r7, #20
 8003282:	46bd      	mov	sp, r7
 8003284:	bc80      	pop	{r7}
 8003286:	4770      	bx	lr
 8003288:	40021000 	.word	0x40021000
 800328c:	40010000 	.word	0x40010000

08003290 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b088      	sub	sp, #32
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003298:	f107 0310 	add.w	r3, r7, #16
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a1b      	ldr	r2, [pc, #108]	; (8003318 <HAL_SPI_MspInit+0x88>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d12f      	bne.n	8003310 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80032b0:	4a1a      	ldr	r2, [pc, #104]	; (800331c <HAL_SPI_MspInit+0x8c>)
 80032b2:	4b1a      	ldr	r3, [pc, #104]	; (800331c <HAL_SPI_MspInit+0x8c>)
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80032ba:	6193      	str	r3, [r2, #24]
 80032bc:	4b17      	ldr	r3, [pc, #92]	; (800331c <HAL_SPI_MspInit+0x8c>)
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c8:	4a14      	ldr	r2, [pc, #80]	; (800331c <HAL_SPI_MspInit+0x8c>)
 80032ca:	4b14      	ldr	r3, [pc, #80]	; (800331c <HAL_SPI_MspInit+0x8c>)
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	f043 0304 	orr.w	r3, r3, #4
 80032d2:	6193      	str	r3, [r2, #24]
 80032d4:	4b11      	ldr	r3, [pc, #68]	; (800331c <HAL_SPI_MspInit+0x8c>)
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MOSI_Pin;
 80032e0:	23a0      	movs	r3, #160	; 0xa0
 80032e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e4:	2302      	movs	r3, #2
 80032e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032e8:	2303      	movs	r3, #3
 80032ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ec:	f107 0310 	add.w	r3, r7, #16
 80032f0:	4619      	mov	r1, r3
 80032f2:	480b      	ldr	r0, [pc, #44]	; (8003320 <HAL_SPI_MspInit+0x90>)
 80032f4:	f7fd f8fc 	bl	80004f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 80032f8:	2340      	movs	r3, #64	; 0x40
 80032fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032fc:	2300      	movs	r3, #0
 80032fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003300:	2300      	movs	r3, #0
 8003302:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8003304:	f107 0310 	add.w	r3, r7, #16
 8003308:	4619      	mov	r1, r3
 800330a:	4805      	ldr	r0, [pc, #20]	; (8003320 <HAL_SPI_MspInit+0x90>)
 800330c:	f7fd f8f0 	bl	80004f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003310:	bf00      	nop
 8003312:	3720      	adds	r7, #32
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40013000 	.word	0x40013000
 800331c:	40021000 	.word	0x40021000
 8003320:	40010800 	.word	0x40010800

08003324 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800332c:	f107 0310 	add.w	r3, r7, #16
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	609a      	str	r2, [r3, #8]
 8003338:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a1b      	ldr	r2, [pc, #108]	; (80033ac <HAL_UART_MspInit+0x88>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d12f      	bne.n	80033a4 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003344:	4a1a      	ldr	r2, [pc, #104]	; (80033b0 <HAL_UART_MspInit+0x8c>)
 8003346:	4b1a      	ldr	r3, [pc, #104]	; (80033b0 <HAL_UART_MspInit+0x8c>)
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800334e:	61d3      	str	r3, [r2, #28]
 8003350:	4b17      	ldr	r3, [pc, #92]	; (80033b0 <HAL_UART_MspInit+0x8c>)
 8003352:	69db      	ldr	r3, [r3, #28]
 8003354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003358:	60fb      	str	r3, [r7, #12]
 800335a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800335c:	4a14      	ldr	r2, [pc, #80]	; (80033b0 <HAL_UART_MspInit+0x8c>)
 800335e:	4b14      	ldr	r3, [pc, #80]	; (80033b0 <HAL_UART_MspInit+0x8c>)
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	f043 0304 	orr.w	r3, r3, #4
 8003366:	6193      	str	r3, [r2, #24]
 8003368:	4b11      	ldr	r3, [pc, #68]	; (80033b0 <HAL_UART_MspInit+0x8c>)
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	60bb      	str	r3, [r7, #8]
 8003372:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003374:	2304      	movs	r3, #4
 8003376:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003378:	2302      	movs	r3, #2
 800337a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800337c:	2303      	movs	r3, #3
 800337e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003380:	f107 0310 	add.w	r3, r7, #16
 8003384:	4619      	mov	r1, r3
 8003386:	480b      	ldr	r0, [pc, #44]	; (80033b4 <HAL_UART_MspInit+0x90>)
 8003388:	f7fd f8b2 	bl	80004f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800338c:	2308      	movs	r3, #8
 800338e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003390:	2300      	movs	r3, #0
 8003392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003394:	2300      	movs	r3, #0
 8003396:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003398:	f107 0310 	add.w	r3, r7, #16
 800339c:	4619      	mov	r1, r3
 800339e:	4805      	ldr	r0, [pc, #20]	; (80033b4 <HAL_UART_MspInit+0x90>)
 80033a0:	f7fd f8a6 	bl	80004f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80033a4:	bf00      	nop
 80033a6:	3720      	adds	r7, #32
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40004400 	.word	0x40004400
 80033b0:	40021000 	.word	0x40021000
 80033b4:	40010800 	.word	0x40010800

080033b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80033bc:	bf00      	nop
 80033be:	46bd      	mov	sp, r7
 80033c0:	bc80      	pop	{r7}
 80033c2:	4770      	bx	lr

080033c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033c8:	e7fe      	b.n	80033c8 <HardFault_Handler+0x4>

080033ca <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033ca:	b480      	push	{r7}
 80033cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033ce:	e7fe      	b.n	80033ce <MemManage_Handler+0x4>

080033d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033d4:	e7fe      	b.n	80033d4 <BusFault_Handler+0x4>

080033d6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033d6:	b480      	push	{r7}
 80033d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033da:	e7fe      	b.n	80033da <UsageFault_Handler+0x4>

080033dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033e0:	bf00      	nop
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bc80      	pop	{r7}
 80033e6:	4770      	bx	lr

080033e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033ec:	bf00      	nop
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bc80      	pop	{r7}
 80033f2:	4770      	bx	lr

080033f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033f8:	bf00      	nop
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bc80      	pop	{r7}
 80033fe:	4770      	bx	lr

08003400 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003404:	f7fc ff54 	bl	80002b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003408:	bf00      	nop
 800340a:	bd80      	pop	{r7, pc}

0800340c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800340c:	b590      	push	{r4, r7, lr}
 800340e:	b087      	sub	sp, #28
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003418:	2300      	movs	r3, #0
 800341a:	617b      	str	r3, [r7, #20]
 800341c:	e00a      	b.n	8003434 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800341e:	68bc      	ldr	r4, [r7, #8]
 8003420:	1c63      	adds	r3, r4, #1
 8003422:	60bb      	str	r3, [r7, #8]
 8003424:	f3af 8000 	nop.w
 8003428:	4603      	mov	r3, r0
 800342a:	b2db      	uxtb	r3, r3
 800342c:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	3301      	adds	r3, #1
 8003432:	617b      	str	r3, [r7, #20]
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	429a      	cmp	r2, r3
 800343a:	dbf0      	blt.n	800341e <_read+0x12>
	}

return len;
 800343c:	687b      	ldr	r3, [r7, #4]
}
 800343e:	4618      	mov	r0, r3
 8003440:	371c      	adds	r7, #28
 8003442:	46bd      	mov	sp, r7
 8003444:	bd90      	pop	{r4, r7, pc}
	...

08003448 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003450:	4b11      	ldr	r3, [pc, #68]	; (8003498 <_sbrk+0x50>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d102      	bne.n	800345e <_sbrk+0x16>
		heap_end = &end;
 8003458:	4b0f      	ldr	r3, [pc, #60]	; (8003498 <_sbrk+0x50>)
 800345a:	4a10      	ldr	r2, [pc, #64]	; (800349c <_sbrk+0x54>)
 800345c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800345e:	4b0e      	ldr	r3, [pc, #56]	; (8003498 <_sbrk+0x50>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003464:	4b0c      	ldr	r3, [pc, #48]	; (8003498 <_sbrk+0x50>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4413      	add	r3, r2
 800346c:	466a      	mov	r2, sp
 800346e:	4293      	cmp	r3, r2
 8003470:	d907      	bls.n	8003482 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003472:	f000 f95b 	bl	800372c <__errno>
 8003476:	4602      	mov	r2, r0
 8003478:	230c      	movs	r3, #12
 800347a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800347c:	f04f 33ff 	mov.w	r3, #4294967295
 8003480:	e006      	b.n	8003490 <_sbrk+0x48>
	}

	heap_end += incr;
 8003482:	4b05      	ldr	r3, [pc, #20]	; (8003498 <_sbrk+0x50>)
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4413      	add	r3, r2
 800348a:	4a03      	ldr	r2, [pc, #12]	; (8003498 <_sbrk+0x50>)
 800348c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800348e:	68fb      	ldr	r3, [r7, #12]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	200000f4 	.word	0x200000f4
 800349c:	200001a4 	.word	0x200001a4

080034a0 <_close>:

int _close(int file)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
	return -1;
 80034a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr

080034b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80034c6:	605a      	str	r2, [r3, #4]
	return 0;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bc80      	pop	{r7}
 80034d2:	4770      	bx	lr

080034d4 <_isatty>:

int _isatty(int file)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
	return 1;
 80034dc:	2301      	movs	r3, #1
}
 80034de:	4618      	mov	r0, r3
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr

080034e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
	return 0;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bc80      	pop	{r7}
 80034fe:	4770      	bx	lr

08003500 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003504:	4a15      	ldr	r2, [pc, #84]	; (800355c <SystemInit+0x5c>)
 8003506:	4b15      	ldr	r3, [pc, #84]	; (800355c <SystemInit+0x5c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f043 0301 	orr.w	r3, r3, #1
 800350e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003510:	4912      	ldr	r1, [pc, #72]	; (800355c <SystemInit+0x5c>)
 8003512:	4b12      	ldr	r3, [pc, #72]	; (800355c <SystemInit+0x5c>)
 8003514:	685a      	ldr	r2, [r3, #4]
 8003516:	4b12      	ldr	r3, [pc, #72]	; (8003560 <SystemInit+0x60>)
 8003518:	4013      	ands	r3, r2
 800351a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800351c:	4a0f      	ldr	r2, [pc, #60]	; (800355c <SystemInit+0x5c>)
 800351e:	4b0f      	ldr	r3, [pc, #60]	; (800355c <SystemInit+0x5c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003526:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800352a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800352c:	4a0b      	ldr	r2, [pc, #44]	; (800355c <SystemInit+0x5c>)
 800352e:	4b0b      	ldr	r3, [pc, #44]	; (800355c <SystemInit+0x5c>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003536:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003538:	4a08      	ldr	r2, [pc, #32]	; (800355c <SystemInit+0x5c>)
 800353a:	4b08      	ldr	r3, [pc, #32]	; (800355c <SystemInit+0x5c>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003542:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003544:	4b05      	ldr	r3, [pc, #20]	; (800355c <SystemInit+0x5c>)
 8003546:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800354a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800354c:	4b05      	ldr	r3, [pc, #20]	; (8003564 <SystemInit+0x64>)
 800354e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003552:	609a      	str	r2, [r3, #8]
#endif 
}
 8003554:	bf00      	nop
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr
 800355c:	40021000 	.word	0x40021000
 8003560:	f8ff0000 	.word	0xf8ff0000
 8003564:	e000ed00 	.word	0xe000ed00

08003568 <W5500_dataRead>:

static uint32_t randomKey;


uint8_t W5500_dataRead() // SPI  
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af02      	add	r7, sp, #8
	uint8_t Dummy = 0xFF;
 800356e:	23ff      	movs	r3, #255	; 0xff
 8003570:	71fb      	strb	r3, [r7, #7]
	uint8_t RxData;
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8003572:	bf00      	nop
 8003574:	4809      	ldr	r0, [pc, #36]	; (800359c <W5500_dataRead+0x34>)
 8003576:	f7fe f84f 	bl	8001618 <HAL_SPI_GetState>
 800357a:	4603      	mov	r3, r0
 800357c:	2b01      	cmp	r3, #1
 800357e:	d1f9      	bne.n	8003574 <W5500_dataRead+0xc>
	HAL_SPI_TransmitReceive(&hspi1,&Dummy,&RxData,1,10); // SPI        .
 8003580:	1dba      	adds	r2, r7, #6
 8003582:	1df9      	adds	r1, r7, #7
 8003584:	230a      	movs	r3, #10
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	2301      	movs	r3, #1
 800358a:	4804      	ldr	r0, [pc, #16]	; (800359c <W5500_dataRead+0x34>)
 800358c:	f7fd fea5 	bl	80012da <HAL_SPI_TransmitReceive>
	return RxData;
 8003590:	79bb      	ldrb	r3, [r7, #6]
}
 8003592:	4618      	mov	r0, r3
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	20000108 	.word	0x20000108

080035a0 <W5500_dataSend>:
void W5500_dataSend(uint8_t Txdata) // SPI  
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	71fb      	strb	r3, [r7, #7]
	 while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80035aa:	bf00      	nop
 80035ac:	4807      	ldr	r0, [pc, #28]	; (80035cc <W5500_dataSend+0x2c>)
 80035ae:	f7fe f833 	bl	8001618 <HAL_SPI_GetState>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d1f9      	bne.n	80035ac <W5500_dataSend+0xc>
	 HAL_SPI_Transmit(&hspi1, (uint8_t *) &Txdata, 1, 10);
 80035b8:	1df9      	adds	r1, r7, #7
 80035ba:	230a      	movs	r3, #10
 80035bc:	2201      	movs	r2, #1
 80035be:	4803      	ldr	r0, [pc, #12]	; (80035cc <W5500_dataSend+0x2c>)
 80035c0:	f7fd fd50 	bl	8001064 <HAL_SPI_Transmit>
}
 80035c4:	bf00      	nop
 80035c6:	3708      	adds	r7, #8
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	20000108 	.word	0x20000108

080035d0 <W5500_CS_select>:

void W5500_CS_select()
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
	//GPIOA->BRR = GPIO_PIN_3; // CS Low
  GPIOA->BRR = GPIO_PIN_4;
 80035d4:	4b03      	ldr	r3, [pc, #12]	; (80035e4 <W5500_CS_select+0x14>)
 80035d6:	2210      	movs	r2, #16
 80035d8:	615a      	str	r2, [r3, #20]
}
 80035da:	bf00      	nop
 80035dc:	46bd      	mov	sp, r7
 80035de:	bc80      	pop	{r7}
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	40010800 	.word	0x40010800

080035e8 <W5500_CS_deselect>:

void W5500_CS_deselect()
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
	//GPIOA->BSRR = GPIO_PIN_3; // CS High
  GPIOA->BSRR = GPIO_PIN_4;
 80035ec:	4b03      	ldr	r3, [pc, #12]	; (80035fc <W5500_CS_deselect+0x14>)
 80035ee:	2210      	movs	r2, #16
 80035f0:	611a      	str	r2, [r3, #16]
}
 80035f2:	bf00      	nop
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bc80      	pop	{r7}
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40010800 	.word	0x40010800

08003600 <isLinked>:

int isLinked(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
	return (getPHYCFGR() & PHYCFGR_LNK_ON);
 8003604:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003608:	f7fe fb46 	bl	8001c98 <WIZCHIP_READ>
 800360c:	4603      	mov	r3, r0
 800360e:	f003 0301 	and.w	r3, r3, #1
}
 8003612:	4618      	mov	r0, r3
 8003614:	bd80      	pop	{r7, pc}
	...

08003618 <W5500_hw_Rst>:

void W5500_hw_Rst(void) //  
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
  uint32_t tempTick;
  //GPIOA->BRR = GPIO_PIN_4; // RST  Low 
  GPIOC->BRR = GPIO_PIN_4;
 800361e:	4b0a      	ldr	r3, [pc, #40]	; (8003648 <W5500_hw_Rst+0x30>)
 8003620:	2210      	movs	r2, #16
 8003622:	615a      	str	r2, [r3, #20]

  tempTick = HAL_GetTick();
 8003624:	f7fc fe56 	bl	80002d4 <HAL_GetTick>
 8003628:	6078      	str	r0, [r7, #4]
  while((HAL_GetTick() - tempTick) < 1 ); // 1ms  
 800362a:	bf00      	nop
 800362c:	f7fc fe52 	bl	80002d4 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	429a      	cmp	r2, r3
 8003636:	d0f9      	beq.n	800362c <W5500_hw_Rst+0x14>

  //GPIOA->BSRR = GPIO_PIN_4; // RST  High .
  GPIOC->BSRR = GPIO_PIN_4;
 8003638:	4b03      	ldr	r3, [pc, #12]	; (8003648 <W5500_hw_Rst+0x30>)
 800363a:	2210      	movs	r2, #16
 800363c:	611a      	str	r2, [r3, #16]
}
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40011000 	.word	0x40011000

0800364c <W5500_init>:
{
	wizchip_getnetinfo(&gWIZNETINFO); // W5500   
}

uint8_t W5500_init() //  
{
 800364c:	b590      	push	{r4, r7, lr}
 800364e:	b087      	sub	sp, #28
 8003650:	af00      	add	r7, sp, #0
	uint8_t W5500SockBufSize[2][8] = {{2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 8003652:	4b1c      	ldr	r3, [pc, #112]	; (80036c4 <W5500_init+0x78>)
 8003654:	1d3c      	adds	r4, r7, #4
 8003656:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003658:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t tickStart;

	reg_wizchip_spi_cbfunc(W5500_dataRead, W5500_dataSend); // SPI  ,   ()
 800365c:	491a      	ldr	r1, [pc, #104]	; (80036c8 <W5500_init+0x7c>)
 800365e:	481b      	ldr	r0, [pc, #108]	; (80036cc <W5500_init+0x80>)
 8003660:	f7ff f85a 	bl	8002718 <reg_wizchip_spi_cbfunc>
	reg_wizchip_cs_cbfunc(W5500_CS_select, W5500_CS_deselect); // CS    ()
 8003664:	491a      	ldr	r1, [pc, #104]	; (80036d0 <W5500_init+0x84>)
 8003666:	481b      	ldr	r0, [pc, #108]	; (80036d4 <W5500_init+0x88>)
 8003668:	f7ff f832 	bl	80026d0 <reg_wizchip_cs_cbfunc>

	if(ctlwizchip(CW_INIT_WIZCHIP,(void*)W5500SockBufSize) == -1)
 800366c:	1d3b      	adds	r3, r7, #4
 800366e:	4619      	mov	r1, r3
 8003670:	2001      	movs	r0, #1
 8003672:	f7ff f87b 	bl	800276c <ctlwizchip>
 8003676:	4603      	mov	r3, r0
 8003678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367c:	d101      	bne.n	8003682 <W5500_init+0x36>
		{
			//printf("W5500 initialized fail.\r\n");
			return -1; //  
 800367e:	23ff      	movs	r3, #255	; 0xff
 8003680:	e01b      	b.n	80036ba <W5500_init+0x6e>
		}
		/*Set network information by default*/
		wizchip_setnetinfo(&gWIZNETINFO);
 8003682:	4815      	ldr	r0, [pc, #84]	; (80036d8 <W5500_init+0x8c>)
 8003684:	f7ff fbd8 	bl	8002e38 <wizchip_setnetinfo>
		tickStart = HAL_GetTick();
 8003688:	f7fc fe24 	bl	80002d4 <HAL_GetTick>
 800368c:	6178      	str	r0, [r7, #20]
		do{ // PHY 
			randomKey++;
 800368e:	4b13      	ldr	r3, [pc, #76]	; (80036dc <W5500_init+0x90>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	3301      	adds	r3, #1
 8003694:	4a11      	ldr	r2, [pc, #68]	; (80036dc <W5500_init+0x90>)
 8003696:	6013      	str	r3, [r2, #0]
			if((HAL_GetTick() - tickStart) > 3000 )
 8003698:	f7fc fe1c 	bl	80002d4 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d901      	bls.n	80036ae <W5500_init+0x62>
			{
				//printf("Ethernet Link timeout.\r\n");
				return -1; //   
 80036aa:	23ff      	movs	r3, #255	; 0xff
 80036ac:	e005      	b.n	80036ba <W5500_init+0x6e>
			}
		}while(!isLinked());
 80036ae:	f7ff ffa7 	bl	8003600 <isLinked>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d0ea      	beq.n	800368e <W5500_init+0x42>
		return 1;
 80036b8:	2301      	movs	r3, #1
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	371c      	adds	r7, #28
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd90      	pop	{r4, r7, pc}
 80036c2:	bf00      	nop
 80036c4:	080046f8 	.word	0x080046f8
 80036c8:	080035a1 	.word	0x080035a1
 80036cc:	08003569 	.word	0x08003569
 80036d0:	080035e9 	.word	0x080035e9
 80036d4:	080035d1 	.word	0x080035d1
 80036d8:	20000034 	.word	0x20000034
 80036dc:	200000f8 	.word	0x200000f8

080036e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80036e0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80036e2:	e003      	b.n	80036ec <LoopCopyDataInit>

080036e4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80036e4:	4b0b      	ldr	r3, [pc, #44]	; (8003714 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80036e6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80036e8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80036ea:	3104      	adds	r1, #4

080036ec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80036ec:	480a      	ldr	r0, [pc, #40]	; (8003718 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80036ee:	4b0b      	ldr	r3, [pc, #44]	; (800371c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80036f0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80036f2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80036f4:	d3f6      	bcc.n	80036e4 <CopyDataInit>
  ldr r2, =_sbss
 80036f6:	4a0a      	ldr	r2, [pc, #40]	; (8003720 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80036f8:	e002      	b.n	8003700 <LoopFillZerobss>

080036fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80036fa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80036fc:	f842 3b04 	str.w	r3, [r2], #4

08003700 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003700:	4b08      	ldr	r3, [pc, #32]	; (8003724 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003702:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003704:	d3f9      	bcc.n	80036fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003706:	f7ff fefb 	bl	8003500 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800370a:	f000 f815 	bl	8003738 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800370e:	f7ff fbe7 	bl	8002ee0 <main>
  bx lr
 8003712:	4770      	bx	lr
  ldr r3, =_sidata
 8003714:	080047c0 	.word	0x080047c0
  ldr r0, =_sdata
 8003718:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800371c:	200000b4 	.word	0x200000b4
  ldr r2, =_sbss
 8003720:	200000b4 	.word	0x200000b4
  ldr r3, = _ebss
 8003724:	200001a4 	.word	0x200001a4

08003728 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003728:	e7fe      	b.n	8003728 <ADC1_2_IRQHandler>
	...

0800372c <__errno>:
 800372c:	4b01      	ldr	r3, [pc, #4]	; (8003734 <__errno+0x8>)
 800372e:	6818      	ldr	r0, [r3, #0]
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	20000050 	.word	0x20000050

08003738 <__libc_init_array>:
 8003738:	b570      	push	{r4, r5, r6, lr}
 800373a:	2500      	movs	r5, #0
 800373c:	4e0c      	ldr	r6, [pc, #48]	; (8003770 <__libc_init_array+0x38>)
 800373e:	4c0d      	ldr	r4, [pc, #52]	; (8003774 <__libc_init_array+0x3c>)
 8003740:	1ba4      	subs	r4, r4, r6
 8003742:	10a4      	asrs	r4, r4, #2
 8003744:	42a5      	cmp	r5, r4
 8003746:	d109      	bne.n	800375c <__libc_init_array+0x24>
 8003748:	f000 ff8a 	bl	8004660 <_init>
 800374c:	2500      	movs	r5, #0
 800374e:	4e0a      	ldr	r6, [pc, #40]	; (8003778 <__libc_init_array+0x40>)
 8003750:	4c0a      	ldr	r4, [pc, #40]	; (800377c <__libc_init_array+0x44>)
 8003752:	1ba4      	subs	r4, r4, r6
 8003754:	10a4      	asrs	r4, r4, #2
 8003756:	42a5      	cmp	r5, r4
 8003758:	d105      	bne.n	8003766 <__libc_init_array+0x2e>
 800375a:	bd70      	pop	{r4, r5, r6, pc}
 800375c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003760:	4798      	blx	r3
 8003762:	3501      	adds	r5, #1
 8003764:	e7ee      	b.n	8003744 <__libc_init_array+0xc>
 8003766:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800376a:	4798      	blx	r3
 800376c:	3501      	adds	r5, #1
 800376e:	e7f2      	b.n	8003756 <__libc_init_array+0x1e>
 8003770:	080047b8 	.word	0x080047b8
 8003774:	080047b8 	.word	0x080047b8
 8003778:	080047b8 	.word	0x080047b8
 800377c:	080047bc 	.word	0x080047bc

08003780 <memset>:
 8003780:	4603      	mov	r3, r0
 8003782:	4402      	add	r2, r0
 8003784:	4293      	cmp	r3, r2
 8003786:	d100      	bne.n	800378a <memset+0xa>
 8003788:	4770      	bx	lr
 800378a:	f803 1b01 	strb.w	r1, [r3], #1
 800378e:	e7f9      	b.n	8003784 <memset+0x4>

08003790 <_free_r>:
 8003790:	b538      	push	{r3, r4, r5, lr}
 8003792:	4605      	mov	r5, r0
 8003794:	2900      	cmp	r1, #0
 8003796:	d043      	beq.n	8003820 <_free_r+0x90>
 8003798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800379c:	1f0c      	subs	r4, r1, #4
 800379e:	2b00      	cmp	r3, #0
 80037a0:	bfb8      	it	lt
 80037a2:	18e4      	addlt	r4, r4, r3
 80037a4:	f000 fc42 	bl	800402c <__malloc_lock>
 80037a8:	4a1e      	ldr	r2, [pc, #120]	; (8003824 <_free_r+0x94>)
 80037aa:	6813      	ldr	r3, [r2, #0]
 80037ac:	4610      	mov	r0, r2
 80037ae:	b933      	cbnz	r3, 80037be <_free_r+0x2e>
 80037b0:	6063      	str	r3, [r4, #4]
 80037b2:	6014      	str	r4, [r2, #0]
 80037b4:	4628      	mov	r0, r5
 80037b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037ba:	f000 bc38 	b.w	800402e <__malloc_unlock>
 80037be:	42a3      	cmp	r3, r4
 80037c0:	d90b      	bls.n	80037da <_free_r+0x4a>
 80037c2:	6821      	ldr	r1, [r4, #0]
 80037c4:	1862      	adds	r2, r4, r1
 80037c6:	4293      	cmp	r3, r2
 80037c8:	bf01      	itttt	eq
 80037ca:	681a      	ldreq	r2, [r3, #0]
 80037cc:	685b      	ldreq	r3, [r3, #4]
 80037ce:	1852      	addeq	r2, r2, r1
 80037d0:	6022      	streq	r2, [r4, #0]
 80037d2:	6063      	str	r3, [r4, #4]
 80037d4:	6004      	str	r4, [r0, #0]
 80037d6:	e7ed      	b.n	80037b4 <_free_r+0x24>
 80037d8:	4613      	mov	r3, r2
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	b10a      	cbz	r2, 80037e2 <_free_r+0x52>
 80037de:	42a2      	cmp	r2, r4
 80037e0:	d9fa      	bls.n	80037d8 <_free_r+0x48>
 80037e2:	6819      	ldr	r1, [r3, #0]
 80037e4:	1858      	adds	r0, r3, r1
 80037e6:	42a0      	cmp	r0, r4
 80037e8:	d10b      	bne.n	8003802 <_free_r+0x72>
 80037ea:	6820      	ldr	r0, [r4, #0]
 80037ec:	4401      	add	r1, r0
 80037ee:	1858      	adds	r0, r3, r1
 80037f0:	4282      	cmp	r2, r0
 80037f2:	6019      	str	r1, [r3, #0]
 80037f4:	d1de      	bne.n	80037b4 <_free_r+0x24>
 80037f6:	6810      	ldr	r0, [r2, #0]
 80037f8:	6852      	ldr	r2, [r2, #4]
 80037fa:	4401      	add	r1, r0
 80037fc:	6019      	str	r1, [r3, #0]
 80037fe:	605a      	str	r2, [r3, #4]
 8003800:	e7d8      	b.n	80037b4 <_free_r+0x24>
 8003802:	d902      	bls.n	800380a <_free_r+0x7a>
 8003804:	230c      	movs	r3, #12
 8003806:	602b      	str	r3, [r5, #0]
 8003808:	e7d4      	b.n	80037b4 <_free_r+0x24>
 800380a:	6820      	ldr	r0, [r4, #0]
 800380c:	1821      	adds	r1, r4, r0
 800380e:	428a      	cmp	r2, r1
 8003810:	bf01      	itttt	eq
 8003812:	6811      	ldreq	r1, [r2, #0]
 8003814:	6852      	ldreq	r2, [r2, #4]
 8003816:	1809      	addeq	r1, r1, r0
 8003818:	6021      	streq	r1, [r4, #0]
 800381a:	6062      	str	r2, [r4, #4]
 800381c:	605c      	str	r4, [r3, #4]
 800381e:	e7c9      	b.n	80037b4 <_free_r+0x24>
 8003820:	bd38      	pop	{r3, r4, r5, pc}
 8003822:	bf00      	nop
 8003824:	200000fc 	.word	0x200000fc

08003828 <_malloc_r>:
 8003828:	b570      	push	{r4, r5, r6, lr}
 800382a:	1ccd      	adds	r5, r1, #3
 800382c:	f025 0503 	bic.w	r5, r5, #3
 8003830:	3508      	adds	r5, #8
 8003832:	2d0c      	cmp	r5, #12
 8003834:	bf38      	it	cc
 8003836:	250c      	movcc	r5, #12
 8003838:	2d00      	cmp	r5, #0
 800383a:	4606      	mov	r6, r0
 800383c:	db01      	blt.n	8003842 <_malloc_r+0x1a>
 800383e:	42a9      	cmp	r1, r5
 8003840:	d903      	bls.n	800384a <_malloc_r+0x22>
 8003842:	230c      	movs	r3, #12
 8003844:	6033      	str	r3, [r6, #0]
 8003846:	2000      	movs	r0, #0
 8003848:	bd70      	pop	{r4, r5, r6, pc}
 800384a:	f000 fbef 	bl	800402c <__malloc_lock>
 800384e:	4a23      	ldr	r2, [pc, #140]	; (80038dc <_malloc_r+0xb4>)
 8003850:	6814      	ldr	r4, [r2, #0]
 8003852:	4621      	mov	r1, r4
 8003854:	b991      	cbnz	r1, 800387c <_malloc_r+0x54>
 8003856:	4c22      	ldr	r4, [pc, #136]	; (80038e0 <_malloc_r+0xb8>)
 8003858:	6823      	ldr	r3, [r4, #0]
 800385a:	b91b      	cbnz	r3, 8003864 <_malloc_r+0x3c>
 800385c:	4630      	mov	r0, r6
 800385e:	f000 f8bd 	bl	80039dc <_sbrk_r>
 8003862:	6020      	str	r0, [r4, #0]
 8003864:	4629      	mov	r1, r5
 8003866:	4630      	mov	r0, r6
 8003868:	f000 f8b8 	bl	80039dc <_sbrk_r>
 800386c:	1c43      	adds	r3, r0, #1
 800386e:	d126      	bne.n	80038be <_malloc_r+0x96>
 8003870:	230c      	movs	r3, #12
 8003872:	4630      	mov	r0, r6
 8003874:	6033      	str	r3, [r6, #0]
 8003876:	f000 fbda 	bl	800402e <__malloc_unlock>
 800387a:	e7e4      	b.n	8003846 <_malloc_r+0x1e>
 800387c:	680b      	ldr	r3, [r1, #0]
 800387e:	1b5b      	subs	r3, r3, r5
 8003880:	d41a      	bmi.n	80038b8 <_malloc_r+0x90>
 8003882:	2b0b      	cmp	r3, #11
 8003884:	d90f      	bls.n	80038a6 <_malloc_r+0x7e>
 8003886:	600b      	str	r3, [r1, #0]
 8003888:	18cc      	adds	r4, r1, r3
 800388a:	50cd      	str	r5, [r1, r3]
 800388c:	4630      	mov	r0, r6
 800388e:	f000 fbce 	bl	800402e <__malloc_unlock>
 8003892:	f104 000b 	add.w	r0, r4, #11
 8003896:	1d23      	adds	r3, r4, #4
 8003898:	f020 0007 	bic.w	r0, r0, #7
 800389c:	1ac3      	subs	r3, r0, r3
 800389e:	d01b      	beq.n	80038d8 <_malloc_r+0xb0>
 80038a0:	425a      	negs	r2, r3
 80038a2:	50e2      	str	r2, [r4, r3]
 80038a4:	bd70      	pop	{r4, r5, r6, pc}
 80038a6:	428c      	cmp	r4, r1
 80038a8:	bf0b      	itete	eq
 80038aa:	6863      	ldreq	r3, [r4, #4]
 80038ac:	684b      	ldrne	r3, [r1, #4]
 80038ae:	6013      	streq	r3, [r2, #0]
 80038b0:	6063      	strne	r3, [r4, #4]
 80038b2:	bf18      	it	ne
 80038b4:	460c      	movne	r4, r1
 80038b6:	e7e9      	b.n	800388c <_malloc_r+0x64>
 80038b8:	460c      	mov	r4, r1
 80038ba:	6849      	ldr	r1, [r1, #4]
 80038bc:	e7ca      	b.n	8003854 <_malloc_r+0x2c>
 80038be:	1cc4      	adds	r4, r0, #3
 80038c0:	f024 0403 	bic.w	r4, r4, #3
 80038c4:	42a0      	cmp	r0, r4
 80038c6:	d005      	beq.n	80038d4 <_malloc_r+0xac>
 80038c8:	1a21      	subs	r1, r4, r0
 80038ca:	4630      	mov	r0, r6
 80038cc:	f000 f886 	bl	80039dc <_sbrk_r>
 80038d0:	3001      	adds	r0, #1
 80038d2:	d0cd      	beq.n	8003870 <_malloc_r+0x48>
 80038d4:	6025      	str	r5, [r4, #0]
 80038d6:	e7d9      	b.n	800388c <_malloc_r+0x64>
 80038d8:	bd70      	pop	{r4, r5, r6, pc}
 80038da:	bf00      	nop
 80038dc:	200000fc 	.word	0x200000fc
 80038e0:	20000100 	.word	0x20000100

080038e4 <iprintf>:
 80038e4:	b40f      	push	{r0, r1, r2, r3}
 80038e6:	4b0a      	ldr	r3, [pc, #40]	; (8003910 <iprintf+0x2c>)
 80038e8:	b513      	push	{r0, r1, r4, lr}
 80038ea:	681c      	ldr	r4, [r3, #0]
 80038ec:	b124      	cbz	r4, 80038f8 <iprintf+0x14>
 80038ee:	69a3      	ldr	r3, [r4, #24]
 80038f0:	b913      	cbnz	r3, 80038f8 <iprintf+0x14>
 80038f2:	4620      	mov	r0, r4
 80038f4:	f000 fa9a 	bl	8003e2c <__sinit>
 80038f8:	ab05      	add	r3, sp, #20
 80038fa:	9a04      	ldr	r2, [sp, #16]
 80038fc:	68a1      	ldr	r1, [r4, #8]
 80038fe:	4620      	mov	r0, r4
 8003900:	9301      	str	r3, [sp, #4]
 8003902:	f000 fbbd 	bl	8004080 <_vfiprintf_r>
 8003906:	b002      	add	sp, #8
 8003908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800390c:	b004      	add	sp, #16
 800390e:	4770      	bx	lr
 8003910:	20000050 	.word	0x20000050

08003914 <_puts_r>:
 8003914:	b570      	push	{r4, r5, r6, lr}
 8003916:	460e      	mov	r6, r1
 8003918:	4605      	mov	r5, r0
 800391a:	b118      	cbz	r0, 8003924 <_puts_r+0x10>
 800391c:	6983      	ldr	r3, [r0, #24]
 800391e:	b90b      	cbnz	r3, 8003924 <_puts_r+0x10>
 8003920:	f000 fa84 	bl	8003e2c <__sinit>
 8003924:	69ab      	ldr	r3, [r5, #24]
 8003926:	68ac      	ldr	r4, [r5, #8]
 8003928:	b913      	cbnz	r3, 8003930 <_puts_r+0x1c>
 800392a:	4628      	mov	r0, r5
 800392c:	f000 fa7e 	bl	8003e2c <__sinit>
 8003930:	4b23      	ldr	r3, [pc, #140]	; (80039c0 <_puts_r+0xac>)
 8003932:	429c      	cmp	r4, r3
 8003934:	d117      	bne.n	8003966 <_puts_r+0x52>
 8003936:	686c      	ldr	r4, [r5, #4]
 8003938:	89a3      	ldrh	r3, [r4, #12]
 800393a:	071b      	lsls	r3, r3, #28
 800393c:	d51d      	bpl.n	800397a <_puts_r+0x66>
 800393e:	6923      	ldr	r3, [r4, #16]
 8003940:	b1db      	cbz	r3, 800397a <_puts_r+0x66>
 8003942:	3e01      	subs	r6, #1
 8003944:	68a3      	ldr	r3, [r4, #8]
 8003946:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800394a:	3b01      	subs	r3, #1
 800394c:	60a3      	str	r3, [r4, #8]
 800394e:	b9e9      	cbnz	r1, 800398c <_puts_r+0x78>
 8003950:	2b00      	cmp	r3, #0
 8003952:	da2e      	bge.n	80039b2 <_puts_r+0x9e>
 8003954:	4622      	mov	r2, r4
 8003956:	210a      	movs	r1, #10
 8003958:	4628      	mov	r0, r5
 800395a:	f000 f893 	bl	8003a84 <__swbuf_r>
 800395e:	3001      	adds	r0, #1
 8003960:	d011      	beq.n	8003986 <_puts_r+0x72>
 8003962:	200a      	movs	r0, #10
 8003964:	bd70      	pop	{r4, r5, r6, pc}
 8003966:	4b17      	ldr	r3, [pc, #92]	; (80039c4 <_puts_r+0xb0>)
 8003968:	429c      	cmp	r4, r3
 800396a:	d101      	bne.n	8003970 <_puts_r+0x5c>
 800396c:	68ac      	ldr	r4, [r5, #8]
 800396e:	e7e3      	b.n	8003938 <_puts_r+0x24>
 8003970:	4b15      	ldr	r3, [pc, #84]	; (80039c8 <_puts_r+0xb4>)
 8003972:	429c      	cmp	r4, r3
 8003974:	bf08      	it	eq
 8003976:	68ec      	ldreq	r4, [r5, #12]
 8003978:	e7de      	b.n	8003938 <_puts_r+0x24>
 800397a:	4621      	mov	r1, r4
 800397c:	4628      	mov	r0, r5
 800397e:	f000 f8e5 	bl	8003b4c <__swsetup_r>
 8003982:	2800      	cmp	r0, #0
 8003984:	d0dd      	beq.n	8003942 <_puts_r+0x2e>
 8003986:	f04f 30ff 	mov.w	r0, #4294967295
 800398a:	bd70      	pop	{r4, r5, r6, pc}
 800398c:	2b00      	cmp	r3, #0
 800398e:	da04      	bge.n	800399a <_puts_r+0x86>
 8003990:	69a2      	ldr	r2, [r4, #24]
 8003992:	4293      	cmp	r3, r2
 8003994:	db06      	blt.n	80039a4 <_puts_r+0x90>
 8003996:	290a      	cmp	r1, #10
 8003998:	d004      	beq.n	80039a4 <_puts_r+0x90>
 800399a:	6823      	ldr	r3, [r4, #0]
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	6022      	str	r2, [r4, #0]
 80039a0:	7019      	strb	r1, [r3, #0]
 80039a2:	e7cf      	b.n	8003944 <_puts_r+0x30>
 80039a4:	4622      	mov	r2, r4
 80039a6:	4628      	mov	r0, r5
 80039a8:	f000 f86c 	bl	8003a84 <__swbuf_r>
 80039ac:	3001      	adds	r0, #1
 80039ae:	d1c9      	bne.n	8003944 <_puts_r+0x30>
 80039b0:	e7e9      	b.n	8003986 <_puts_r+0x72>
 80039b2:	200a      	movs	r0, #10
 80039b4:	6823      	ldr	r3, [r4, #0]
 80039b6:	1c5a      	adds	r2, r3, #1
 80039b8:	6022      	str	r2, [r4, #0]
 80039ba:	7018      	strb	r0, [r3, #0]
 80039bc:	bd70      	pop	{r4, r5, r6, pc}
 80039be:	bf00      	nop
 80039c0:	08004744 	.word	0x08004744
 80039c4:	08004764 	.word	0x08004764
 80039c8:	08004724 	.word	0x08004724

080039cc <puts>:
 80039cc:	4b02      	ldr	r3, [pc, #8]	; (80039d8 <puts+0xc>)
 80039ce:	4601      	mov	r1, r0
 80039d0:	6818      	ldr	r0, [r3, #0]
 80039d2:	f7ff bf9f 	b.w	8003914 <_puts_r>
 80039d6:	bf00      	nop
 80039d8:	20000050 	.word	0x20000050

080039dc <_sbrk_r>:
 80039dc:	b538      	push	{r3, r4, r5, lr}
 80039de:	2300      	movs	r3, #0
 80039e0:	4c05      	ldr	r4, [pc, #20]	; (80039f8 <_sbrk_r+0x1c>)
 80039e2:	4605      	mov	r5, r0
 80039e4:	4608      	mov	r0, r1
 80039e6:	6023      	str	r3, [r4, #0]
 80039e8:	f7ff fd2e 	bl	8003448 <_sbrk>
 80039ec:	1c43      	adds	r3, r0, #1
 80039ee:	d102      	bne.n	80039f6 <_sbrk_r+0x1a>
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	b103      	cbz	r3, 80039f6 <_sbrk_r+0x1a>
 80039f4:	602b      	str	r3, [r5, #0]
 80039f6:	bd38      	pop	{r3, r4, r5, pc}
 80039f8:	200001a0 	.word	0x200001a0

080039fc <__sread>:
 80039fc:	b510      	push	{r4, lr}
 80039fe:	460c      	mov	r4, r1
 8003a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a04:	f000 fdea 	bl	80045dc <_read_r>
 8003a08:	2800      	cmp	r0, #0
 8003a0a:	bfab      	itete	ge
 8003a0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003a0e:	89a3      	ldrhlt	r3, [r4, #12]
 8003a10:	181b      	addge	r3, r3, r0
 8003a12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003a16:	bfac      	ite	ge
 8003a18:	6563      	strge	r3, [r4, #84]	; 0x54
 8003a1a:	81a3      	strhlt	r3, [r4, #12]
 8003a1c:	bd10      	pop	{r4, pc}

08003a1e <__swrite>:
 8003a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a22:	461f      	mov	r7, r3
 8003a24:	898b      	ldrh	r3, [r1, #12]
 8003a26:	4605      	mov	r5, r0
 8003a28:	05db      	lsls	r3, r3, #23
 8003a2a:	460c      	mov	r4, r1
 8003a2c:	4616      	mov	r6, r2
 8003a2e:	d505      	bpl.n	8003a3c <__swrite+0x1e>
 8003a30:	2302      	movs	r3, #2
 8003a32:	2200      	movs	r2, #0
 8003a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a38:	f000 fa82 	bl	8003f40 <_lseek_r>
 8003a3c:	89a3      	ldrh	r3, [r4, #12]
 8003a3e:	4632      	mov	r2, r6
 8003a40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a44:	81a3      	strh	r3, [r4, #12]
 8003a46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a4a:	463b      	mov	r3, r7
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a52:	f000 b869 	b.w	8003b28 <_write_r>

08003a56 <__sseek>:
 8003a56:	b510      	push	{r4, lr}
 8003a58:	460c      	mov	r4, r1
 8003a5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a5e:	f000 fa6f 	bl	8003f40 <_lseek_r>
 8003a62:	1c43      	adds	r3, r0, #1
 8003a64:	89a3      	ldrh	r3, [r4, #12]
 8003a66:	bf15      	itete	ne
 8003a68:	6560      	strne	r0, [r4, #84]	; 0x54
 8003a6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003a6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003a72:	81a3      	strheq	r3, [r4, #12]
 8003a74:	bf18      	it	ne
 8003a76:	81a3      	strhne	r3, [r4, #12]
 8003a78:	bd10      	pop	{r4, pc}

08003a7a <__sclose>:
 8003a7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a7e:	f000 b8d3 	b.w	8003c28 <_close_r>
	...

08003a84 <__swbuf_r>:
 8003a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a86:	460e      	mov	r6, r1
 8003a88:	4614      	mov	r4, r2
 8003a8a:	4605      	mov	r5, r0
 8003a8c:	b118      	cbz	r0, 8003a96 <__swbuf_r+0x12>
 8003a8e:	6983      	ldr	r3, [r0, #24]
 8003a90:	b90b      	cbnz	r3, 8003a96 <__swbuf_r+0x12>
 8003a92:	f000 f9cb 	bl	8003e2c <__sinit>
 8003a96:	4b21      	ldr	r3, [pc, #132]	; (8003b1c <__swbuf_r+0x98>)
 8003a98:	429c      	cmp	r4, r3
 8003a9a:	d12a      	bne.n	8003af2 <__swbuf_r+0x6e>
 8003a9c:	686c      	ldr	r4, [r5, #4]
 8003a9e:	69a3      	ldr	r3, [r4, #24]
 8003aa0:	60a3      	str	r3, [r4, #8]
 8003aa2:	89a3      	ldrh	r3, [r4, #12]
 8003aa4:	071a      	lsls	r2, r3, #28
 8003aa6:	d52e      	bpl.n	8003b06 <__swbuf_r+0x82>
 8003aa8:	6923      	ldr	r3, [r4, #16]
 8003aaa:	b363      	cbz	r3, 8003b06 <__swbuf_r+0x82>
 8003aac:	6923      	ldr	r3, [r4, #16]
 8003aae:	6820      	ldr	r0, [r4, #0]
 8003ab0:	b2f6      	uxtb	r6, r6
 8003ab2:	1ac0      	subs	r0, r0, r3
 8003ab4:	6963      	ldr	r3, [r4, #20]
 8003ab6:	4637      	mov	r7, r6
 8003ab8:	4298      	cmp	r0, r3
 8003aba:	db04      	blt.n	8003ac6 <__swbuf_r+0x42>
 8003abc:	4621      	mov	r1, r4
 8003abe:	4628      	mov	r0, r5
 8003ac0:	f000 f94a 	bl	8003d58 <_fflush_r>
 8003ac4:	bb28      	cbnz	r0, 8003b12 <__swbuf_r+0x8e>
 8003ac6:	68a3      	ldr	r3, [r4, #8]
 8003ac8:	3001      	adds	r0, #1
 8003aca:	3b01      	subs	r3, #1
 8003acc:	60a3      	str	r3, [r4, #8]
 8003ace:	6823      	ldr	r3, [r4, #0]
 8003ad0:	1c5a      	adds	r2, r3, #1
 8003ad2:	6022      	str	r2, [r4, #0]
 8003ad4:	701e      	strb	r6, [r3, #0]
 8003ad6:	6963      	ldr	r3, [r4, #20]
 8003ad8:	4298      	cmp	r0, r3
 8003ada:	d004      	beq.n	8003ae6 <__swbuf_r+0x62>
 8003adc:	89a3      	ldrh	r3, [r4, #12]
 8003ade:	07db      	lsls	r3, r3, #31
 8003ae0:	d519      	bpl.n	8003b16 <__swbuf_r+0x92>
 8003ae2:	2e0a      	cmp	r6, #10
 8003ae4:	d117      	bne.n	8003b16 <__swbuf_r+0x92>
 8003ae6:	4621      	mov	r1, r4
 8003ae8:	4628      	mov	r0, r5
 8003aea:	f000 f935 	bl	8003d58 <_fflush_r>
 8003aee:	b190      	cbz	r0, 8003b16 <__swbuf_r+0x92>
 8003af0:	e00f      	b.n	8003b12 <__swbuf_r+0x8e>
 8003af2:	4b0b      	ldr	r3, [pc, #44]	; (8003b20 <__swbuf_r+0x9c>)
 8003af4:	429c      	cmp	r4, r3
 8003af6:	d101      	bne.n	8003afc <__swbuf_r+0x78>
 8003af8:	68ac      	ldr	r4, [r5, #8]
 8003afa:	e7d0      	b.n	8003a9e <__swbuf_r+0x1a>
 8003afc:	4b09      	ldr	r3, [pc, #36]	; (8003b24 <__swbuf_r+0xa0>)
 8003afe:	429c      	cmp	r4, r3
 8003b00:	bf08      	it	eq
 8003b02:	68ec      	ldreq	r4, [r5, #12]
 8003b04:	e7cb      	b.n	8003a9e <__swbuf_r+0x1a>
 8003b06:	4621      	mov	r1, r4
 8003b08:	4628      	mov	r0, r5
 8003b0a:	f000 f81f 	bl	8003b4c <__swsetup_r>
 8003b0e:	2800      	cmp	r0, #0
 8003b10:	d0cc      	beq.n	8003aac <__swbuf_r+0x28>
 8003b12:	f04f 37ff 	mov.w	r7, #4294967295
 8003b16:	4638      	mov	r0, r7
 8003b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	08004744 	.word	0x08004744
 8003b20:	08004764 	.word	0x08004764
 8003b24:	08004724 	.word	0x08004724

08003b28 <_write_r>:
 8003b28:	b538      	push	{r3, r4, r5, lr}
 8003b2a:	4605      	mov	r5, r0
 8003b2c:	4608      	mov	r0, r1
 8003b2e:	4611      	mov	r1, r2
 8003b30:	2200      	movs	r2, #0
 8003b32:	4c05      	ldr	r4, [pc, #20]	; (8003b48 <_write_r+0x20>)
 8003b34:	6022      	str	r2, [r4, #0]
 8003b36:	461a      	mov	r2, r3
 8003b38:	f7ff f9be 	bl	8002eb8 <_write>
 8003b3c:	1c43      	adds	r3, r0, #1
 8003b3e:	d102      	bne.n	8003b46 <_write_r+0x1e>
 8003b40:	6823      	ldr	r3, [r4, #0]
 8003b42:	b103      	cbz	r3, 8003b46 <_write_r+0x1e>
 8003b44:	602b      	str	r3, [r5, #0]
 8003b46:	bd38      	pop	{r3, r4, r5, pc}
 8003b48:	200001a0 	.word	0x200001a0

08003b4c <__swsetup_r>:
 8003b4c:	4b32      	ldr	r3, [pc, #200]	; (8003c18 <__swsetup_r+0xcc>)
 8003b4e:	b570      	push	{r4, r5, r6, lr}
 8003b50:	681d      	ldr	r5, [r3, #0]
 8003b52:	4606      	mov	r6, r0
 8003b54:	460c      	mov	r4, r1
 8003b56:	b125      	cbz	r5, 8003b62 <__swsetup_r+0x16>
 8003b58:	69ab      	ldr	r3, [r5, #24]
 8003b5a:	b913      	cbnz	r3, 8003b62 <__swsetup_r+0x16>
 8003b5c:	4628      	mov	r0, r5
 8003b5e:	f000 f965 	bl	8003e2c <__sinit>
 8003b62:	4b2e      	ldr	r3, [pc, #184]	; (8003c1c <__swsetup_r+0xd0>)
 8003b64:	429c      	cmp	r4, r3
 8003b66:	d10f      	bne.n	8003b88 <__swsetup_r+0x3c>
 8003b68:	686c      	ldr	r4, [r5, #4]
 8003b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	0715      	lsls	r5, r2, #28
 8003b72:	d42c      	bmi.n	8003bce <__swsetup_r+0x82>
 8003b74:	06d0      	lsls	r0, r2, #27
 8003b76:	d411      	bmi.n	8003b9c <__swsetup_r+0x50>
 8003b78:	2209      	movs	r2, #9
 8003b7a:	6032      	str	r2, [r6, #0]
 8003b7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b80:	81a3      	strh	r3, [r4, #12]
 8003b82:	f04f 30ff 	mov.w	r0, #4294967295
 8003b86:	bd70      	pop	{r4, r5, r6, pc}
 8003b88:	4b25      	ldr	r3, [pc, #148]	; (8003c20 <__swsetup_r+0xd4>)
 8003b8a:	429c      	cmp	r4, r3
 8003b8c:	d101      	bne.n	8003b92 <__swsetup_r+0x46>
 8003b8e:	68ac      	ldr	r4, [r5, #8]
 8003b90:	e7eb      	b.n	8003b6a <__swsetup_r+0x1e>
 8003b92:	4b24      	ldr	r3, [pc, #144]	; (8003c24 <__swsetup_r+0xd8>)
 8003b94:	429c      	cmp	r4, r3
 8003b96:	bf08      	it	eq
 8003b98:	68ec      	ldreq	r4, [r5, #12]
 8003b9a:	e7e6      	b.n	8003b6a <__swsetup_r+0x1e>
 8003b9c:	0751      	lsls	r1, r2, #29
 8003b9e:	d512      	bpl.n	8003bc6 <__swsetup_r+0x7a>
 8003ba0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003ba2:	b141      	cbz	r1, 8003bb6 <__swsetup_r+0x6a>
 8003ba4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ba8:	4299      	cmp	r1, r3
 8003baa:	d002      	beq.n	8003bb2 <__swsetup_r+0x66>
 8003bac:	4630      	mov	r0, r6
 8003bae:	f7ff fdef 	bl	8003790 <_free_r>
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	6363      	str	r3, [r4, #52]	; 0x34
 8003bb6:	89a3      	ldrh	r3, [r4, #12]
 8003bb8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003bbc:	81a3      	strh	r3, [r4, #12]
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	6063      	str	r3, [r4, #4]
 8003bc2:	6923      	ldr	r3, [r4, #16]
 8003bc4:	6023      	str	r3, [r4, #0]
 8003bc6:	89a3      	ldrh	r3, [r4, #12]
 8003bc8:	f043 0308 	orr.w	r3, r3, #8
 8003bcc:	81a3      	strh	r3, [r4, #12]
 8003bce:	6923      	ldr	r3, [r4, #16]
 8003bd0:	b94b      	cbnz	r3, 8003be6 <__swsetup_r+0x9a>
 8003bd2:	89a3      	ldrh	r3, [r4, #12]
 8003bd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003bd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bdc:	d003      	beq.n	8003be6 <__swsetup_r+0x9a>
 8003bde:	4621      	mov	r1, r4
 8003be0:	4630      	mov	r0, r6
 8003be2:	f000 f9e3 	bl	8003fac <__smakebuf_r>
 8003be6:	89a2      	ldrh	r2, [r4, #12]
 8003be8:	f012 0301 	ands.w	r3, r2, #1
 8003bec:	d00c      	beq.n	8003c08 <__swsetup_r+0xbc>
 8003bee:	2300      	movs	r3, #0
 8003bf0:	60a3      	str	r3, [r4, #8]
 8003bf2:	6963      	ldr	r3, [r4, #20]
 8003bf4:	425b      	negs	r3, r3
 8003bf6:	61a3      	str	r3, [r4, #24]
 8003bf8:	6923      	ldr	r3, [r4, #16]
 8003bfa:	b953      	cbnz	r3, 8003c12 <__swsetup_r+0xc6>
 8003bfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c00:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003c04:	d1ba      	bne.n	8003b7c <__swsetup_r+0x30>
 8003c06:	bd70      	pop	{r4, r5, r6, pc}
 8003c08:	0792      	lsls	r2, r2, #30
 8003c0a:	bf58      	it	pl
 8003c0c:	6963      	ldrpl	r3, [r4, #20]
 8003c0e:	60a3      	str	r3, [r4, #8]
 8003c10:	e7f2      	b.n	8003bf8 <__swsetup_r+0xac>
 8003c12:	2000      	movs	r0, #0
 8003c14:	e7f7      	b.n	8003c06 <__swsetup_r+0xba>
 8003c16:	bf00      	nop
 8003c18:	20000050 	.word	0x20000050
 8003c1c:	08004744 	.word	0x08004744
 8003c20:	08004764 	.word	0x08004764
 8003c24:	08004724 	.word	0x08004724

08003c28 <_close_r>:
 8003c28:	b538      	push	{r3, r4, r5, lr}
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	4c05      	ldr	r4, [pc, #20]	; (8003c44 <_close_r+0x1c>)
 8003c2e:	4605      	mov	r5, r0
 8003c30:	4608      	mov	r0, r1
 8003c32:	6023      	str	r3, [r4, #0]
 8003c34:	f7ff fc34 	bl	80034a0 <_close>
 8003c38:	1c43      	adds	r3, r0, #1
 8003c3a:	d102      	bne.n	8003c42 <_close_r+0x1a>
 8003c3c:	6823      	ldr	r3, [r4, #0]
 8003c3e:	b103      	cbz	r3, 8003c42 <_close_r+0x1a>
 8003c40:	602b      	str	r3, [r5, #0]
 8003c42:	bd38      	pop	{r3, r4, r5, pc}
 8003c44:	200001a0 	.word	0x200001a0

08003c48 <__sflush_r>:
 8003c48:	898a      	ldrh	r2, [r1, #12]
 8003c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c4e:	4605      	mov	r5, r0
 8003c50:	0710      	lsls	r0, r2, #28
 8003c52:	460c      	mov	r4, r1
 8003c54:	d45a      	bmi.n	8003d0c <__sflush_r+0xc4>
 8003c56:	684b      	ldr	r3, [r1, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	dc05      	bgt.n	8003c68 <__sflush_r+0x20>
 8003c5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	dc02      	bgt.n	8003c68 <__sflush_r+0x20>
 8003c62:	2000      	movs	r0, #0
 8003c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003c6a:	2e00      	cmp	r6, #0
 8003c6c:	d0f9      	beq.n	8003c62 <__sflush_r+0x1a>
 8003c6e:	2300      	movs	r3, #0
 8003c70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003c74:	682f      	ldr	r7, [r5, #0]
 8003c76:	602b      	str	r3, [r5, #0]
 8003c78:	d033      	beq.n	8003ce2 <__sflush_r+0x9a>
 8003c7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003c7c:	89a3      	ldrh	r3, [r4, #12]
 8003c7e:	075a      	lsls	r2, r3, #29
 8003c80:	d505      	bpl.n	8003c8e <__sflush_r+0x46>
 8003c82:	6863      	ldr	r3, [r4, #4]
 8003c84:	1ac0      	subs	r0, r0, r3
 8003c86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c88:	b10b      	cbz	r3, 8003c8e <__sflush_r+0x46>
 8003c8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c8c:	1ac0      	subs	r0, r0, r3
 8003c8e:	2300      	movs	r3, #0
 8003c90:	4602      	mov	r2, r0
 8003c92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003c94:	6a21      	ldr	r1, [r4, #32]
 8003c96:	4628      	mov	r0, r5
 8003c98:	47b0      	blx	r6
 8003c9a:	1c43      	adds	r3, r0, #1
 8003c9c:	89a3      	ldrh	r3, [r4, #12]
 8003c9e:	d106      	bne.n	8003cae <__sflush_r+0x66>
 8003ca0:	6829      	ldr	r1, [r5, #0]
 8003ca2:	291d      	cmp	r1, #29
 8003ca4:	d84b      	bhi.n	8003d3e <__sflush_r+0xf6>
 8003ca6:	4a2b      	ldr	r2, [pc, #172]	; (8003d54 <__sflush_r+0x10c>)
 8003ca8:	40ca      	lsrs	r2, r1
 8003caa:	07d6      	lsls	r6, r2, #31
 8003cac:	d547      	bpl.n	8003d3e <__sflush_r+0xf6>
 8003cae:	2200      	movs	r2, #0
 8003cb0:	6062      	str	r2, [r4, #4]
 8003cb2:	6922      	ldr	r2, [r4, #16]
 8003cb4:	04d9      	lsls	r1, r3, #19
 8003cb6:	6022      	str	r2, [r4, #0]
 8003cb8:	d504      	bpl.n	8003cc4 <__sflush_r+0x7c>
 8003cba:	1c42      	adds	r2, r0, #1
 8003cbc:	d101      	bne.n	8003cc2 <__sflush_r+0x7a>
 8003cbe:	682b      	ldr	r3, [r5, #0]
 8003cc0:	b903      	cbnz	r3, 8003cc4 <__sflush_r+0x7c>
 8003cc2:	6560      	str	r0, [r4, #84]	; 0x54
 8003cc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cc6:	602f      	str	r7, [r5, #0]
 8003cc8:	2900      	cmp	r1, #0
 8003cca:	d0ca      	beq.n	8003c62 <__sflush_r+0x1a>
 8003ccc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cd0:	4299      	cmp	r1, r3
 8003cd2:	d002      	beq.n	8003cda <__sflush_r+0x92>
 8003cd4:	4628      	mov	r0, r5
 8003cd6:	f7ff fd5b 	bl	8003790 <_free_r>
 8003cda:	2000      	movs	r0, #0
 8003cdc:	6360      	str	r0, [r4, #52]	; 0x34
 8003cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ce2:	6a21      	ldr	r1, [r4, #32]
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	4628      	mov	r0, r5
 8003ce8:	47b0      	blx	r6
 8003cea:	1c41      	adds	r1, r0, #1
 8003cec:	d1c6      	bne.n	8003c7c <__sflush_r+0x34>
 8003cee:	682b      	ldr	r3, [r5, #0]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0c3      	beq.n	8003c7c <__sflush_r+0x34>
 8003cf4:	2b1d      	cmp	r3, #29
 8003cf6:	d001      	beq.n	8003cfc <__sflush_r+0xb4>
 8003cf8:	2b16      	cmp	r3, #22
 8003cfa:	d101      	bne.n	8003d00 <__sflush_r+0xb8>
 8003cfc:	602f      	str	r7, [r5, #0]
 8003cfe:	e7b0      	b.n	8003c62 <__sflush_r+0x1a>
 8003d00:	89a3      	ldrh	r3, [r4, #12]
 8003d02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d06:	81a3      	strh	r3, [r4, #12]
 8003d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d0c:	690f      	ldr	r7, [r1, #16]
 8003d0e:	2f00      	cmp	r7, #0
 8003d10:	d0a7      	beq.n	8003c62 <__sflush_r+0x1a>
 8003d12:	0793      	lsls	r3, r2, #30
 8003d14:	bf18      	it	ne
 8003d16:	2300      	movne	r3, #0
 8003d18:	680e      	ldr	r6, [r1, #0]
 8003d1a:	bf08      	it	eq
 8003d1c:	694b      	ldreq	r3, [r1, #20]
 8003d1e:	eba6 0807 	sub.w	r8, r6, r7
 8003d22:	600f      	str	r7, [r1, #0]
 8003d24:	608b      	str	r3, [r1, #8]
 8003d26:	f1b8 0f00 	cmp.w	r8, #0
 8003d2a:	dd9a      	ble.n	8003c62 <__sflush_r+0x1a>
 8003d2c:	4643      	mov	r3, r8
 8003d2e:	463a      	mov	r2, r7
 8003d30:	6a21      	ldr	r1, [r4, #32]
 8003d32:	4628      	mov	r0, r5
 8003d34:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003d36:	47b0      	blx	r6
 8003d38:	2800      	cmp	r0, #0
 8003d3a:	dc07      	bgt.n	8003d4c <__sflush_r+0x104>
 8003d3c:	89a3      	ldrh	r3, [r4, #12]
 8003d3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d42:	81a3      	strh	r3, [r4, #12]
 8003d44:	f04f 30ff 	mov.w	r0, #4294967295
 8003d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d4c:	4407      	add	r7, r0
 8003d4e:	eba8 0800 	sub.w	r8, r8, r0
 8003d52:	e7e8      	b.n	8003d26 <__sflush_r+0xde>
 8003d54:	20400001 	.word	0x20400001

08003d58 <_fflush_r>:
 8003d58:	b538      	push	{r3, r4, r5, lr}
 8003d5a:	690b      	ldr	r3, [r1, #16]
 8003d5c:	4605      	mov	r5, r0
 8003d5e:	460c      	mov	r4, r1
 8003d60:	b1db      	cbz	r3, 8003d9a <_fflush_r+0x42>
 8003d62:	b118      	cbz	r0, 8003d6c <_fflush_r+0x14>
 8003d64:	6983      	ldr	r3, [r0, #24]
 8003d66:	b90b      	cbnz	r3, 8003d6c <_fflush_r+0x14>
 8003d68:	f000 f860 	bl	8003e2c <__sinit>
 8003d6c:	4b0c      	ldr	r3, [pc, #48]	; (8003da0 <_fflush_r+0x48>)
 8003d6e:	429c      	cmp	r4, r3
 8003d70:	d109      	bne.n	8003d86 <_fflush_r+0x2e>
 8003d72:	686c      	ldr	r4, [r5, #4]
 8003d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d78:	b17b      	cbz	r3, 8003d9a <_fflush_r+0x42>
 8003d7a:	4621      	mov	r1, r4
 8003d7c:	4628      	mov	r0, r5
 8003d7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d82:	f7ff bf61 	b.w	8003c48 <__sflush_r>
 8003d86:	4b07      	ldr	r3, [pc, #28]	; (8003da4 <_fflush_r+0x4c>)
 8003d88:	429c      	cmp	r4, r3
 8003d8a:	d101      	bne.n	8003d90 <_fflush_r+0x38>
 8003d8c:	68ac      	ldr	r4, [r5, #8]
 8003d8e:	e7f1      	b.n	8003d74 <_fflush_r+0x1c>
 8003d90:	4b05      	ldr	r3, [pc, #20]	; (8003da8 <_fflush_r+0x50>)
 8003d92:	429c      	cmp	r4, r3
 8003d94:	bf08      	it	eq
 8003d96:	68ec      	ldreq	r4, [r5, #12]
 8003d98:	e7ec      	b.n	8003d74 <_fflush_r+0x1c>
 8003d9a:	2000      	movs	r0, #0
 8003d9c:	bd38      	pop	{r3, r4, r5, pc}
 8003d9e:	bf00      	nop
 8003da0:	08004744 	.word	0x08004744
 8003da4:	08004764 	.word	0x08004764
 8003da8:	08004724 	.word	0x08004724

08003dac <_cleanup_r>:
 8003dac:	4901      	ldr	r1, [pc, #4]	; (8003db4 <_cleanup_r+0x8>)
 8003dae:	f000 b8a9 	b.w	8003f04 <_fwalk_reent>
 8003db2:	bf00      	nop
 8003db4:	08003d59 	.word	0x08003d59

08003db8 <std.isra.0>:
 8003db8:	2300      	movs	r3, #0
 8003dba:	b510      	push	{r4, lr}
 8003dbc:	4604      	mov	r4, r0
 8003dbe:	6003      	str	r3, [r0, #0]
 8003dc0:	6043      	str	r3, [r0, #4]
 8003dc2:	6083      	str	r3, [r0, #8]
 8003dc4:	8181      	strh	r1, [r0, #12]
 8003dc6:	6643      	str	r3, [r0, #100]	; 0x64
 8003dc8:	81c2      	strh	r2, [r0, #14]
 8003dca:	6103      	str	r3, [r0, #16]
 8003dcc:	6143      	str	r3, [r0, #20]
 8003dce:	6183      	str	r3, [r0, #24]
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	2208      	movs	r2, #8
 8003dd4:	305c      	adds	r0, #92	; 0x5c
 8003dd6:	f7ff fcd3 	bl	8003780 <memset>
 8003dda:	4b05      	ldr	r3, [pc, #20]	; (8003df0 <std.isra.0+0x38>)
 8003ddc:	6224      	str	r4, [r4, #32]
 8003dde:	6263      	str	r3, [r4, #36]	; 0x24
 8003de0:	4b04      	ldr	r3, [pc, #16]	; (8003df4 <std.isra.0+0x3c>)
 8003de2:	62a3      	str	r3, [r4, #40]	; 0x28
 8003de4:	4b04      	ldr	r3, [pc, #16]	; (8003df8 <std.isra.0+0x40>)
 8003de6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003de8:	4b04      	ldr	r3, [pc, #16]	; (8003dfc <std.isra.0+0x44>)
 8003dea:	6323      	str	r3, [r4, #48]	; 0x30
 8003dec:	bd10      	pop	{r4, pc}
 8003dee:	bf00      	nop
 8003df0:	080039fd 	.word	0x080039fd
 8003df4:	08003a1f 	.word	0x08003a1f
 8003df8:	08003a57 	.word	0x08003a57
 8003dfc:	08003a7b 	.word	0x08003a7b

08003e00 <__sfmoreglue>:
 8003e00:	b570      	push	{r4, r5, r6, lr}
 8003e02:	2568      	movs	r5, #104	; 0x68
 8003e04:	1e4a      	subs	r2, r1, #1
 8003e06:	4355      	muls	r5, r2
 8003e08:	460e      	mov	r6, r1
 8003e0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003e0e:	f7ff fd0b 	bl	8003828 <_malloc_r>
 8003e12:	4604      	mov	r4, r0
 8003e14:	b140      	cbz	r0, 8003e28 <__sfmoreglue+0x28>
 8003e16:	2100      	movs	r1, #0
 8003e18:	e880 0042 	stmia.w	r0, {r1, r6}
 8003e1c:	300c      	adds	r0, #12
 8003e1e:	60a0      	str	r0, [r4, #8]
 8003e20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003e24:	f7ff fcac 	bl	8003780 <memset>
 8003e28:	4620      	mov	r0, r4
 8003e2a:	bd70      	pop	{r4, r5, r6, pc}

08003e2c <__sinit>:
 8003e2c:	6983      	ldr	r3, [r0, #24]
 8003e2e:	b510      	push	{r4, lr}
 8003e30:	4604      	mov	r4, r0
 8003e32:	bb33      	cbnz	r3, 8003e82 <__sinit+0x56>
 8003e34:	6483      	str	r3, [r0, #72]	; 0x48
 8003e36:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003e38:	6503      	str	r3, [r0, #80]	; 0x50
 8003e3a:	4b12      	ldr	r3, [pc, #72]	; (8003e84 <__sinit+0x58>)
 8003e3c:	4a12      	ldr	r2, [pc, #72]	; (8003e88 <__sinit+0x5c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6282      	str	r2, [r0, #40]	; 0x28
 8003e42:	4298      	cmp	r0, r3
 8003e44:	bf04      	itt	eq
 8003e46:	2301      	moveq	r3, #1
 8003e48:	6183      	streq	r3, [r0, #24]
 8003e4a:	f000 f81f 	bl	8003e8c <__sfp>
 8003e4e:	6060      	str	r0, [r4, #4]
 8003e50:	4620      	mov	r0, r4
 8003e52:	f000 f81b 	bl	8003e8c <__sfp>
 8003e56:	60a0      	str	r0, [r4, #8]
 8003e58:	4620      	mov	r0, r4
 8003e5a:	f000 f817 	bl	8003e8c <__sfp>
 8003e5e:	2200      	movs	r2, #0
 8003e60:	60e0      	str	r0, [r4, #12]
 8003e62:	2104      	movs	r1, #4
 8003e64:	6860      	ldr	r0, [r4, #4]
 8003e66:	f7ff ffa7 	bl	8003db8 <std.isra.0>
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	2109      	movs	r1, #9
 8003e6e:	68a0      	ldr	r0, [r4, #8]
 8003e70:	f7ff ffa2 	bl	8003db8 <std.isra.0>
 8003e74:	2202      	movs	r2, #2
 8003e76:	2112      	movs	r1, #18
 8003e78:	68e0      	ldr	r0, [r4, #12]
 8003e7a:	f7ff ff9d 	bl	8003db8 <std.isra.0>
 8003e7e:	2301      	movs	r3, #1
 8003e80:	61a3      	str	r3, [r4, #24]
 8003e82:	bd10      	pop	{r4, pc}
 8003e84:	08004720 	.word	0x08004720
 8003e88:	08003dad 	.word	0x08003dad

08003e8c <__sfp>:
 8003e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e8e:	4b1c      	ldr	r3, [pc, #112]	; (8003f00 <__sfp+0x74>)
 8003e90:	4607      	mov	r7, r0
 8003e92:	681e      	ldr	r6, [r3, #0]
 8003e94:	69b3      	ldr	r3, [r6, #24]
 8003e96:	b913      	cbnz	r3, 8003e9e <__sfp+0x12>
 8003e98:	4630      	mov	r0, r6
 8003e9a:	f7ff ffc7 	bl	8003e2c <__sinit>
 8003e9e:	3648      	adds	r6, #72	; 0x48
 8003ea0:	68b4      	ldr	r4, [r6, #8]
 8003ea2:	6873      	ldr	r3, [r6, #4]
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	d503      	bpl.n	8003eb0 <__sfp+0x24>
 8003ea8:	6833      	ldr	r3, [r6, #0]
 8003eaa:	b133      	cbz	r3, 8003eba <__sfp+0x2e>
 8003eac:	6836      	ldr	r6, [r6, #0]
 8003eae:	e7f7      	b.n	8003ea0 <__sfp+0x14>
 8003eb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003eb4:	b16d      	cbz	r5, 8003ed2 <__sfp+0x46>
 8003eb6:	3468      	adds	r4, #104	; 0x68
 8003eb8:	e7f4      	b.n	8003ea4 <__sfp+0x18>
 8003eba:	2104      	movs	r1, #4
 8003ebc:	4638      	mov	r0, r7
 8003ebe:	f7ff ff9f 	bl	8003e00 <__sfmoreglue>
 8003ec2:	6030      	str	r0, [r6, #0]
 8003ec4:	2800      	cmp	r0, #0
 8003ec6:	d1f1      	bne.n	8003eac <__sfp+0x20>
 8003ec8:	230c      	movs	r3, #12
 8003eca:	4604      	mov	r4, r0
 8003ecc:	603b      	str	r3, [r7, #0]
 8003ece:	4620      	mov	r0, r4
 8003ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ed2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ed6:	81e3      	strh	r3, [r4, #14]
 8003ed8:	2301      	movs	r3, #1
 8003eda:	6665      	str	r5, [r4, #100]	; 0x64
 8003edc:	81a3      	strh	r3, [r4, #12]
 8003ede:	6025      	str	r5, [r4, #0]
 8003ee0:	60a5      	str	r5, [r4, #8]
 8003ee2:	6065      	str	r5, [r4, #4]
 8003ee4:	6125      	str	r5, [r4, #16]
 8003ee6:	6165      	str	r5, [r4, #20]
 8003ee8:	61a5      	str	r5, [r4, #24]
 8003eea:	2208      	movs	r2, #8
 8003eec:	4629      	mov	r1, r5
 8003eee:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003ef2:	f7ff fc45 	bl	8003780 <memset>
 8003ef6:	6365      	str	r5, [r4, #52]	; 0x34
 8003ef8:	63a5      	str	r5, [r4, #56]	; 0x38
 8003efa:	64a5      	str	r5, [r4, #72]	; 0x48
 8003efc:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003efe:	e7e6      	b.n	8003ece <__sfp+0x42>
 8003f00:	08004720 	.word	0x08004720

08003f04 <_fwalk_reent>:
 8003f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f08:	4680      	mov	r8, r0
 8003f0a:	4689      	mov	r9, r1
 8003f0c:	2600      	movs	r6, #0
 8003f0e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003f12:	b914      	cbnz	r4, 8003f1a <_fwalk_reent+0x16>
 8003f14:	4630      	mov	r0, r6
 8003f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f1a:	68a5      	ldr	r5, [r4, #8]
 8003f1c:	6867      	ldr	r7, [r4, #4]
 8003f1e:	3f01      	subs	r7, #1
 8003f20:	d501      	bpl.n	8003f26 <_fwalk_reent+0x22>
 8003f22:	6824      	ldr	r4, [r4, #0]
 8003f24:	e7f5      	b.n	8003f12 <_fwalk_reent+0xe>
 8003f26:	89ab      	ldrh	r3, [r5, #12]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d907      	bls.n	8003f3c <_fwalk_reent+0x38>
 8003f2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f30:	3301      	adds	r3, #1
 8003f32:	d003      	beq.n	8003f3c <_fwalk_reent+0x38>
 8003f34:	4629      	mov	r1, r5
 8003f36:	4640      	mov	r0, r8
 8003f38:	47c8      	blx	r9
 8003f3a:	4306      	orrs	r6, r0
 8003f3c:	3568      	adds	r5, #104	; 0x68
 8003f3e:	e7ee      	b.n	8003f1e <_fwalk_reent+0x1a>

08003f40 <_lseek_r>:
 8003f40:	b538      	push	{r3, r4, r5, lr}
 8003f42:	4605      	mov	r5, r0
 8003f44:	4608      	mov	r0, r1
 8003f46:	4611      	mov	r1, r2
 8003f48:	2200      	movs	r2, #0
 8003f4a:	4c05      	ldr	r4, [pc, #20]	; (8003f60 <_lseek_r+0x20>)
 8003f4c:	6022      	str	r2, [r4, #0]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	f7ff faca 	bl	80034e8 <_lseek>
 8003f54:	1c43      	adds	r3, r0, #1
 8003f56:	d102      	bne.n	8003f5e <_lseek_r+0x1e>
 8003f58:	6823      	ldr	r3, [r4, #0]
 8003f5a:	b103      	cbz	r3, 8003f5e <_lseek_r+0x1e>
 8003f5c:	602b      	str	r3, [r5, #0]
 8003f5e:	bd38      	pop	{r3, r4, r5, pc}
 8003f60:	200001a0 	.word	0x200001a0

08003f64 <__swhatbuf_r>:
 8003f64:	b570      	push	{r4, r5, r6, lr}
 8003f66:	460e      	mov	r6, r1
 8003f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f6c:	b090      	sub	sp, #64	; 0x40
 8003f6e:	2900      	cmp	r1, #0
 8003f70:	4614      	mov	r4, r2
 8003f72:	461d      	mov	r5, r3
 8003f74:	da07      	bge.n	8003f86 <__swhatbuf_r+0x22>
 8003f76:	2300      	movs	r3, #0
 8003f78:	602b      	str	r3, [r5, #0]
 8003f7a:	89b3      	ldrh	r3, [r6, #12]
 8003f7c:	061a      	lsls	r2, r3, #24
 8003f7e:	d410      	bmi.n	8003fa2 <__swhatbuf_r+0x3e>
 8003f80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f84:	e00e      	b.n	8003fa4 <__swhatbuf_r+0x40>
 8003f86:	aa01      	add	r2, sp, #4
 8003f88:	f000 fb3a 	bl	8004600 <_fstat_r>
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	dbf2      	blt.n	8003f76 <__swhatbuf_r+0x12>
 8003f90:	9a02      	ldr	r2, [sp, #8]
 8003f92:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003f96:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003f9a:	425a      	negs	r2, r3
 8003f9c:	415a      	adcs	r2, r3
 8003f9e:	602a      	str	r2, [r5, #0]
 8003fa0:	e7ee      	b.n	8003f80 <__swhatbuf_r+0x1c>
 8003fa2:	2340      	movs	r3, #64	; 0x40
 8003fa4:	2000      	movs	r0, #0
 8003fa6:	6023      	str	r3, [r4, #0]
 8003fa8:	b010      	add	sp, #64	; 0x40
 8003faa:	bd70      	pop	{r4, r5, r6, pc}

08003fac <__smakebuf_r>:
 8003fac:	898b      	ldrh	r3, [r1, #12]
 8003fae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003fb0:	079d      	lsls	r5, r3, #30
 8003fb2:	4606      	mov	r6, r0
 8003fb4:	460c      	mov	r4, r1
 8003fb6:	d507      	bpl.n	8003fc8 <__smakebuf_r+0x1c>
 8003fb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003fbc:	6023      	str	r3, [r4, #0]
 8003fbe:	6123      	str	r3, [r4, #16]
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	6163      	str	r3, [r4, #20]
 8003fc4:	b002      	add	sp, #8
 8003fc6:	bd70      	pop	{r4, r5, r6, pc}
 8003fc8:	ab01      	add	r3, sp, #4
 8003fca:	466a      	mov	r2, sp
 8003fcc:	f7ff ffca 	bl	8003f64 <__swhatbuf_r>
 8003fd0:	9900      	ldr	r1, [sp, #0]
 8003fd2:	4605      	mov	r5, r0
 8003fd4:	4630      	mov	r0, r6
 8003fd6:	f7ff fc27 	bl	8003828 <_malloc_r>
 8003fda:	b948      	cbnz	r0, 8003ff0 <__smakebuf_r+0x44>
 8003fdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fe0:	059a      	lsls	r2, r3, #22
 8003fe2:	d4ef      	bmi.n	8003fc4 <__smakebuf_r+0x18>
 8003fe4:	f023 0303 	bic.w	r3, r3, #3
 8003fe8:	f043 0302 	orr.w	r3, r3, #2
 8003fec:	81a3      	strh	r3, [r4, #12]
 8003fee:	e7e3      	b.n	8003fb8 <__smakebuf_r+0xc>
 8003ff0:	4b0d      	ldr	r3, [pc, #52]	; (8004028 <__smakebuf_r+0x7c>)
 8003ff2:	62b3      	str	r3, [r6, #40]	; 0x28
 8003ff4:	89a3      	ldrh	r3, [r4, #12]
 8003ff6:	6020      	str	r0, [r4, #0]
 8003ff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ffc:	81a3      	strh	r3, [r4, #12]
 8003ffe:	9b00      	ldr	r3, [sp, #0]
 8004000:	6120      	str	r0, [r4, #16]
 8004002:	6163      	str	r3, [r4, #20]
 8004004:	9b01      	ldr	r3, [sp, #4]
 8004006:	b15b      	cbz	r3, 8004020 <__smakebuf_r+0x74>
 8004008:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800400c:	4630      	mov	r0, r6
 800400e:	f000 fb09 	bl	8004624 <_isatty_r>
 8004012:	b128      	cbz	r0, 8004020 <__smakebuf_r+0x74>
 8004014:	89a3      	ldrh	r3, [r4, #12]
 8004016:	f023 0303 	bic.w	r3, r3, #3
 800401a:	f043 0301 	orr.w	r3, r3, #1
 800401e:	81a3      	strh	r3, [r4, #12]
 8004020:	89a3      	ldrh	r3, [r4, #12]
 8004022:	431d      	orrs	r5, r3
 8004024:	81a5      	strh	r5, [r4, #12]
 8004026:	e7cd      	b.n	8003fc4 <__smakebuf_r+0x18>
 8004028:	08003dad 	.word	0x08003dad

0800402c <__malloc_lock>:
 800402c:	4770      	bx	lr

0800402e <__malloc_unlock>:
 800402e:	4770      	bx	lr

08004030 <__sfputc_r>:
 8004030:	6893      	ldr	r3, [r2, #8]
 8004032:	b410      	push	{r4}
 8004034:	3b01      	subs	r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	6093      	str	r3, [r2, #8]
 800403a:	da08      	bge.n	800404e <__sfputc_r+0x1e>
 800403c:	6994      	ldr	r4, [r2, #24]
 800403e:	42a3      	cmp	r3, r4
 8004040:	db02      	blt.n	8004048 <__sfputc_r+0x18>
 8004042:	b2cb      	uxtb	r3, r1
 8004044:	2b0a      	cmp	r3, #10
 8004046:	d102      	bne.n	800404e <__sfputc_r+0x1e>
 8004048:	bc10      	pop	{r4}
 800404a:	f7ff bd1b 	b.w	8003a84 <__swbuf_r>
 800404e:	6813      	ldr	r3, [r2, #0]
 8004050:	1c58      	adds	r0, r3, #1
 8004052:	6010      	str	r0, [r2, #0]
 8004054:	7019      	strb	r1, [r3, #0]
 8004056:	b2c8      	uxtb	r0, r1
 8004058:	bc10      	pop	{r4}
 800405a:	4770      	bx	lr

0800405c <__sfputs_r>:
 800405c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800405e:	4606      	mov	r6, r0
 8004060:	460f      	mov	r7, r1
 8004062:	4614      	mov	r4, r2
 8004064:	18d5      	adds	r5, r2, r3
 8004066:	42ac      	cmp	r4, r5
 8004068:	d101      	bne.n	800406e <__sfputs_r+0x12>
 800406a:	2000      	movs	r0, #0
 800406c:	e007      	b.n	800407e <__sfputs_r+0x22>
 800406e:	463a      	mov	r2, r7
 8004070:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004074:	4630      	mov	r0, r6
 8004076:	f7ff ffdb 	bl	8004030 <__sfputc_r>
 800407a:	1c43      	adds	r3, r0, #1
 800407c:	d1f3      	bne.n	8004066 <__sfputs_r+0xa>
 800407e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004080 <_vfiprintf_r>:
 8004080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004084:	b09d      	sub	sp, #116	; 0x74
 8004086:	460c      	mov	r4, r1
 8004088:	4617      	mov	r7, r2
 800408a:	9303      	str	r3, [sp, #12]
 800408c:	4606      	mov	r6, r0
 800408e:	b118      	cbz	r0, 8004098 <_vfiprintf_r+0x18>
 8004090:	6983      	ldr	r3, [r0, #24]
 8004092:	b90b      	cbnz	r3, 8004098 <_vfiprintf_r+0x18>
 8004094:	f7ff feca 	bl	8003e2c <__sinit>
 8004098:	4b7c      	ldr	r3, [pc, #496]	; (800428c <_vfiprintf_r+0x20c>)
 800409a:	429c      	cmp	r4, r3
 800409c:	d157      	bne.n	800414e <_vfiprintf_r+0xce>
 800409e:	6874      	ldr	r4, [r6, #4]
 80040a0:	89a3      	ldrh	r3, [r4, #12]
 80040a2:	0718      	lsls	r0, r3, #28
 80040a4:	d55d      	bpl.n	8004162 <_vfiprintf_r+0xe2>
 80040a6:	6923      	ldr	r3, [r4, #16]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d05a      	beq.n	8004162 <_vfiprintf_r+0xe2>
 80040ac:	2300      	movs	r3, #0
 80040ae:	9309      	str	r3, [sp, #36]	; 0x24
 80040b0:	2320      	movs	r3, #32
 80040b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80040b6:	2330      	movs	r3, #48	; 0x30
 80040b8:	f04f 0b01 	mov.w	fp, #1
 80040bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80040c0:	46b8      	mov	r8, r7
 80040c2:	4645      	mov	r5, r8
 80040c4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d155      	bne.n	8004178 <_vfiprintf_r+0xf8>
 80040cc:	ebb8 0a07 	subs.w	sl, r8, r7
 80040d0:	d00b      	beq.n	80040ea <_vfiprintf_r+0x6a>
 80040d2:	4653      	mov	r3, sl
 80040d4:	463a      	mov	r2, r7
 80040d6:	4621      	mov	r1, r4
 80040d8:	4630      	mov	r0, r6
 80040da:	f7ff ffbf 	bl	800405c <__sfputs_r>
 80040de:	3001      	adds	r0, #1
 80040e0:	f000 80c4 	beq.w	800426c <_vfiprintf_r+0x1ec>
 80040e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040e6:	4453      	add	r3, sl
 80040e8:	9309      	str	r3, [sp, #36]	; 0x24
 80040ea:	f898 3000 	ldrb.w	r3, [r8]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f000 80bc 	beq.w	800426c <_vfiprintf_r+0x1ec>
 80040f4:	2300      	movs	r3, #0
 80040f6:	f04f 32ff 	mov.w	r2, #4294967295
 80040fa:	9304      	str	r3, [sp, #16]
 80040fc:	9307      	str	r3, [sp, #28]
 80040fe:	9205      	str	r2, [sp, #20]
 8004100:	9306      	str	r3, [sp, #24]
 8004102:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004106:	931a      	str	r3, [sp, #104]	; 0x68
 8004108:	2205      	movs	r2, #5
 800410a:	7829      	ldrb	r1, [r5, #0]
 800410c:	4860      	ldr	r0, [pc, #384]	; (8004290 <_vfiprintf_r+0x210>)
 800410e:	f000 fa99 	bl	8004644 <memchr>
 8004112:	f105 0801 	add.w	r8, r5, #1
 8004116:	9b04      	ldr	r3, [sp, #16]
 8004118:	2800      	cmp	r0, #0
 800411a:	d131      	bne.n	8004180 <_vfiprintf_r+0x100>
 800411c:	06d9      	lsls	r1, r3, #27
 800411e:	bf44      	itt	mi
 8004120:	2220      	movmi	r2, #32
 8004122:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004126:	071a      	lsls	r2, r3, #28
 8004128:	bf44      	itt	mi
 800412a:	222b      	movmi	r2, #43	; 0x2b
 800412c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004130:	782a      	ldrb	r2, [r5, #0]
 8004132:	2a2a      	cmp	r2, #42	; 0x2a
 8004134:	d02c      	beq.n	8004190 <_vfiprintf_r+0x110>
 8004136:	2100      	movs	r1, #0
 8004138:	200a      	movs	r0, #10
 800413a:	9a07      	ldr	r2, [sp, #28]
 800413c:	46a8      	mov	r8, r5
 800413e:	f898 3000 	ldrb.w	r3, [r8]
 8004142:	3501      	adds	r5, #1
 8004144:	3b30      	subs	r3, #48	; 0x30
 8004146:	2b09      	cmp	r3, #9
 8004148:	d96d      	bls.n	8004226 <_vfiprintf_r+0x1a6>
 800414a:	b371      	cbz	r1, 80041aa <_vfiprintf_r+0x12a>
 800414c:	e026      	b.n	800419c <_vfiprintf_r+0x11c>
 800414e:	4b51      	ldr	r3, [pc, #324]	; (8004294 <_vfiprintf_r+0x214>)
 8004150:	429c      	cmp	r4, r3
 8004152:	d101      	bne.n	8004158 <_vfiprintf_r+0xd8>
 8004154:	68b4      	ldr	r4, [r6, #8]
 8004156:	e7a3      	b.n	80040a0 <_vfiprintf_r+0x20>
 8004158:	4b4f      	ldr	r3, [pc, #316]	; (8004298 <_vfiprintf_r+0x218>)
 800415a:	429c      	cmp	r4, r3
 800415c:	bf08      	it	eq
 800415e:	68f4      	ldreq	r4, [r6, #12]
 8004160:	e79e      	b.n	80040a0 <_vfiprintf_r+0x20>
 8004162:	4621      	mov	r1, r4
 8004164:	4630      	mov	r0, r6
 8004166:	f7ff fcf1 	bl	8003b4c <__swsetup_r>
 800416a:	2800      	cmp	r0, #0
 800416c:	d09e      	beq.n	80040ac <_vfiprintf_r+0x2c>
 800416e:	f04f 30ff 	mov.w	r0, #4294967295
 8004172:	b01d      	add	sp, #116	; 0x74
 8004174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004178:	2b25      	cmp	r3, #37	; 0x25
 800417a:	d0a7      	beq.n	80040cc <_vfiprintf_r+0x4c>
 800417c:	46a8      	mov	r8, r5
 800417e:	e7a0      	b.n	80040c2 <_vfiprintf_r+0x42>
 8004180:	4a43      	ldr	r2, [pc, #268]	; (8004290 <_vfiprintf_r+0x210>)
 8004182:	4645      	mov	r5, r8
 8004184:	1a80      	subs	r0, r0, r2
 8004186:	fa0b f000 	lsl.w	r0, fp, r0
 800418a:	4318      	orrs	r0, r3
 800418c:	9004      	str	r0, [sp, #16]
 800418e:	e7bb      	b.n	8004108 <_vfiprintf_r+0x88>
 8004190:	9a03      	ldr	r2, [sp, #12]
 8004192:	1d11      	adds	r1, r2, #4
 8004194:	6812      	ldr	r2, [r2, #0]
 8004196:	9103      	str	r1, [sp, #12]
 8004198:	2a00      	cmp	r2, #0
 800419a:	db01      	blt.n	80041a0 <_vfiprintf_r+0x120>
 800419c:	9207      	str	r2, [sp, #28]
 800419e:	e004      	b.n	80041aa <_vfiprintf_r+0x12a>
 80041a0:	4252      	negs	r2, r2
 80041a2:	f043 0302 	orr.w	r3, r3, #2
 80041a6:	9207      	str	r2, [sp, #28]
 80041a8:	9304      	str	r3, [sp, #16]
 80041aa:	f898 3000 	ldrb.w	r3, [r8]
 80041ae:	2b2e      	cmp	r3, #46	; 0x2e
 80041b0:	d110      	bne.n	80041d4 <_vfiprintf_r+0x154>
 80041b2:	f898 3001 	ldrb.w	r3, [r8, #1]
 80041b6:	f108 0101 	add.w	r1, r8, #1
 80041ba:	2b2a      	cmp	r3, #42	; 0x2a
 80041bc:	d137      	bne.n	800422e <_vfiprintf_r+0x1ae>
 80041be:	9b03      	ldr	r3, [sp, #12]
 80041c0:	f108 0802 	add.w	r8, r8, #2
 80041c4:	1d1a      	adds	r2, r3, #4
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	9203      	str	r2, [sp, #12]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	bfb8      	it	lt
 80041ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80041d2:	9305      	str	r3, [sp, #20]
 80041d4:	4d31      	ldr	r5, [pc, #196]	; (800429c <_vfiprintf_r+0x21c>)
 80041d6:	2203      	movs	r2, #3
 80041d8:	f898 1000 	ldrb.w	r1, [r8]
 80041dc:	4628      	mov	r0, r5
 80041de:	f000 fa31 	bl	8004644 <memchr>
 80041e2:	b140      	cbz	r0, 80041f6 <_vfiprintf_r+0x176>
 80041e4:	2340      	movs	r3, #64	; 0x40
 80041e6:	1b40      	subs	r0, r0, r5
 80041e8:	fa03 f000 	lsl.w	r0, r3, r0
 80041ec:	9b04      	ldr	r3, [sp, #16]
 80041ee:	f108 0801 	add.w	r8, r8, #1
 80041f2:	4303      	orrs	r3, r0
 80041f4:	9304      	str	r3, [sp, #16]
 80041f6:	f898 1000 	ldrb.w	r1, [r8]
 80041fa:	2206      	movs	r2, #6
 80041fc:	4828      	ldr	r0, [pc, #160]	; (80042a0 <_vfiprintf_r+0x220>)
 80041fe:	f108 0701 	add.w	r7, r8, #1
 8004202:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004206:	f000 fa1d 	bl	8004644 <memchr>
 800420a:	2800      	cmp	r0, #0
 800420c:	d034      	beq.n	8004278 <_vfiprintf_r+0x1f8>
 800420e:	4b25      	ldr	r3, [pc, #148]	; (80042a4 <_vfiprintf_r+0x224>)
 8004210:	bb03      	cbnz	r3, 8004254 <_vfiprintf_r+0x1d4>
 8004212:	9b03      	ldr	r3, [sp, #12]
 8004214:	3307      	adds	r3, #7
 8004216:	f023 0307 	bic.w	r3, r3, #7
 800421a:	3308      	adds	r3, #8
 800421c:	9303      	str	r3, [sp, #12]
 800421e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004220:	444b      	add	r3, r9
 8004222:	9309      	str	r3, [sp, #36]	; 0x24
 8004224:	e74c      	b.n	80040c0 <_vfiprintf_r+0x40>
 8004226:	fb00 3202 	mla	r2, r0, r2, r3
 800422a:	2101      	movs	r1, #1
 800422c:	e786      	b.n	800413c <_vfiprintf_r+0xbc>
 800422e:	2300      	movs	r3, #0
 8004230:	250a      	movs	r5, #10
 8004232:	4618      	mov	r0, r3
 8004234:	9305      	str	r3, [sp, #20]
 8004236:	4688      	mov	r8, r1
 8004238:	f898 2000 	ldrb.w	r2, [r8]
 800423c:	3101      	adds	r1, #1
 800423e:	3a30      	subs	r2, #48	; 0x30
 8004240:	2a09      	cmp	r2, #9
 8004242:	d903      	bls.n	800424c <_vfiprintf_r+0x1cc>
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0c5      	beq.n	80041d4 <_vfiprintf_r+0x154>
 8004248:	9005      	str	r0, [sp, #20]
 800424a:	e7c3      	b.n	80041d4 <_vfiprintf_r+0x154>
 800424c:	fb05 2000 	mla	r0, r5, r0, r2
 8004250:	2301      	movs	r3, #1
 8004252:	e7f0      	b.n	8004236 <_vfiprintf_r+0x1b6>
 8004254:	ab03      	add	r3, sp, #12
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	4622      	mov	r2, r4
 800425a:	4b13      	ldr	r3, [pc, #76]	; (80042a8 <_vfiprintf_r+0x228>)
 800425c:	a904      	add	r1, sp, #16
 800425e:	4630      	mov	r0, r6
 8004260:	f3af 8000 	nop.w
 8004264:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004268:	4681      	mov	r9, r0
 800426a:	d1d8      	bne.n	800421e <_vfiprintf_r+0x19e>
 800426c:	89a3      	ldrh	r3, [r4, #12]
 800426e:	065b      	lsls	r3, r3, #25
 8004270:	f53f af7d 	bmi.w	800416e <_vfiprintf_r+0xee>
 8004274:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004276:	e77c      	b.n	8004172 <_vfiprintf_r+0xf2>
 8004278:	ab03      	add	r3, sp, #12
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	4622      	mov	r2, r4
 800427e:	4b0a      	ldr	r3, [pc, #40]	; (80042a8 <_vfiprintf_r+0x228>)
 8004280:	a904      	add	r1, sp, #16
 8004282:	4630      	mov	r0, r6
 8004284:	f000 f88a 	bl	800439c <_printf_i>
 8004288:	e7ec      	b.n	8004264 <_vfiprintf_r+0x1e4>
 800428a:	bf00      	nop
 800428c:	08004744 	.word	0x08004744
 8004290:	08004784 	.word	0x08004784
 8004294:	08004764 	.word	0x08004764
 8004298:	08004724 	.word	0x08004724
 800429c:	0800478a 	.word	0x0800478a
 80042a0:	0800478e 	.word	0x0800478e
 80042a4:	00000000 	.word	0x00000000
 80042a8:	0800405d 	.word	0x0800405d

080042ac <_printf_common>:
 80042ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042b0:	4691      	mov	r9, r2
 80042b2:	461f      	mov	r7, r3
 80042b4:	688a      	ldr	r2, [r1, #8]
 80042b6:	690b      	ldr	r3, [r1, #16]
 80042b8:	4606      	mov	r6, r0
 80042ba:	4293      	cmp	r3, r2
 80042bc:	bfb8      	it	lt
 80042be:	4613      	movlt	r3, r2
 80042c0:	f8c9 3000 	str.w	r3, [r9]
 80042c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80042c8:	460c      	mov	r4, r1
 80042ca:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042ce:	b112      	cbz	r2, 80042d6 <_printf_common+0x2a>
 80042d0:	3301      	adds	r3, #1
 80042d2:	f8c9 3000 	str.w	r3, [r9]
 80042d6:	6823      	ldr	r3, [r4, #0]
 80042d8:	0699      	lsls	r1, r3, #26
 80042da:	bf42      	ittt	mi
 80042dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80042e0:	3302      	addmi	r3, #2
 80042e2:	f8c9 3000 	strmi.w	r3, [r9]
 80042e6:	6825      	ldr	r5, [r4, #0]
 80042e8:	f015 0506 	ands.w	r5, r5, #6
 80042ec:	d107      	bne.n	80042fe <_printf_common+0x52>
 80042ee:	f104 0a19 	add.w	sl, r4, #25
 80042f2:	68e3      	ldr	r3, [r4, #12]
 80042f4:	f8d9 2000 	ldr.w	r2, [r9]
 80042f8:	1a9b      	subs	r3, r3, r2
 80042fa:	429d      	cmp	r5, r3
 80042fc:	db2a      	blt.n	8004354 <_printf_common+0xa8>
 80042fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004302:	6822      	ldr	r2, [r4, #0]
 8004304:	3300      	adds	r3, #0
 8004306:	bf18      	it	ne
 8004308:	2301      	movne	r3, #1
 800430a:	0692      	lsls	r2, r2, #26
 800430c:	d42f      	bmi.n	800436e <_printf_common+0xc2>
 800430e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004312:	4639      	mov	r1, r7
 8004314:	4630      	mov	r0, r6
 8004316:	47c0      	blx	r8
 8004318:	3001      	adds	r0, #1
 800431a:	d022      	beq.n	8004362 <_printf_common+0xb6>
 800431c:	6823      	ldr	r3, [r4, #0]
 800431e:	68e5      	ldr	r5, [r4, #12]
 8004320:	f003 0306 	and.w	r3, r3, #6
 8004324:	2b04      	cmp	r3, #4
 8004326:	bf18      	it	ne
 8004328:	2500      	movne	r5, #0
 800432a:	f8d9 2000 	ldr.w	r2, [r9]
 800432e:	f04f 0900 	mov.w	r9, #0
 8004332:	bf08      	it	eq
 8004334:	1aad      	subeq	r5, r5, r2
 8004336:	68a3      	ldr	r3, [r4, #8]
 8004338:	6922      	ldr	r2, [r4, #16]
 800433a:	bf08      	it	eq
 800433c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004340:	4293      	cmp	r3, r2
 8004342:	bfc4      	itt	gt
 8004344:	1a9b      	subgt	r3, r3, r2
 8004346:	18ed      	addgt	r5, r5, r3
 8004348:	341a      	adds	r4, #26
 800434a:	454d      	cmp	r5, r9
 800434c:	d11b      	bne.n	8004386 <_printf_common+0xda>
 800434e:	2000      	movs	r0, #0
 8004350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004354:	2301      	movs	r3, #1
 8004356:	4652      	mov	r2, sl
 8004358:	4639      	mov	r1, r7
 800435a:	4630      	mov	r0, r6
 800435c:	47c0      	blx	r8
 800435e:	3001      	adds	r0, #1
 8004360:	d103      	bne.n	800436a <_printf_common+0xbe>
 8004362:	f04f 30ff 	mov.w	r0, #4294967295
 8004366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800436a:	3501      	adds	r5, #1
 800436c:	e7c1      	b.n	80042f2 <_printf_common+0x46>
 800436e:	2030      	movs	r0, #48	; 0x30
 8004370:	18e1      	adds	r1, r4, r3
 8004372:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004376:	1c5a      	adds	r2, r3, #1
 8004378:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800437c:	4422      	add	r2, r4
 800437e:	3302      	adds	r3, #2
 8004380:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004384:	e7c3      	b.n	800430e <_printf_common+0x62>
 8004386:	2301      	movs	r3, #1
 8004388:	4622      	mov	r2, r4
 800438a:	4639      	mov	r1, r7
 800438c:	4630      	mov	r0, r6
 800438e:	47c0      	blx	r8
 8004390:	3001      	adds	r0, #1
 8004392:	d0e6      	beq.n	8004362 <_printf_common+0xb6>
 8004394:	f109 0901 	add.w	r9, r9, #1
 8004398:	e7d7      	b.n	800434a <_printf_common+0x9e>
	...

0800439c <_printf_i>:
 800439c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80043a0:	4617      	mov	r7, r2
 80043a2:	7e0a      	ldrb	r2, [r1, #24]
 80043a4:	b085      	sub	sp, #20
 80043a6:	2a6e      	cmp	r2, #110	; 0x6e
 80043a8:	4698      	mov	r8, r3
 80043aa:	4606      	mov	r6, r0
 80043ac:	460c      	mov	r4, r1
 80043ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80043b0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80043b4:	f000 80bc 	beq.w	8004530 <_printf_i+0x194>
 80043b8:	d81a      	bhi.n	80043f0 <_printf_i+0x54>
 80043ba:	2a63      	cmp	r2, #99	; 0x63
 80043bc:	d02e      	beq.n	800441c <_printf_i+0x80>
 80043be:	d80a      	bhi.n	80043d6 <_printf_i+0x3a>
 80043c0:	2a00      	cmp	r2, #0
 80043c2:	f000 80c8 	beq.w	8004556 <_printf_i+0x1ba>
 80043c6:	2a58      	cmp	r2, #88	; 0x58
 80043c8:	f000 808a 	beq.w	80044e0 <_printf_i+0x144>
 80043cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043d0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80043d4:	e02a      	b.n	800442c <_printf_i+0x90>
 80043d6:	2a64      	cmp	r2, #100	; 0x64
 80043d8:	d001      	beq.n	80043de <_printf_i+0x42>
 80043da:	2a69      	cmp	r2, #105	; 0x69
 80043dc:	d1f6      	bne.n	80043cc <_printf_i+0x30>
 80043de:	6821      	ldr	r1, [r4, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80043e6:	d023      	beq.n	8004430 <_printf_i+0x94>
 80043e8:	1d11      	adds	r1, r2, #4
 80043ea:	6019      	str	r1, [r3, #0]
 80043ec:	6813      	ldr	r3, [r2, #0]
 80043ee:	e027      	b.n	8004440 <_printf_i+0xa4>
 80043f0:	2a73      	cmp	r2, #115	; 0x73
 80043f2:	f000 80b4 	beq.w	800455e <_printf_i+0x1c2>
 80043f6:	d808      	bhi.n	800440a <_printf_i+0x6e>
 80043f8:	2a6f      	cmp	r2, #111	; 0x6f
 80043fa:	d02a      	beq.n	8004452 <_printf_i+0xb6>
 80043fc:	2a70      	cmp	r2, #112	; 0x70
 80043fe:	d1e5      	bne.n	80043cc <_printf_i+0x30>
 8004400:	680a      	ldr	r2, [r1, #0]
 8004402:	f042 0220 	orr.w	r2, r2, #32
 8004406:	600a      	str	r2, [r1, #0]
 8004408:	e003      	b.n	8004412 <_printf_i+0x76>
 800440a:	2a75      	cmp	r2, #117	; 0x75
 800440c:	d021      	beq.n	8004452 <_printf_i+0xb6>
 800440e:	2a78      	cmp	r2, #120	; 0x78
 8004410:	d1dc      	bne.n	80043cc <_printf_i+0x30>
 8004412:	2278      	movs	r2, #120	; 0x78
 8004414:	496f      	ldr	r1, [pc, #444]	; (80045d4 <_printf_i+0x238>)
 8004416:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800441a:	e064      	b.n	80044e6 <_printf_i+0x14a>
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004422:	1d11      	adds	r1, r2, #4
 8004424:	6019      	str	r1, [r3, #0]
 8004426:	6813      	ldr	r3, [r2, #0]
 8004428:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800442c:	2301      	movs	r3, #1
 800442e:	e0a3      	b.n	8004578 <_printf_i+0x1dc>
 8004430:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004434:	f102 0104 	add.w	r1, r2, #4
 8004438:	6019      	str	r1, [r3, #0]
 800443a:	d0d7      	beq.n	80043ec <_printf_i+0x50>
 800443c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004440:	2b00      	cmp	r3, #0
 8004442:	da03      	bge.n	800444c <_printf_i+0xb0>
 8004444:	222d      	movs	r2, #45	; 0x2d
 8004446:	425b      	negs	r3, r3
 8004448:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800444c:	4962      	ldr	r1, [pc, #392]	; (80045d8 <_printf_i+0x23c>)
 800444e:	220a      	movs	r2, #10
 8004450:	e017      	b.n	8004482 <_printf_i+0xe6>
 8004452:	6820      	ldr	r0, [r4, #0]
 8004454:	6819      	ldr	r1, [r3, #0]
 8004456:	f010 0f80 	tst.w	r0, #128	; 0x80
 800445a:	d003      	beq.n	8004464 <_printf_i+0xc8>
 800445c:	1d08      	adds	r0, r1, #4
 800445e:	6018      	str	r0, [r3, #0]
 8004460:	680b      	ldr	r3, [r1, #0]
 8004462:	e006      	b.n	8004472 <_printf_i+0xd6>
 8004464:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004468:	f101 0004 	add.w	r0, r1, #4
 800446c:	6018      	str	r0, [r3, #0]
 800446e:	d0f7      	beq.n	8004460 <_printf_i+0xc4>
 8004470:	880b      	ldrh	r3, [r1, #0]
 8004472:	2a6f      	cmp	r2, #111	; 0x6f
 8004474:	bf14      	ite	ne
 8004476:	220a      	movne	r2, #10
 8004478:	2208      	moveq	r2, #8
 800447a:	4957      	ldr	r1, [pc, #348]	; (80045d8 <_printf_i+0x23c>)
 800447c:	2000      	movs	r0, #0
 800447e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004482:	6865      	ldr	r5, [r4, #4]
 8004484:	2d00      	cmp	r5, #0
 8004486:	60a5      	str	r5, [r4, #8]
 8004488:	f2c0 809c 	blt.w	80045c4 <_printf_i+0x228>
 800448c:	6820      	ldr	r0, [r4, #0]
 800448e:	f020 0004 	bic.w	r0, r0, #4
 8004492:	6020      	str	r0, [r4, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d13f      	bne.n	8004518 <_printf_i+0x17c>
 8004498:	2d00      	cmp	r5, #0
 800449a:	f040 8095 	bne.w	80045c8 <_printf_i+0x22c>
 800449e:	4675      	mov	r5, lr
 80044a0:	2a08      	cmp	r2, #8
 80044a2:	d10b      	bne.n	80044bc <_printf_i+0x120>
 80044a4:	6823      	ldr	r3, [r4, #0]
 80044a6:	07da      	lsls	r2, r3, #31
 80044a8:	d508      	bpl.n	80044bc <_printf_i+0x120>
 80044aa:	6923      	ldr	r3, [r4, #16]
 80044ac:	6862      	ldr	r2, [r4, #4]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	bfde      	ittt	le
 80044b2:	2330      	movle	r3, #48	; 0x30
 80044b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80044b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80044bc:	ebae 0305 	sub.w	r3, lr, r5
 80044c0:	6123      	str	r3, [r4, #16]
 80044c2:	f8cd 8000 	str.w	r8, [sp]
 80044c6:	463b      	mov	r3, r7
 80044c8:	aa03      	add	r2, sp, #12
 80044ca:	4621      	mov	r1, r4
 80044cc:	4630      	mov	r0, r6
 80044ce:	f7ff feed 	bl	80042ac <_printf_common>
 80044d2:	3001      	adds	r0, #1
 80044d4:	d155      	bne.n	8004582 <_printf_i+0x1e6>
 80044d6:	f04f 30ff 	mov.w	r0, #4294967295
 80044da:	b005      	add	sp, #20
 80044dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80044e0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80044e4:	493c      	ldr	r1, [pc, #240]	; (80045d8 <_printf_i+0x23c>)
 80044e6:	6822      	ldr	r2, [r4, #0]
 80044e8:	6818      	ldr	r0, [r3, #0]
 80044ea:	f012 0f80 	tst.w	r2, #128	; 0x80
 80044ee:	f100 0504 	add.w	r5, r0, #4
 80044f2:	601d      	str	r5, [r3, #0]
 80044f4:	d001      	beq.n	80044fa <_printf_i+0x15e>
 80044f6:	6803      	ldr	r3, [r0, #0]
 80044f8:	e002      	b.n	8004500 <_printf_i+0x164>
 80044fa:	0655      	lsls	r5, r2, #25
 80044fc:	d5fb      	bpl.n	80044f6 <_printf_i+0x15a>
 80044fe:	8803      	ldrh	r3, [r0, #0]
 8004500:	07d0      	lsls	r0, r2, #31
 8004502:	bf44      	itt	mi
 8004504:	f042 0220 	orrmi.w	r2, r2, #32
 8004508:	6022      	strmi	r2, [r4, #0]
 800450a:	b91b      	cbnz	r3, 8004514 <_printf_i+0x178>
 800450c:	6822      	ldr	r2, [r4, #0]
 800450e:	f022 0220 	bic.w	r2, r2, #32
 8004512:	6022      	str	r2, [r4, #0]
 8004514:	2210      	movs	r2, #16
 8004516:	e7b1      	b.n	800447c <_printf_i+0xe0>
 8004518:	4675      	mov	r5, lr
 800451a:	fbb3 f0f2 	udiv	r0, r3, r2
 800451e:	fb02 3310 	mls	r3, r2, r0, r3
 8004522:	5ccb      	ldrb	r3, [r1, r3]
 8004524:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004528:	4603      	mov	r3, r0
 800452a:	2800      	cmp	r0, #0
 800452c:	d1f5      	bne.n	800451a <_printf_i+0x17e>
 800452e:	e7b7      	b.n	80044a0 <_printf_i+0x104>
 8004530:	6808      	ldr	r0, [r1, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004538:	6949      	ldr	r1, [r1, #20]
 800453a:	d004      	beq.n	8004546 <_printf_i+0x1aa>
 800453c:	1d10      	adds	r0, r2, #4
 800453e:	6018      	str	r0, [r3, #0]
 8004540:	6813      	ldr	r3, [r2, #0]
 8004542:	6019      	str	r1, [r3, #0]
 8004544:	e007      	b.n	8004556 <_printf_i+0x1ba>
 8004546:	f010 0f40 	tst.w	r0, #64	; 0x40
 800454a:	f102 0004 	add.w	r0, r2, #4
 800454e:	6018      	str	r0, [r3, #0]
 8004550:	6813      	ldr	r3, [r2, #0]
 8004552:	d0f6      	beq.n	8004542 <_printf_i+0x1a6>
 8004554:	8019      	strh	r1, [r3, #0]
 8004556:	2300      	movs	r3, #0
 8004558:	4675      	mov	r5, lr
 800455a:	6123      	str	r3, [r4, #16]
 800455c:	e7b1      	b.n	80044c2 <_printf_i+0x126>
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	1d11      	adds	r1, r2, #4
 8004562:	6019      	str	r1, [r3, #0]
 8004564:	6815      	ldr	r5, [r2, #0]
 8004566:	2100      	movs	r1, #0
 8004568:	6862      	ldr	r2, [r4, #4]
 800456a:	4628      	mov	r0, r5
 800456c:	f000 f86a 	bl	8004644 <memchr>
 8004570:	b108      	cbz	r0, 8004576 <_printf_i+0x1da>
 8004572:	1b40      	subs	r0, r0, r5
 8004574:	6060      	str	r0, [r4, #4]
 8004576:	6863      	ldr	r3, [r4, #4]
 8004578:	6123      	str	r3, [r4, #16]
 800457a:	2300      	movs	r3, #0
 800457c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004580:	e79f      	b.n	80044c2 <_printf_i+0x126>
 8004582:	6923      	ldr	r3, [r4, #16]
 8004584:	462a      	mov	r2, r5
 8004586:	4639      	mov	r1, r7
 8004588:	4630      	mov	r0, r6
 800458a:	47c0      	blx	r8
 800458c:	3001      	adds	r0, #1
 800458e:	d0a2      	beq.n	80044d6 <_printf_i+0x13a>
 8004590:	6823      	ldr	r3, [r4, #0]
 8004592:	079b      	lsls	r3, r3, #30
 8004594:	d507      	bpl.n	80045a6 <_printf_i+0x20a>
 8004596:	2500      	movs	r5, #0
 8004598:	f104 0919 	add.w	r9, r4, #25
 800459c:	68e3      	ldr	r3, [r4, #12]
 800459e:	9a03      	ldr	r2, [sp, #12]
 80045a0:	1a9b      	subs	r3, r3, r2
 80045a2:	429d      	cmp	r5, r3
 80045a4:	db05      	blt.n	80045b2 <_printf_i+0x216>
 80045a6:	68e0      	ldr	r0, [r4, #12]
 80045a8:	9b03      	ldr	r3, [sp, #12]
 80045aa:	4298      	cmp	r0, r3
 80045ac:	bfb8      	it	lt
 80045ae:	4618      	movlt	r0, r3
 80045b0:	e793      	b.n	80044da <_printf_i+0x13e>
 80045b2:	2301      	movs	r3, #1
 80045b4:	464a      	mov	r2, r9
 80045b6:	4639      	mov	r1, r7
 80045b8:	4630      	mov	r0, r6
 80045ba:	47c0      	blx	r8
 80045bc:	3001      	adds	r0, #1
 80045be:	d08a      	beq.n	80044d6 <_printf_i+0x13a>
 80045c0:	3501      	adds	r5, #1
 80045c2:	e7eb      	b.n	800459c <_printf_i+0x200>
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1a7      	bne.n	8004518 <_printf_i+0x17c>
 80045c8:	780b      	ldrb	r3, [r1, #0]
 80045ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045d2:	e765      	b.n	80044a0 <_printf_i+0x104>
 80045d4:	080047a6 	.word	0x080047a6
 80045d8:	08004795 	.word	0x08004795

080045dc <_read_r>:
 80045dc:	b538      	push	{r3, r4, r5, lr}
 80045de:	4605      	mov	r5, r0
 80045e0:	4608      	mov	r0, r1
 80045e2:	4611      	mov	r1, r2
 80045e4:	2200      	movs	r2, #0
 80045e6:	4c05      	ldr	r4, [pc, #20]	; (80045fc <_read_r+0x20>)
 80045e8:	6022      	str	r2, [r4, #0]
 80045ea:	461a      	mov	r2, r3
 80045ec:	f7fe ff0e 	bl	800340c <_read>
 80045f0:	1c43      	adds	r3, r0, #1
 80045f2:	d102      	bne.n	80045fa <_read_r+0x1e>
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	b103      	cbz	r3, 80045fa <_read_r+0x1e>
 80045f8:	602b      	str	r3, [r5, #0]
 80045fa:	bd38      	pop	{r3, r4, r5, pc}
 80045fc:	200001a0 	.word	0x200001a0

08004600 <_fstat_r>:
 8004600:	b538      	push	{r3, r4, r5, lr}
 8004602:	2300      	movs	r3, #0
 8004604:	4c06      	ldr	r4, [pc, #24]	; (8004620 <_fstat_r+0x20>)
 8004606:	4605      	mov	r5, r0
 8004608:	4608      	mov	r0, r1
 800460a:	4611      	mov	r1, r2
 800460c:	6023      	str	r3, [r4, #0]
 800460e:	f7fe ff52 	bl	80034b6 <_fstat>
 8004612:	1c43      	adds	r3, r0, #1
 8004614:	d102      	bne.n	800461c <_fstat_r+0x1c>
 8004616:	6823      	ldr	r3, [r4, #0]
 8004618:	b103      	cbz	r3, 800461c <_fstat_r+0x1c>
 800461a:	602b      	str	r3, [r5, #0]
 800461c:	bd38      	pop	{r3, r4, r5, pc}
 800461e:	bf00      	nop
 8004620:	200001a0 	.word	0x200001a0

08004624 <_isatty_r>:
 8004624:	b538      	push	{r3, r4, r5, lr}
 8004626:	2300      	movs	r3, #0
 8004628:	4c05      	ldr	r4, [pc, #20]	; (8004640 <_isatty_r+0x1c>)
 800462a:	4605      	mov	r5, r0
 800462c:	4608      	mov	r0, r1
 800462e:	6023      	str	r3, [r4, #0]
 8004630:	f7fe ff50 	bl	80034d4 <_isatty>
 8004634:	1c43      	adds	r3, r0, #1
 8004636:	d102      	bne.n	800463e <_isatty_r+0x1a>
 8004638:	6823      	ldr	r3, [r4, #0]
 800463a:	b103      	cbz	r3, 800463e <_isatty_r+0x1a>
 800463c:	602b      	str	r3, [r5, #0]
 800463e:	bd38      	pop	{r3, r4, r5, pc}
 8004640:	200001a0 	.word	0x200001a0

08004644 <memchr>:
 8004644:	b510      	push	{r4, lr}
 8004646:	b2c9      	uxtb	r1, r1
 8004648:	4402      	add	r2, r0
 800464a:	4290      	cmp	r0, r2
 800464c:	4603      	mov	r3, r0
 800464e:	d101      	bne.n	8004654 <memchr+0x10>
 8004650:	2000      	movs	r0, #0
 8004652:	bd10      	pop	{r4, pc}
 8004654:	781c      	ldrb	r4, [r3, #0]
 8004656:	3001      	adds	r0, #1
 8004658:	428c      	cmp	r4, r1
 800465a:	d1f6      	bne.n	800464a <memchr+0x6>
 800465c:	4618      	mov	r0, r3
 800465e:	bd10      	pop	{r4, pc}

08004660 <_init>:
 8004660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004662:	bf00      	nop
 8004664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004666:	bc08      	pop	{r3}
 8004668:	469e      	mov	lr, r3
 800466a:	4770      	bx	lr

0800466c <_fini>:
 800466c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800466e:	bf00      	nop
 8004670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004672:	bc08      	pop	{r3}
 8004674:	469e      	mov	lr, r3
 8004676:	4770      	bx	lr
