Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 12 22:14:10 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     39          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               44          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (965)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (187)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (965)
--------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: N3/eaten_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: S0/SNAKE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (187)
--------------------------------------------------
 There are 187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.065        0.000                      0                   14        0.244        0.000                      0                   14        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.065        0.000                      0                   14        0.244        0.000                      0                   14        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.065ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.608ns (23.344%)  route 1.996ns (76.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.556     5.077    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.533 r  N1/lfsr_out_reg[3]/Q
                         net (fo=17, routed)          1.491     7.024    N1/Q[3]
    SLICE_X45Y34         LUT4 (Prop_lut4_I0_O)        0.152     7.176 r  N1/lfsr_out[0]_i_1/O
                         net (fo=1, routed)           0.506     7.682    N1/p_0_out[0]
    SLICE_X45Y34         FDPE                                         r  N1/lfsr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.442    14.783    N1/CLK_IBUF_BUFG
    SLICE_X45Y34         FDPE                                         r  N1/lfsr_out_reg[0]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X45Y34         FDPE (Setup_fdpe_C_D)       -0.275    14.747    N1/lfsr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  7.065    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.456ns (29.716%)  route 1.079ns (70.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.560     5.081    N1/CLK_IBUF_BUFG
    SLICE_X45Y34         FDPE                                         r  N1/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.537 r  N1/lfsr_out_reg[0]/Q
                         net (fo=13, routed)          1.079     6.616    N1/Q[0]
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.438    14.779    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[1]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X45Y31         FDPE (Setup_fdpe_C_D)       -0.103    14.915    N1/lfsr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.456ns (31.209%)  route 1.005ns (68.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.558     5.079    N1/CLK_IBUF_BUFG
    SLICE_X45Y32         FDPE                                         r  N1/lfsr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  N1/lfsr_out_reg[5]/Q
                         net (fo=13, routed)          1.005     6.540    N1/Q[5]
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.441    14.782    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[6]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X45Y33         FDPE (Setup_fdpe_C_D)       -0.105    14.916    N1/lfsr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.325%)  route 0.864ns (53.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.561     5.082    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.366    A0/p_1_in
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.327     6.693 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.693    A0/cnt[1]_i_1_n_0
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.442    14.783    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.299    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X43Y35         FDCE (Setup_fdce_C_D)        0.075    15.122    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 S0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.325%)  route 0.864ns (53.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  S0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.370    S0/cnt_reg_n_0_[1]
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.327     6.697 r  S0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.697    S0/cnt[1]_i_1__0_n_0
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.075    15.126    S0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.456ns (33.593%)  route 0.901ns (66.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[6]/Q
                         net (fo=14, routed)          0.901     6.438    N1/Q[6]
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.441    14.782    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[7]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X45Y33         FDPE (Setup_fdpe_C_D)       -0.109    14.936    N1/lfsr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.908%)  route 0.850ns (65.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.556     5.077    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.533 r  N1/lfsr_out_reg[1]/Q
                         net (fo=13, routed)          0.850     6.384    N1/Q[1]
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.441    14.782    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X45Y33         FDPE (Setup_fdpe_C_D)       -0.103    14.918    N1/lfsr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.561     5.082    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.344    A0/cnt_reg_n_0_[0]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.468 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.468    A0/cnt[0]_i_1_n_0
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.442    14.783    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.299    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X43Y35         FDCE (Setup_fdce_C_D)        0.029    15.076    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 S0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  S0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.348    S0/cnt_reg_n_0_[0]
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.472 r  S0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.472    S0/cnt[0]_i_1__0_n_0
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.029    15.080    S0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.687%)  route 0.665ns (59.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.556     5.077    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.533 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          0.665     6.198    N1/Q[4]
    SLICE_X45Y32         FDPE                                         r  N1/lfsr_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.440    14.781    N1/CLK_IBUF_BUFG
    SLICE_X45Y32         FDPE                                         r  N1/lfsr_out_reg[5]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X45Y32         FDPE (Setup_fdpe_C_D)       -0.071    14.949    N1/lfsr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  8.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 S0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.871%)  route 0.123ns (35.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.563     1.446    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  S0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.123     1.697    S0/cnt_reg_n_0_[1]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.099     1.796 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.796    S0/SNAKE_CLK_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  S0/SNAKE_CLK_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.091     1.552    S0/SNAKE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.502%)  route 0.125ns (35.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.125     1.695    A0/p_1_in
    SLICE_X43Y36         LUT3 (Prop_lut3_I0_O)        0.099     1.794 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.794    A0/PIXEL_CLK_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     1.955    A0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.091     1.548    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.596%)  route 0.224ns (61.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.440    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  N1/lfsr_out_reg[3]/Q
                         net (fo=17, routed)          0.224     1.805    N1/Q[3]
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.952    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[4]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y31         FDPE (Hold_fdpe_C_D)         0.070     1.510    N1/lfsr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.022%)  route 0.250ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          0.250     1.834    N1/Q[2]
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.952    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[3]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X45Y31         FDPE (Hold_fdpe_C_D)         0.066     1.520    N1/lfsr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.161%)  route 0.272ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.440    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  N1/lfsr_out_reg[4]/Q
                         net (fo=16, routed)          0.272     1.853    N1/Q[4]
    SLICE_X45Y32         FDPE                                         r  N1/lfsr_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.826     1.953    N1/CLK_IBUF_BUFG
    SLICE_X45Y32         FDPE                                         r  N1/lfsr_out_reg[5]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X45Y32         FDPE (Hold_fdpe_C_D)         0.057     1.512    N1/lfsr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 S0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.563     1.446    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  S0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    S0/cnt_reg_n_0_[0]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.044     1.906 r  S0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.906    S0/cnt[1]_i_1__0_n_0
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.107     1.553    S0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.858    A0/cnt_reg_n_0_[0]
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.044     1.902 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    A0/cnt[1]_i_1_n_0
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     1.955    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.107     1.549    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 S0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.563     1.446    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  S0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    S0/cnt_reg_n_0_[0]
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  S0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    S0/cnt[0]_i_1__0_n_0
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.091     1.537    S0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.858    A0/cnt_reg_n_0_[0]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.903 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    A0/cnt[0]_i_1_n_0
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     1.955    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.091     1.533    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 N1/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.235%)  route 0.341ns (70.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.440    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  N1/lfsr_out_reg[1]/Q
                         net (fo=13, routed)          0.341     1.922    N1/Q[1]
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.827     1.954    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X45Y33         FDPE (Hold_fdpe_C_D)         0.063     1.519    N1/lfsr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y35   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y35   A0/cnt_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y34   N1/lfsr_out_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y31   N1/lfsr_out_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y33   N1/lfsr_out_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y31   N1/lfsr_out_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y31   N1/lfsr_out_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y32   N1/lfsr_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   N1/lfsr_out_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   N1/lfsr_out_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y31   N1/lfsr_out_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y31   N1/lfsr_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   N1/lfsr_out_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   N1/lfsr_out_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y31   N1/lfsr_out_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y31   N1/lfsr_out_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.846ns  (logic 5.192ns (37.497%)  route 8.654ns (62.503%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.310     6.752    N3/RST_IBUF
    SLICE_X41Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.876 r  N3/RED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.151     7.027    A1/RED[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.151 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.192    10.343    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.846 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.846    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.808ns  (logic 5.061ns (36.649%)  route 8.748ns (63.351%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.327     6.768    A1/RST_IBUF
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.421    10.313    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.808 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.808    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.713ns  (logic 5.209ns (37.982%)  route 8.505ns (62.018%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.310     6.752    N3/RST_IBUF
    SLICE_X41Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.876 r  N3/RED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.151     7.027    A1/RED[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.151 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.043    10.194    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.713 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.713    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.692ns  (logic 5.084ns (37.133%)  route 8.607ns (62.867%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.327     6.768    A1/RST_IBUF
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.281    10.173    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.692 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.692    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.665ns  (logic 5.213ns (38.151%)  route 8.451ns (61.849%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.310     6.752    N3/RST_IBUF
    SLICE_X41Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.876 r  N3/RED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.151     7.027    A1/RED[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.151 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.990    10.141    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.665 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.665    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.579ns  (logic 5.213ns (38.391%)  route 8.366ns (61.609%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.310     6.752    N3/RST_IBUF
    SLICE_X41Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.876 r  N3/RED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.151     7.027    A1/RED[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.151 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.904    10.055    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.579 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.579    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.407ns  (logic 5.090ns (37.966%)  route 8.317ns (62.034%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.327     6.768    A1/RST_IBUF
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.990     9.882    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.407 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.407    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.223ns  (logic 5.069ns (38.332%)  route 8.154ns (61.668%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.327     6.768    A1/RST_IBUF
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.892 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.827     9.720    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.223 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.223    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.108ns  (logic 6.032ns (49.820%)  route 6.076ns (50.180%))
  Logic Levels:           24  (CARRY4=18 FDPE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[1]/C
    SLICE_X37Y33         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  N2/lfsr_out_reg[1]/Q
                         net (fo=10, routed)          1.174     1.593    N2/Q[1]
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.299     1.892 r  N2/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000     1.892    N3/i__carry_i_22_0[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.290 r  N3/rand_int3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.290    N3/rand_int3_inferred__0/i__carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.512 r  N3/rand_int3_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.789     3.301    N3/rand_int3_inferred__0/i__carry__0_n_7
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.328     3.629 r  N3/i___54_carry_i_1/O
                         net (fo=2, routed)           0.690     4.319    N3/i___54_carry_i_1_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.327     4.646 r  N3/i___54_carry_i_4/O
                         net (fo=1, routed)           0.000     4.646    N3/i___54_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.047 r  N3/rand_int3_inferred__0/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000     5.047    N3/rand_int3_inferred__0/i___54_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  N3/rand_int3_inferred__0/i___54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.161    N3/rand_int3_inferred__0/i___54_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  N3/rand_int3_inferred__0/i___54_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.275    N3/rand_int3_inferred__0/i___54_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  N3/rand_int3_inferred__0/i___54_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.389    N3/rand_int3_inferred__0/i___54_carry__2_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  N3/rand_int3_inferred__0/i___54_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.503    N3/rand_int3_inferred__0/i___54_carry__3_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  N3/rand_int3_inferred__0/i___54_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.617    N3/rand_int3_inferred__0/i___54_carry__4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  N3/rand_int3_inferred__0/i___54_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.731    N3/rand_int3_inferred__0/i___54_carry__5_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.953 r  N3/rand_int3_inferred__0/i___54_carry__6/O[0]
                         net (fo=55, routed)          2.077     8.029    N3/rand_int3_inferred__0/i___54_carry__6_n_7
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.299     8.328 r  N3/i__carry_i_7/O
                         net (fo=1, routed)           0.352     8.680    N3/i__carry_i_7_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.260 r  N3/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     9.260    N3/i__carry_i_5__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  N3/i__carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     9.374    N3/i__carry__0_i_5__1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  N3/i__carry__1_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     9.488    N3/i__carry__1_i_5__3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  N3/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.602    N3/i__carry__2_i_5__0_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  N3/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.716    N3/i__carry__3_i_5__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.944 f  N3/i__carry__4_i_5__0/CO[2]
                         net (fo=9, routed)           0.994    10.939    N3/i__carry__4_i_5__0_n_1
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.313    11.252 r  N3/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    11.252    N3/i__carry__5_i_3__0_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.785 r  N3/rand_int_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.785    N3/rand_int_inferred__0/i__carry__5_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.108 r  N3/rand_int_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    12.108    N3/rand_int_inferred__0/i__carry__6_n_6
    SLICE_X34Y41         LDCE                                         r  N3/yFood_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N3/yFood_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.100ns  (logic 6.024ns (49.787%)  route 6.076ns (50.213%))
  Logic Levels:           24  (CARRY4=18 FDPE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[1]/C
    SLICE_X37Y33         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  N2/lfsr_out_reg[1]/Q
                         net (fo=10, routed)          1.174     1.593    N2/Q[1]
    SLICE_X39Y32         LUT2 (Prop_lut2_I1_O)        0.299     1.892 r  N2/i__carry_i_2__5/O
                         net (fo=1, routed)           0.000     1.892    N3/i__carry_i_22_0[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.290 r  N3/rand_int3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.290    N3/rand_int3_inferred__0/i__carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.512 r  N3/rand_int3_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.789     3.301    N3/rand_int3_inferred__0/i__carry__0_n_7
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.328     3.629 r  N3/i___54_carry_i_1/O
                         net (fo=2, routed)           0.690     4.319    N3/i___54_carry_i_1_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.327     4.646 r  N3/i___54_carry_i_4/O
                         net (fo=1, routed)           0.000     4.646    N3/i___54_carry_i_4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.047 r  N3/rand_int3_inferred__0/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000     5.047    N3/rand_int3_inferred__0/i___54_carry_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  N3/rand_int3_inferred__0/i___54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.161    N3/rand_int3_inferred__0/i___54_carry__0_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  N3/rand_int3_inferred__0/i___54_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.275    N3/rand_int3_inferred__0/i___54_carry__1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  N3/rand_int3_inferred__0/i___54_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.389    N3/rand_int3_inferred__0/i___54_carry__2_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  N3/rand_int3_inferred__0/i___54_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.503    N3/rand_int3_inferred__0/i___54_carry__3_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.617 r  N3/rand_int3_inferred__0/i___54_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.617    N3/rand_int3_inferred__0/i___54_carry__4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.731 r  N3/rand_int3_inferred__0/i___54_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.731    N3/rand_int3_inferred__0/i___54_carry__5_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.953 r  N3/rand_int3_inferred__0/i___54_carry__6/O[0]
                         net (fo=55, routed)          2.077     8.029    N3/rand_int3_inferred__0/i___54_carry__6_n_7
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.299     8.328 r  N3/i__carry_i_7/O
                         net (fo=1, routed)           0.352     8.680    N3/i__carry_i_7_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.260 r  N3/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     9.260    N3/i__carry_i_5__2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.374 r  N3/i__carry__0_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     9.374    N3/i__carry__0_i_5__1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.488 r  N3/i__carry__1_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     9.488    N3/i__carry__1_i_5__3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.602 r  N3/i__carry__2_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.602    N3/i__carry__2_i_5__0_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.716 r  N3/i__carry__3_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.716    N3/i__carry__3_i_5__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.944 f  N3/i__carry__4_i_5__0/CO[2]
                         net (fo=9, routed)           0.994    10.939    N3/i__carry__4_i_5__0_n_1
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.313    11.252 r  N3/i__carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    11.252    N3/i__carry__5_i_3__0_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.785 r  N3/rand_int_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.785    N3/rand_int_inferred__0/i__carry__5_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.100 r  N3/rand_int_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    12.100    N3/rand_int_inferred__0/i__carry__6_n_4
    SLICE_X34Y41         LDCE                                         r  N3/yFood_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N2/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[0]/C
    SLICE_X37Y33         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  N2/lfsr_out_reg[0]/Q
                         net (fo=9, routed)           0.092     0.233    N2/Q[0]
    SLICE_X37Y33         FDPE                                         r  N2/lfsr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.260%)  route 0.169ns (50.740%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[4]/C
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  N2/lfsr_out_reg[4]/Q
                         net (fo=10, routed)          0.169     0.333    N2/Q[4]
    SLICE_X37Y34         FDPE                                         r  N2/lfsr_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  A1/countX_reg[1]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  A1/countX_reg[1]/Q
                         net (fo=12, routed)          0.088     0.236    A1/countX_reg[9]_0[1]
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.098     0.334 r  A1/countX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.334    A1/countX[4]_i_1_n_0
    SLICE_X42Y38         FDCE                                         r  A1/countX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.227ns (65.897%)  route 0.117ns (34.103%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[1]/C
    SLICE_X37Y33         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  N2/lfsr_out_reg[1]/Q
                         net (fo=10, routed)          0.117     0.245    N2/Q[1]
    SLICE_X37Y33         LUT4 (Prop_lut4_I3_O)        0.099     0.344 r  N2/p_0_out/O
                         net (fo=1, routed)           0.000     0.344    N2/p_0_out_n_0
    SLICE_X37Y33         FDPE                                         r  N2/lfsr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.164ns (45.108%)  route 0.200ns (54.892%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[3]/C
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  N2/lfsr_out_reg[3]/Q
                         net (fo=10, routed)          0.200     0.364    N2/Q[3]
    SLICE_X38Y34         FDPE                                         r  N2/lfsr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xSnake_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  S1/xSnake_reg[31]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  S1/xSnake_reg[31]/Q
                         net (fo=7, routed)           0.180     0.321    S1/X_SNAKE[4]
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.366 r  S1/xSnake[31]_i_1/O
                         net (fo=1, routed)           0.000     0.366    S1/xSnake[31]_i_1_n_0
    SLICE_X39Y42         FDCE                                         r  S1/xSnake_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.298%)  route 0.184ns (49.702%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE                         0.000     0.000 r  A1/countX_reg[8]/C
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countX_reg[8]/Q
                         net (fo=15, routed)          0.184     0.325    A1/countX_reg[9]_0[8]
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.370 r  A1/countX[9]_i_1/O
                         net (fo=1, routed)           0.000     0.370    A1/countX[9]_i_1_n_0
    SLICE_X43Y39         FDCE                                         r  A1/countX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[2]/C
    SLICE_X37Y34         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  N2/lfsr_out_reg[2]/Q
                         net (fo=9, routed)           0.236     0.377    N2/Q[2]
    SLICE_X38Y34         FDPE                                         r  N2/lfsr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.184ns (48.313%)  route 0.197ns (51.687%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE                         0.000     0.000 r  A1/countY_reg[0]/C
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[0]/Q
                         net (fo=13, routed)          0.197     0.338    A1/Q[0]
    SLICE_X40Y37         LUT5 (Prop_lut5_I2_O)        0.043     0.381 r  A1/countY[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    A1/countY[3]_i_1_n_0
    SLICE_X40Y37         FDCE                                         r  A1/countY_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N2/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            N2/lfsr_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.128ns (33.463%)  route 0.255ns (66.537%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDPE                         0.000     0.000 r  N2/lfsr_out_reg[1]/C
    SLICE_X37Y33         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  N2/lfsr_out_reg[1]/Q
                         net (fo=10, routed)          0.255     0.383    N2/Q[1]
    SLICE_X37Y34         FDPE                                         r  N2/lfsr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.044ns (50.953%)  route 3.893ns (49.047%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.569 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.569    N3/rand_int_carry_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.683 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    N3/rand_int_carry__0_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  N3/rand_int_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.017    N3/rand_int[9]
    SLICE_X44Y38         LDCE                                         r  N3/xFood_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 3.938ns (50.289%)  route 3.893ns (49.711%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.569 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.569    N3/rand_int_carry_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.683 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    N3/rand_int_carry__0_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.911 r  N3/rand_int_carry__1/CO[2]
                         net (fo=1, routed)           0.000    12.911    N3/rand_int[10]
    SLICE_X44Y38         LDCE                                         r  N3/xFood_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.826ns  (logic 3.933ns (50.257%)  route 3.893ns (49.743%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.569 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.569    N3/rand_int_carry_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.683 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.683    N3/rand_int_carry__0_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.906 r  N3/rand_int_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.906    N3/rand_int[8]
    SLICE_X44Y38         LDPE                                         r  N3/xFood_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 3.930ns (50.238%)  route 3.893ns (49.762%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.569 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.569    N3/rand_int_carry_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.903 r  N3/rand_int_carry__0/O[1]
                         net (fo=1, routed)           0.000    12.903    N3/rand_int[5]
    SLICE_X44Y37         LDPE                                         r  N3/xFood_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.802ns  (logic 3.909ns (50.104%)  route 3.893ns (49.896%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.569 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.569    N3/rand_int_carry_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.882 r  N3/rand_int_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.882    N3/rand_int[7]
    SLICE_X44Y37         LDPE                                         r  N3/xFood_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.728ns  (logic 3.835ns (49.626%)  route 3.893ns (50.374%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.569 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.569    N3/rand_int_carry_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.808 r  N3/rand_int_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.808    N3/rand_int[6]
    SLICE_X44Y37         LDCE                                         r  N3/xFood_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 3.819ns (49.522%)  route 3.893ns (50.478%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.569 r  N3/rand_int_carry/CO[3]
                         net (fo=1, routed)           0.000    12.569    N3/rand_int_carry_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.792 r  N3/rand_int_carry__0/O[0]
                         net (fo=1, routed)           0.000    12.792    N3/rand_int[4]
    SLICE_X44Y37         LDCE                                         r  N3/xFood_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 3.686ns (48.636%)  route 3.893ns (51.364%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.659 r  N3/rand_int_carry/O[3]
                         net (fo=1, routed)           0.000    12.659    N3/rand_int[3]
    SLICE_X44Y36         LDPE                                         r  N3/xFood_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 3.626ns (48.226%)  route 3.893ns (51.774%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.599 r  N3/rand_int_carry/O[2]
                         net (fo=1, routed)           0.000    12.599    N3/rand_int[2]
    SLICE_X44Y36         LDCE                                         r  N3/xFood_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 3.273ns (45.675%)  route 3.893ns (54.325%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.559     5.080    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          1.022     6.559    N1/Q[2]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  N1/rand_int3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.683    N3/rand_int3__45_carry_i_8_0[0]
    SLICE_X45Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.233 r  N3/rand_int3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.233    N3/rand_int3_carry_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.455 r  N3/rand_int3_carry__0/O[0]
                         net (fo=2, routed)           0.821     8.275    N3/rand_int3_carry__0_n_7
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.327     8.602 r  N3/rand_int3__45_carry_i_2/O
                         net (fo=2, routed)           0.872     9.474    N3/rand_int3__45_carry_i_2_n_0
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.332     9.806 r  N3/rand_int3__45_carry_i_6/O
                         net (fo=1, routed)           0.000     9.806    N3/rand_int3__45_carry_i_6_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.204 r  N3/rand_int3__45_carry/CO[3]
                         net (fo=1, routed)           0.000    10.204    N3/rand_int3__45_carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.538 f  N3/rand_int3__45_carry__0/O[1]
                         net (fo=2, routed)           1.178    11.716    N3/rand_int3__45_carry__0_n_6
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.303    12.019 r  N3/rand_int_carry_i_2/O
                         net (fo=1, routed)           0.000    12.019    N3/rand_int_carry_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.246 r  N3/rand_int_carry/O[1]
                         net (fo=1, routed)           0.000    12.246    N3/rand_int[1]
    SLICE_X44Y36         LDPE                                         r  N3/xFood_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N1/lfsr_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.422ns (56.864%)  route 0.320ns (43.136%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[6]/Q
                         net (fo=14, routed)          0.083     1.666    N1/Q[6]
    SLICE_X44Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.711 r  N1/rand_int3__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.711    N3/rand_int_carry__0_1[3]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.774 r  N3/rand_int3__45_carry__1/O[3]
                         net (fo=1, routed)           0.238     2.011    N3/rand_int3__45_carry__1_n_4
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.173     2.184 r  N3/rand_int_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.184    N3/rand_int[7]
    SLICE_X44Y37         LDPE                                         r  N3/xFood_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.433ns (56.902%)  route 0.328ns (43.098%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          0.145     1.729    N1/Q[2]
    SLICE_X44Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  N1/rand_int3__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.774    N3/rand_int_carry__0_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.844 r  N3/rand_int3__45_carry__1/O[0]
                         net (fo=1, routed)           0.183     2.026    N3/rand_int3__45_carry__1_n_7
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.177     2.203 r  N3/rand_int_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.203    N3/rand_int[4]
    SLICE_X44Y37         LDCE                                         r  N3/xFood_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.469ns (58.849%)  route 0.328ns (41.151%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          0.145     1.729    N1/Q[2]
    SLICE_X44Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  N1/rand_int3__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.774    N3/rand_int_carry__0_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.844 r  N3/rand_int3__45_carry__1/O[0]
                         net (fo=1, routed)           0.183     2.026    N3/rand_int3__45_carry__1_n_7
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.213     2.239 r  N3/rand_int_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.239    N3/rand_int[5]
    SLICE_X44Y37         LDPE                                         r  N3/xFood_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.433ns (54.300%)  route 0.364ns (45.700%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          0.182     1.765    N3/rand_int_carry__1_0[2]
    SLICE_X44Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  N3/rand_int3__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.810    N3/rand_int3__45_carry__0_i_8_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  N3/rand_int3__45_carry__0/O[0]
                         net (fo=1, routed)           0.183     2.063    N3/rand_int3__45_carry__0_n_7
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.177     2.240 r  N3/rand_int_carry/O[0]
                         net (fo=1, routed)           0.000     2.240    N3/rand_int[0]
    SLICE_X44Y36         LDCE                                         r  N3/xFood_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.469ns (56.274%)  route 0.364ns (43.726%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          0.182     1.765    N3/rand_int_carry__1_0[2]
    SLICE_X44Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  N3/rand_int3__45_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.810    N3/rand_int3__45_carry__0_i_8_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  N3/rand_int3__45_carry__0/O[0]
                         net (fo=1, routed)           0.183     2.063    N3/rand_int3__45_carry__0_n_7
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.213     2.276 r  N3/rand_int_carry/O[1]
                         net (fo=1, routed)           0.000     2.276    N3/rand_int[1]
    SLICE_X44Y36         LDPE                                         r  N3/xFood_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.837ns  (logic 0.509ns (60.816%)  route 0.328ns (39.184%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[2]/Q
                         net (fo=15, routed)          0.145     1.729    N1/Q[2]
    SLICE_X44Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  N1/rand_int3__45_carry__1_i_7/O
                         net (fo=1, routed)           0.000     1.774    N3/rand_int_carry__0_1[0]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.844 r  N3/rand_int3__45_carry__1/O[0]
                         net (fo=1, routed)           0.183     2.026    N3/rand_int3__45_carry__1_n_7
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.253     2.279 r  N3/rand_int_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.279    N3/rand_int[6]
    SLICE_X44Y37         LDCE                                         r  N3/xFood_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.843ns  (logic 0.525ns (62.245%)  route 0.318ns (37.755%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[6]/Q
                         net (fo=14, routed)          0.083     1.666    N1/Q[6]
    SLICE_X44Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.711 r  N1/rand_int3__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.711    N3/rand_int_carry__0_1[3]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.826 r  N3/rand_int3__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.826    N3/rand_int3__45_carry__1_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.871 r  N3/rand_int3__45_carry__2/CO[1]
                         net (fo=1, routed)           0.236     2.107    N3/rand_int3__45_carry__2_n_2
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.179     2.286 r  N3/rand_int_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.286    N3/rand_int[9]
    SLICE_X44Y38         LDCE                                         r  N3/xFood_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.528ns (62.255%)  route 0.320ns (37.745%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[6]/Q
                         net (fo=14, routed)          0.083     1.666    N1/Q[6]
    SLICE_X44Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.711 r  N1/rand_int3__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.711    N3/rand_int_carry__0_1[3]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.774 r  N3/rand_int3__45_carry__1/O[3]
                         net (fo=1, routed)           0.238     2.011    N3/rand_int3__45_carry__1_n_4
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.225     2.236 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.236    N3/rand_int_carry__0_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.290 r  N3/rand_int_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.290    N3/rand_int[8]
    SLICE_X44Y38         LDPE                                         r  N3/xFood_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.538ns (62.695%)  route 0.320ns (37.305%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.559     1.442    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  N1/lfsr_out_reg[6]/Q
                         net (fo=14, routed)          0.083     1.666    N1/Q[6]
    SLICE_X44Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.711 r  N1/rand_int3__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.711    N3/rand_int_carry__0_1[3]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.774 r  N3/rand_int3__45_carry__1/O[3]
                         net (fo=1, routed)           0.238     2.011    N3/rand_int3__45_carry__1_n_4
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.225     2.236 r  N3/rand_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.236    N3/rand_int_carry__0_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.300 r  N3/rand_int_carry__1/CO[2]
                         net (fo=1, routed)           0.000     2.300    N3/rand_int[10]
    SLICE_X44Y38         LDCE                                         r  N3/xFood_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/xFood_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.861ns  (logic 0.426ns (49.458%)  route 0.435ns (50.542%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.557     1.440    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  N1/lfsr_out_reg[3]/Q
                         net (fo=17, routed)          0.178     1.759    N3/rand_int_carry__1_0[3]
    SLICE_X44Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  N3/rand_int3__45_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.804    N3/rand_int3__45_carry__0_i_6_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.870 r  N3/rand_int3__45_carry__0/O[2]
                         net (fo=1, routed)           0.257     2.127    N3/rand_int3__45_carry__0_n_5
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.174     2.301 r  N3/rand_int_carry/O[2]
                         net (fo=1, routed)           0.000     2.301    N3/rand_int[2]
    SLICE_X44Y36         LDCE                                         r  N3/xFood_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.327ns  (logic 1.565ns (21.365%)  route 5.761ns (78.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=99, routed)          5.761     7.203    S0/RST_IBUF
    SLICE_X37Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.327 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000     7.327    S0/SNAKE_CLK_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  S0/SNAKE_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.211ns  (logic 1.441ns (19.987%)  route 5.770ns (80.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.770     7.211    S0/RST_IBUF
    SLICE_X37Y43         FDCE                                         f  S0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445     4.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.211ns  (logic 1.441ns (19.987%)  route 5.770ns (80.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          5.770     7.211    S0/RST_IBUF
    SLICE_X37Y43         FDCE                                         f  S0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.445     4.786    S0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  S0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.833ns  (logic 1.441ns (24.711%)  route 4.391ns (75.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          4.391     5.833    N1/RST_IBUF
    SLICE_X45Y34         FDPE                                         f  N1/lfsr_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.442     4.783    N1/CLK_IBUF_BUFG
    SLICE_X45Y34         FDPE                                         r  N1/lfsr_out_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.441ns (26.063%)  route 4.089ns (73.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          4.089     5.530    N1/RST_IBUF
    SLICE_X45Y31         FDPE                                         f  N1/lfsr_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.438     4.779    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.441ns (26.063%)  route 4.089ns (73.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          4.089     5.530    N1/RST_IBUF
    SLICE_X45Y31         FDPE                                         f  N1/lfsr_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.438     4.779    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.441ns (26.063%)  route 4.089ns (73.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          4.089     5.530    N1/RST_IBUF
    SLICE_X45Y31         FDPE                                         f  N1/lfsr_out_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.438     4.779    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.441ns (26.744%)  route 3.948ns (73.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          3.948     5.389    N1/RST_IBUF
    SLICE_X45Y32         FDPE                                         f  N1/lfsr_out_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.440     4.781    N1/CLK_IBUF_BUFG
    SLICE_X45Y32         FDPE                                         r  N1/lfsr_out_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 1.441ns (26.810%)  route 3.935ns (73.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          3.935     5.376    N1/RST_IBUF
    SLICE_X45Y33         FDPE                                         f  N1/lfsr_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.441     4.782    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[6]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 1.441ns (26.810%)  route 3.935ns (73.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=99, routed)          3.935     5.376    N1/RST_IBUF
    SLICE_X45Y33         FDPE                                         f  N1/lfsr_out_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.441     4.782    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.210ns (11.887%)  route 1.553ns (88.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=99, routed)          1.553     1.763    A0/RST_IBUF
    SLICE_X43Y35         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     1.955    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.210ns (11.887%)  route 1.553ns (88.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=99, routed)          1.553     1.763    A0/RST_IBUF
    SLICE_X43Y35         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     1.955    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.255ns (13.386%)  route 1.647ns (86.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=99, routed)          1.647     1.856    A0/RST_IBUF
    SLICE_X43Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.901 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.901    A0/PIXEL_CLK_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.828     1.955    A0/CLK_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.210ns (10.810%)  route 1.729ns (89.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=99, routed)          1.729     1.938    N1/RST_IBUF
    SLICE_X45Y33         FDPE                                         f  N1/lfsr_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.827     1.954    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.210ns (10.810%)  route 1.729ns (89.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=99, routed)          1.729     1.938    N1/RST_IBUF
    SLICE_X45Y33         FDPE                                         f  N1/lfsr_out_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.827     1.954    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.210ns (10.810%)  route 1.729ns (89.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=99, routed)          1.729     1.938    N1/RST_IBUF
    SLICE_X45Y33         FDPE                                         f  N1/lfsr_out_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.827     1.954    N1/CLK_IBUF_BUFG
    SLICE_X45Y33         FDPE                                         r  N1/lfsr_out_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.210ns (10.720%)  route 1.745ns (89.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=99, routed)          1.745     1.954    N1/RST_IBUF
    SLICE_X45Y32         FDPE                                         f  N1/lfsr_out_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.826     1.953    N1/CLK_IBUF_BUFG
    SLICE_X45Y32         FDPE                                         r  N1/lfsr_out_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.210ns (10.433%)  route 1.799ns (89.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=99, routed)          1.799     2.008    N1/RST_IBUF
    SLICE_X45Y31         FDPE                                         f  N1/lfsr_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.952    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.210ns (10.433%)  route 1.799ns (89.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=99, routed)          1.799     2.008    N1/RST_IBUF
    SLICE_X45Y31         FDPE                                         f  N1/lfsr_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.952    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            N1/lfsr_out_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.210ns (10.433%)  route 1.799ns (89.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=99, routed)          1.799     2.008    N1/RST_IBUF
    SLICE_X45Y31         FDPE                                         f  N1/lfsr_out_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.952    N1/CLK_IBUF_BUFG
    SLICE_X45Y31         FDPE                                         r  N1/lfsr_out_reg[4]/C





