/* SoC level DTS fixup file */

#define CONFIG_NUM_IRQ_PRIO_BITS	 ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define CONFIG_UART_NRF5_IRQ_PRI	 NORDIC_NRF_UART_40002000_IRQ_0_PRIORITY
#define CONFIG_UART_NRF5_BAUD_RATE	 NORDIC_NRF_UART_40002000_CURRENT_SPEED
#define CONFIG_UART_NRF5_NAME		 NORDIC_NRF_UART_40002000_LABEL

#define CONFIG_SPI_0_BASE_ADDRESS    NRF_NRF52_SPI_MASTER_40003000_BASE_ADDRESS
#define CONFIG_SPI_0_IRQ             NRF_NRF52_SPI_MASTER_40003000_IRQ_0
#define CONFIG_SPI_0_IRQ_PRI         NRF_NRF52_SPI_MASTER_40003000_IRQ_0_PRIORITY
#define CONFIG_SPI_0_NAME            NRF_NRF52_SPI_MASTER_40003000_LABEL
#define CONFIG_SPI0_NRF52_SCK_PIN    NRF_NRF52_SPI_MASTER_40003000_CLK_PIN
#define CONFIG_SPI0_NRF52_MOSI_PIN   NRF_NRF52_SPI_MASTER_40003000_MOSI_PIN
#define CONFIG_SPI0_NRF52_MISO_PIN   NRF_NRF52_SPI_MASTER_40003000_MISO_PIN

#define CONFIG_SPI_1_BASE_ADDRESS    NRF_NRF52_SPI_MASTER_40004000_BASE_ADDRESS
#define CONFIG_SPI_1_IRQ             NRF_NRF52_SPI_MASTER_40004000_IRQ_0
#define CONFIG_SPI_1_IRQ_PRI         NRF_NRF52_SPI_MASTER_40004000_IRQ_0_PRIORITY
#define CONFIG_SPI_1_NAME            NRF_NRF52_SPI_MASTER_40004000_LABEL
#define CONFIG_SPI1_NRF52_SCK_PIN    NRF_NRF52_SPI_MASTER_40004000_CLK_PIN
#define CONFIG_SPI1_NRF52_MOSI_PIN   NRF_NRF52_SPI_MASTER_40004000_MOSI_PIN
#define CONFIG_SPI1_NRF52_MISO_PIN   NRF_NRF52_SPI_MASTER_40004000_MISO_PIN

#define CONFIG_SPI_2_BASE_ADDRESS    NRF_NRF52_SPI_MASTER_40023000_BASE_ADDRESS
#define CONFIG_SPI_2_IRQ             NRF_NRF52_SPI_MASTER_40023000_IRQ_0
#define CONFIG_SPI_2_IRQ_PRI         NRF_NRF52_SPI_MASTER_40023000_IRQ_0_PRIORITY
#define CONFIG_SPI_2_NAME            NRF_NRF52_SPI_MASTER_40023000_LABEL
#define CONFIG_SPI2_NRF52_SCK_PIN    NRF_NRF52_SPI_MASTER_40023000_CLK_PIN
#define CONFIG_SPI2_NRF52_MOSI_PIN   NRF_NRF52_SPI_MASTER_40023000_MOSI_PIN
#define CONFIG_SPI2_NRF52_MISO_PIN   NRF_NRF52_SPI_MASTER_40023000_MISO_PIN

#define CONFIG_SPI_3_BASE_ADDRESS    NRF_NRF52_SPI_MASTER_4002F000_BASE_ADDRESS
#define CONFIG_SPI_3_IRQ             NRF_NRF52_SPI_MASTER_4002F000_IRQ_0
#define CONFIG_SPI_3_IRQ_PRI         NRF_NRF52_SPI_MASTER_4002F000_IRQ_0_PRIORITY
#define CONFIG_SPI_3_NAME            NRF_NRF52_SPI_MASTER_4002F000_LABEL
#define CONFIG_SPI3_NRF52_SCK_PIN    NRF_NRF52_SPI_MASTER_4002F000_CLK_PIN
#define CONFIG_SPI3_NRF52_MOSI_PIN   NRF_NRF52_SPI_MASTER_4002F000_MOSI_PIN
#define CONFIG_SPI3_NRF52_MISO_PIN   NRF_NRF52_SPI_MASTER_4002F000_MISO_PIN
#define CONFIG_SPI3_NRF52_CS_PIN     NRF_NRF52_SPI_MASTER_4002F000_CS_PIM

#define FLASH_DEV_NAME			     NRF_NRF52_FLASH_CONTROLLER_4001E000_LABEL

/* End of SoC Level DTS fixup file */
