/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  reg [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(celloutsig_1_0z ? in_data[190] : in_data[178]);
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_2z[2]);
  assign celloutsig_1_5z = ~((in_data[141] | celloutsig_1_4z) & celloutsig_1_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z[9] | celloutsig_0_5z) & celloutsig_0_1z);
  assign celloutsig_1_11z = celloutsig_1_3z[1] | ~(celloutsig_1_10z);
  assign celloutsig_1_1z = { in_data[124:121], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } & in_data[138:131];
  assign celloutsig_0_2z = { in_data[53:49], celloutsig_0_1z, celloutsig_0_1z } & in_data[84:78];
  assign celloutsig_1_6z = { in_data[147:124], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } >= { in_data[136:119], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[158:151], celloutsig_1_5z, celloutsig_1_4z } >= { celloutsig_1_3z[2], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_9z } >= { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_19z = { in_data[121:118], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_9z } >= { celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_0_7z = { celloutsig_0_0z[7:6], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z } >= { celloutsig_0_0z[16], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_10z } >= { in_data[35], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_29z = in_data[22:19] >= { celloutsig_0_11z[2:1], celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[140:134] > in_data[107:101];
  assign celloutsig_1_12z = { celloutsig_1_1z[5:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_10z } > { in_data[100:96], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z } || { celloutsig_1_1z[1:0], celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } || { celloutsig_1_1z[5:1], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_5z = in_data[58:53] || celloutsig_0_0z[11:6];
  assign celloutsig_0_8z = { celloutsig_0_0z[3:2], celloutsig_0_6z } || { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_13z = celloutsig_0_3z < { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_2z[6:4], celloutsig_0_7z } < { celloutsig_0_2z[4:2], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[79:63] % { 1'h1, in_data[93:78] };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z[1], celloutsig_1_10z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_6z } % { 1'h1, in_data[175], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_0z[9:6], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z } % { 1'h1, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_6z } % { 1'h1, celloutsig_0_11z[1:0], celloutsig_0_5z };
  assign celloutsig_0_9z = | { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_10z = celloutsig_0_7z & celloutsig_0_6z;
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } >>> in_data[138:136];
  assign celloutsig_1_4z = ~((celloutsig_1_1z[6] & in_data[118]) | celloutsig_1_3z[1]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = celloutsig_0_2z[4:2];
  always_latch
    if (!clkin_data[0]) celloutsig_0_28z = 12'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_28z = { celloutsig_0_21z[13:7], 4'hf, celloutsig_0_20z };
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_1z[4]) | (celloutsig_1_1z[4] & celloutsig_1_4z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[9] & celloutsig_0_0z[12]) | (in_data[86] & in_data[72]));
  assign celloutsig_0_18z = ~((celloutsig_0_16z & celloutsig_0_17z) | (celloutsig_0_8z & celloutsig_0_1z));
  assign celloutsig_0_20z = ~((celloutsig_0_2z[4] & celloutsig_0_14z[0]) | (celloutsig_0_18z & celloutsig_0_17z));
  assign { celloutsig_0_21z[1:0], celloutsig_0_21z[2], celloutsig_0_21z[15:7] } = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, in_data[8:0] } ~^ { celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_20z, in_data[23:18], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_21z[6:3] = 4'hf;
  assign { out_data[130:128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
