Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 22 16:24:44 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainTopModule_timing_summary_routed.rpt -rpx MainTopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : MainTopModule
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: D1/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: D2/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: D3/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: D4/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: D5/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: D6/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: D7/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: L2/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L3/temp_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: L3/temp_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.361        0.000                      0                   97        0.202        0.000                      0                   97        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                5.361        0.000                      0                   97        0.202        0.000                      0                   97        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.120ns (27.450%)  route 2.960ns (72.550%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.891     9.228    L2/clk_out
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.851    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[17]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.589    L2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.120ns (27.450%)  route 2.960ns (72.550%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.891     9.228    L2/clk_out
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.851    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[18]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.589    L2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.120ns (27.450%)  route 2.960ns (72.550%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.891     9.228    L2/clk_out
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.851    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[19]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.589    L2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.120ns (27.450%)  route 2.960ns (72.550%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.891     9.228    L2/clk_out
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.851    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.589    L2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.120ns (28.414%)  route 2.822ns (71.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.752     9.090    L2/clk_out
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.851    L2/mclk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[13]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524    14.564    L2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.120ns (28.414%)  route 2.822ns (71.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.752     9.090    L2/clk_out
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.851    L2/mclk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[14]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524    14.564    L2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.120ns (28.414%)  route 2.822ns (71.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.752     9.090    L2/clk_out
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.851    L2/mclk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[15]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524    14.564    L2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.120ns (28.414%)  route 2.822ns (71.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.752     9.090    L2/clk_out
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.851    L2/mclk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[16]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524    14.564    L2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.120ns (29.031%)  route 2.738ns (70.969%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.668     9.006    L2/clk_out
    SLICE_X64Y88         FDRE                                         r  L2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.850    L2/mclk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  L2/count_reg[10]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y88         FDRE (Setup_fdre_C_R)       -0.524    14.563    L2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 L2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.120ns (29.031%)  route 2.738ns (70.969%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.622     5.148    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  L2/count_reg[20]/Q
                         net (fo=2, routed)           1.360     7.026    L2/count[20]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.152     7.178 f  L2/count[20]_i_7/O
                         net (fo=1, routed)           0.301     7.479    L2/count[20]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.326     7.805 f  L2/count[20]_i_4/O
                         net (fo=1, routed)           0.409     8.213    L2/count[20]_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.337 r  L2/count[20]_i_3/O
                         net (fo=21, routed)          0.668     9.006    L2/clk_out
    SLICE_X64Y88         FDRE                                         r  L2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.850    L2/mclk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  L2/count_reg[11]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y88         FDRE (Setup_fdre_C_R)       -0.524    14.563    L2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 D7/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D6/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.607%)  route 0.149ns (51.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.475    D7/mclk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  D7/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  D7/Q_reg/Q
                         net (fo=14, routed)          0.149     1.765    D6/Q_7
    SLICE_X62Y88         FDRE                                         r  D6/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.991    D6/mclk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  D6/Q_reg/C
                         clock pessimism             -0.500     1.491    
    SLICE_X62Y88         FDRE (Hold_fdre_C_D)         0.072     1.563    D6/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 L2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.474    L2/mclk_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  L2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  L2/count_reg[0]/Q
                         net (fo=3, routed)           0.110     1.725    L2/count[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.883 r  L2/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.883    L2/data0[1]
    SLICE_X64Y86         FDRE                                         r  L2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.988    L2/mclk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  L2/count_reg[1]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134     1.622    L2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.474    U0/mclk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U0/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.733    U0/count_reg[11]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    U0/count_reg[8]_i_1_n_4
    SLICE_X61Y88         FDRE                                         r  U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.989    U0/mclk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  U0/count_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.105     1.579    U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.586     1.472    U0/mclk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U0/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.733    U0/count_reg[3]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  U0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.841    U0/count_reg[0]_i_2_n_4
    SLICE_X61Y86         FDRE                                         r  U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.855     1.986    U0/mclk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  U0/count_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.105     1.577    U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.587     1.473    U0/mclk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U0/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.734    U0/count_reg[7]
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    U0/count_reg[4]_i_1_n_4
    SLICE_X61Y87         FDRE                                         r  U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.987    U0/mclk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  U0/count_reg[7]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.105     1.578    U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 L2/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.474    L2/mclk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  L2/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  L2/clk_out_reg/Q
                         net (fo=3, routed)           0.168     1.784    L2/CLK
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  L2/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.829    L2/clk_out_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  L2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.989    L2/mclk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  L2/clk_out_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.091     1.565    L2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 L2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.474    L2/mclk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  L2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  L2/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.764    L2/count[7]
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  L2/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.874    L2/data0[7]
    SLICE_X64Y87         FDRE                                         r  L2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.989    L2/mclk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  L2/count_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.134     1.608    L2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 L2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.475    L2/mclk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  L2/count_reg[15]/Q
                         net (fo=2, routed)           0.126     1.765    L2/count[15]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  L2/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    L2/data0[15]
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.991    L2/mclk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  L2/count_reg[15]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.134     1.609    L2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 L2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.587     1.473    L2/mclk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  L2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  L2/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.764    L2/count[3]
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  L2/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.874    L2/data0[3]
    SLICE_X64Y86         FDRE                                         r  L2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.988    L2/mclk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  L2/count_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.134     1.607    L2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 L2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.476    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  L2/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.767    L2/count[19]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  L2/count_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.877    L2/data0[19]
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.992    L2/mclk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  L2/count_reg[19]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.134     1.610    L2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88    D0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88    D1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89    D2/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89    D3/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89    D4/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88    D5/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88    D6/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89    D7/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y87    L2/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88    U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88    U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    U0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    U0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86    U0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88    D0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88    D1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89    D2/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89    D3/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89    D4/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88    D5/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88    D6/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89    D7/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87    L2/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87    L2/count_reg[0]/C



