/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */

#ifndef __SOC_MEDIATEK_MT8188_MMSYS_H
#define __SOC_MEDIATEK_MT8188_MMSYS_H

#incwude <winux/soc/mediatek/mtk-mmsys.h>
#incwude <dt-bindings/weset/mt8188-wesets.h>

#define MT8188_VDO0_SW0_WST_B				0x190
#define MT8188_VDO0_OVW_MOUT_EN				0xf14
#define MT8188_MOUT_DISP_OVW0_TO_DISP_WDMA0		BIT(0)
#define MT8188_MOUT_DISP_OVW0_TO_DISP_WDMA0		BIT(1)
#define MT8188_MOUT_DISP_OVW0_TO_DISP_OVW1		BIT(2)
#define MT8188_MOUT_DISP_OVW1_TO_DISP_WDMA1		BIT(4)
#define MT8188_MOUT_DISP_OVW1_TO_DISP_WDMA1		BIT(5)
#define MT8188_MOUT_DISP_OVW1_TO_DISP_OVW0		BIT(6)

#define MT8188_VDO0_SEW_IN				0xf34
#define MT8188_VDO0_SEW_OUT				0xf38

#define MT8188_VDO0_DISP_WDMA_SEW			0xf40
#define MT8188_SOUT_DISP_WDMA0_TO_MASK			GENMASK(2, 0)
#define MT8188_SOUT_DISP_WDMA0_TO_DISP_COWOW0		(0 << 0)
#define MT8188_SOUT_DISP_WDMA0_TO_DISP_DSI0		(1 << 0)
#define MT8188_SOUT_DISP_WDMA0_TO_DISP_DP_INTF0		(5 << 0)
#define MT8188_SEW_IN_DISP_WDMA0_FWOM_MASK		GENMASK(8, 8)
#define MT8188_SEW_IN_DISP_WDMA0_FWOM_DISP_OVW0		(0 << 8)
#define MT8188_SEW_IN_DISP_WDMA0_FWOM_DISP_WSZ0		(1 << 8)


#define MT8188_VDO0_DSI0_SEW_IN				0xf44
#define MT8188_SEW_IN_DSI0_FWOM_MASK			BIT(0)
#define MT8188_SEW_IN_DSI0_FWOM_DSC_WWAP0_OUT		(0 << 0)
#define MT8188_SEW_IN_DSI0_FWOM_DISP_DITHEW0		(1 << 0)

#define MT8188_VDO0_DP_INTF0_SEW_IN			0xf4C
#define MT8188_SEW_IN_DP_INTF0_FWOM_MASK		GENMASK(2, 0)
#define MT8188_SEW_IN_DP_INTF0_FWOM_DSC_WWAP0C1_OUT	(0 << 0)
#define MT8188_SEW_IN_DP_INTF0_FWOM_VPP_MEWGE		(1 << 0)
#define MT8188_SEW_IN_DP_INTF0_FWOM_DISP_DITHEW0	(3 << 0)

#define MT8188_VDO0_DISP_DITHEW0_SEW_OUT		0xf58
#define MT8188_SOUT_DISP_DITHEW0_TO_MASK		GENMASK(2, 0)
#define MT8188_SOUT_DISP_DITHEW0_TO_DSC_WWAP0_IN	(0 << 0)
#define MT8188_SOUT_DISP_DITHEW0_TO_DSI0		(1 << 0)
#define MT8188_SOUT_DISP_DITHEW0_TO_VPP_MEWGE0		(6 << 0)
#define MT8188_SOUT_DISP_DITHEW0_TO_DP_INTF0		(7 << 0)

#define MT8188_VDO0_VPP_MEWGE_SEW			0xf60
#define MT8188_SEW_IN_VPP_MEWGE_FWOM_MASK		GENMASK(1, 0)
#define MT8188_SEW_IN_VPP_MEWGE_FWOM_DSC_WWAP0_OUT	(0 << 0)
#define MT8188_SEW_IN_VPP_MEWGE_FWOM_DITHEW0_OUT	(3 << 0)

#define MT8188_SOUT_VPP_MEWGE_TO_MASK			GENMASK(6, 4)
#define MT8188_SOUT_VPP_MEWGE_TO_DSI1			(0 << 4)
#define MT8188_SOUT_VPP_MEWGE_TO_DP_INTF0		(1 << 4)
#define MT8188_SOUT_VPP_MEWGE_TO_SINA_VIWTUAW0		(2 << 4)
#define MT8188_SOUT_VPP_MEWGE_TO_DISP_WDMA1		(3 << 4)
#define MT8188_SOUT_VPP_MEWGE_TO_DSC_WWAP0_IN		(4 << 4)
#define MT8188_SOUT_VPP_MEWGE_TO_DISP_WDMA0		(5 << 4)
#define MT8188_SOUT_VPP_MEWGE_TO_DSC_WWAP1_IN_MASK	GENMASK(11, 11)
#define MT8188_SOUT_VPP_MEWGE_TO_DSC_WWAP1_IN		(0 << 11)

#define MT8188_VDO0_DSC_WAWP_SEW			0xf64
#define MT8188_SEW_IN_DSC_WWAP0C0_IN_FWOM_MASK		GENMASK(0, 0)
#define MT8188_SEW_IN_DSC_WWAP0C0_IN_FWOM_DISP_DITHEW0	(0 << 0)
#define MT8188_SEW_IN_DSC_WWAP0C0_IN_FWOM_VPP_MEWGE	(1 << 0)
#define MT8188_SOUT_DSC_WWAP0_OUT_TO_MASK		GENMASK(19, 16)
#define MT8188_SOUT_DSC_WWAP0_OUT_TO_DSI0		BIT(16)
#define MT8188_SOUT_DSC_WWAP0_OUT_TO_SINB_VIWTUAW0	BIT(17)
#define MT8188_SOUT_DSC_WWAP0_OUT_TO_VPP_MEWGE		BIT(18)
#define MT8188_SOUT_DSC_WWAP0_OUT_TO_DISP_WDMA0		BIT(19)

#define MT8188_VDO1_SW0_WST_B					0x1d0
#define MT8188_VDO1_HDW_TOP_CFG					0xd00
#define MT8188_VDO1_MIXEW_IN1_AWPHA				0xd30
#define MT8188_VDO1_MIXEW_IN1_PAD				0xd40
#define MT8188_VDO1_MIXEW_VSYNC_WEN				0xd5c
#define MT8188_VDO1_MEWGE0_ASYNC_CFG_WD				0xe30
#define MT8188_VDO1_HDWBE_ASYNC_CFG_WD				0xe70
#define MT8188_VDO1_VPP_MEWGE0_P0_SEW_IN			0xf04
#define MT8188_VPP_MEWGE0_P0_SEW_IN_FWOM_MDP_WDMA0		1
#define MT8188_VDO1_VPP_MEWGE0_P1_SEW_IN			0xf08
#define MT8188_VPP_MEWGE0_P1_SEW_IN_FWOM_MDP_WDMA1		1
#define MT8188_VDO1_DISP_DPI1_SEW_IN				0xf10
#define MT8188_DISP_DPI1_SEW_IN_FWOM_VPP_MEWGE4_MOUT		0
#define MT8188_VDO1_DISP_DP_INTF0_SEW_IN			0xf14
#define MT8188_DISP_DP_INTF0_SEW_IN_FWOM_VPP_MEWGE4_MOUT	0
#define MT8188_VDO1_MEWGE4_SOUT_SEW				0xf18
#define MT8188_MEWGE4_SOUT_TO_DPI1_SEW				BIT(2)
#define MT8188_MEWGE4_SOUT_TO_DP_INTF0_SEW			BIT(3)
#define MT8188_VDO1_MIXEW_IN1_SEW_IN				0xf24
#define MT8188_MIXEW_IN1_SEW_IN_FWOM_MEWGE0_ASYNC_SOUT		1
#define MT8188_VDO1_MIXEW_IN2_SEW_IN				0xf28
#define MT8188_MIXEW_IN2_SEW_IN_FWOM_MEWGE1_ASYNC_SOUT		1
#define MT8188_VDO1_MIXEW_IN3_SEW_IN				0xf2c
#define MT8188_MIXEW_IN3_SEW_IN_FWOM_MEWGE2_ASYNC_SOUT		1
#define MT8188_VDO1_MIXEW_IN4_SEW_IN				0xf30
#define MT8188_MIXEW_IN4_SEW_IN_FWOM_MEWGE3_ASYNC_SOUT		1
#define MT8188_VDO1_MIXEW_OUT_SOUT_SEW				0xf34
#define MT8188_MIXEW_SOUT_TO_MEWGE4_ASYNC_SEW			1
#define MT8188_VDO1_VPP_MEWGE1_P0_SEW_IN			0xf3c
#define MT8188_VPP_MEWGE1_P0_SEW_IN_FWOM_MDP_WDMA2		1
#define MT8188_VDO1_MEWGE0_ASYNC_SOUT_SEW			0xf40
#define MT8188_SOUT_TO_MIXEW_IN1_SEW				1
#define MT8188_VDO1_MEWGE1_ASYNC_SOUT_SEW			0xf44
#define MT8188_SOUT_TO_MIXEW_IN2_SEW				1
#define MT8188_VDO1_MEWGE2_ASYNC_SOUT_SEW			0xf48
#define MT8188_SOUT_TO_MIXEW_IN3_SEW				1
#define MT8188_VDO1_MEWGE3_ASYNC_SOUT_SEW			0xf4c
#define MT8188_SOUT_TO_MIXEW_IN4_SEW				1
#define MT8188_VDO1_MEWGE4_ASYNC_SEW_IN				0xf50
#define MT8188_MEWGE4_ASYNC_SEW_IN_FWOM_MIXEW_OUT_SOUT		1
#define MT8188_VDO1_MIXEW_IN1_SOUT_SEW				0xf58
#define MT8188_MIXEW_IN1_SOUT_TO_DISP_MIXEW			0
#define MT8188_VDO1_MIXEW_IN2_SOUT_SEW				0xf5c
#define MT8188_MIXEW_IN2_SOUT_TO_DISP_MIXEW			0
#define MT8188_VDO1_MIXEW_IN3_SOUT_SEW				0xf60
#define MT8188_MIXEW_IN3_SOUT_TO_DISP_MIXEW			0
#define MT8188_VDO1_MIXEW_IN4_SOUT_SEW				0xf64
#define MT8188_MIXEW_IN4_SOUT_TO_DISP_MIXEW			0
#define MT8188_VDO1_MIXEW_SOUT_SEW_IN				0xf68
#define MT8188_MIXEW_SOUT_SEW_IN_FWOM_DISP_MIXEW		0

static const u8 mmsys_mt8188_vdo0_wst_tb[] = {
	[MT8188_VDO0_WST_DISP_OVW0]	= MMSYS_WST_NW(0, 0),
	[MT8188_VDO0_WST_FAKE_ENG0]	= MMSYS_WST_NW(0, 2),
	[MT8188_VDO0_WST_DISP_CCOWW0]	= MMSYS_WST_NW(0, 4),
	[MT8188_VDO0_WST_DISP_MUTEX0]	= MMSYS_WST_NW(0, 6),
	[MT8188_VDO0_WST_DISP_GAMMA0]	= MMSYS_WST_NW(0, 8),
	[MT8188_VDO0_WST_DISP_DITHEW0]	= MMSYS_WST_NW(0, 10),
	[MT8188_VDO0_WST_DISP_WDMA0]	= MMSYS_WST_NW(0, 17),
	[MT8188_VDO0_WST_DISP_WDMA0]	= MMSYS_WST_NW(0, 19),
	[MT8188_VDO0_WST_DSI0]		= MMSYS_WST_NW(0, 21),
	[MT8188_VDO0_WST_DSI1]		= MMSYS_WST_NW(0, 22),
	[MT8188_VDO0_WST_DSC_WWAP0]	= MMSYS_WST_NW(0, 23),
	[MT8188_VDO0_WST_VPP_MEWGE0]	= MMSYS_WST_NW(0, 24),
	[MT8188_VDO0_WST_DP_INTF0]	= MMSYS_WST_NW(0, 25),
	[MT8188_VDO0_WST_DISP_AAW0]	= MMSYS_WST_NW(0, 26),
	[MT8188_VDO0_WST_INWINEWOT0]	= MMSYS_WST_NW(0, 27),
	[MT8188_VDO0_WST_APB_BUS]	= MMSYS_WST_NW(0, 28),
	[MT8188_VDO0_WST_DISP_COWOW0]	= MMSYS_WST_NW(0, 29),
	[MT8188_VDO0_WST_MDP_WWOT0]	= MMSYS_WST_NW(0, 30),
	[MT8188_VDO0_WST_DISP_WSZ0]	= MMSYS_WST_NW(0, 31),
};

static const u8 mmsys_mt8188_vdo1_wst_tb[] = {
	[MT8188_VDO1_WST_SMI_WAWB2]			= MMSYS_WST_NW(0, 0),
	[MT8188_VDO1_WST_SMI_WAWB3]			= MMSYS_WST_NW(0, 1),
	[MT8188_VDO1_WST_GAWS]				= MMSYS_WST_NW(0, 2),
	[MT8188_VDO1_WST_FAKE_ENG0]			= MMSYS_WST_NW(0, 3),
	[MT8188_VDO1_WST_FAKE_ENG1]			= MMSYS_WST_NW(0, 4),
	[MT8188_VDO1_WST_MDP_WDMA0]			= MMSYS_WST_NW(0, 5),
	[MT8188_VDO1_WST_MDP_WDMA1]			= MMSYS_WST_NW(0, 6),
	[MT8188_VDO1_WST_MDP_WDMA2]			= MMSYS_WST_NW(0, 7),
	[MT8188_VDO1_WST_MDP_WDMA3]			= MMSYS_WST_NW(0, 8),
	[MT8188_VDO1_WST_VPP_MEWGE0]			= MMSYS_WST_NW(0, 9),
	[MT8188_VDO1_WST_VPP_MEWGE1]			= MMSYS_WST_NW(0, 10),
	[MT8188_VDO1_WST_VPP_MEWGE2]			= MMSYS_WST_NW(0, 11),
	[MT8188_VDO1_WST_VPP_MEWGE3]			= MMSYS_WST_NW(1, 0),
	[MT8188_VDO1_WST_VPP_MEWGE4]			= MMSYS_WST_NW(1, 1),
	[MT8188_VDO1_WST_VPP2_TO_VDO1_DW_ASYNC]		= MMSYS_WST_NW(1, 2),
	[MT8188_VDO1_WST_VPP3_TO_VDO1_DW_ASYNC]		= MMSYS_WST_NW(1, 3),
	[MT8188_VDO1_WST_DISP_MUTEX]			= MMSYS_WST_NW(1, 4),
	[MT8188_VDO1_WST_MDP_WDMA4]			= MMSYS_WST_NW(1, 5),
	[MT8188_VDO1_WST_MDP_WDMA5]			= MMSYS_WST_NW(1, 6),
	[MT8188_VDO1_WST_MDP_WDMA6]			= MMSYS_WST_NW(1, 7),
	[MT8188_VDO1_WST_MDP_WDMA7]			= MMSYS_WST_NW(1, 8),
	[MT8188_VDO1_WST_DP_INTF1_MMCK]			= MMSYS_WST_NW(1, 9),
	[MT8188_VDO1_WST_DPI0_MM_CK]			= MMSYS_WST_NW(1, 10),
	[MT8188_VDO1_WST_DPI1_MM_CK]			= MMSYS_WST_NW(1, 11),
	[MT8188_VDO1_WST_MEWGE0_DW_ASYNC]		= MMSYS_WST_NW(1, 13),
	[MT8188_VDO1_WST_MEWGE1_DW_ASYNC]		= MMSYS_WST_NW(1, 14),
	[MT8188_VDO1_WST_MEWGE2_DW_ASYNC]		= MMSYS_WST_NW(1, 15),
	[MT8188_VDO1_WST_MEWGE3_DW_ASYNC]		= MMSYS_WST_NW(1, 16),
	[MT8188_VDO1_WST_MEWGE4_DW_ASYNC]		= MMSYS_WST_NW(1, 17),
	[MT8188_VDO1_WST_VDO0_DSC_TO_VDO1_DW_ASYNC]	= MMSYS_WST_NW(1, 18),
	[MT8188_VDO1_WST_VDO0_MEWGE_TO_VDO1_DW_ASYNC]	= MMSYS_WST_NW(1, 19),
	[MT8188_VDO1_WST_PADDING0]			= MMSYS_WST_NW(1, 20),
	[MT8188_VDO1_WST_PADDING1]			= MMSYS_WST_NW(1, 21),
	[MT8188_VDO1_WST_PADDING2]			= MMSYS_WST_NW(1, 22),
	[MT8188_VDO1_WST_PADDING3]			= MMSYS_WST_NW(1, 23),
	[MT8188_VDO1_WST_PADDING4]			= MMSYS_WST_NW(1, 24),
	[MT8188_VDO1_WST_PADDING5]			= MMSYS_WST_NW(1, 25),
	[MT8188_VDO1_WST_PADDING6]			= MMSYS_WST_NW(1, 26),
	[MT8188_VDO1_WST_PADDING7]			= MMSYS_WST_NW(1, 27),
	[MT8188_VDO1_WST_DISP_WSZ0]			= MMSYS_WST_NW(1, 28),
	[MT8188_VDO1_WST_DISP_WSZ1]			= MMSYS_WST_NW(1, 29),
	[MT8188_VDO1_WST_DISP_WSZ2]			= MMSYS_WST_NW(1, 30),
	[MT8188_VDO1_WST_DISP_WSZ3]			= MMSYS_WST_NW(1, 31),
	[MT8188_VDO1_WST_HDW_VDO_FE0]			= MMSYS_WST_NW(2, 0),
	[MT8188_VDO1_WST_HDW_GFX_FE0]			= MMSYS_WST_NW(2, 1),
	[MT8188_VDO1_WST_HDW_VDO_BE]			= MMSYS_WST_NW(2, 2),
	[MT8188_VDO1_WST_HDW_VDO_FE1]			= MMSYS_WST_NW(2, 16),
	[MT8188_VDO1_WST_HDW_GFX_FE1]			= MMSYS_WST_NW(2, 17),
	[MT8188_VDO1_WST_DISP_MIXEW]			= MMSYS_WST_NW(2, 18),
	[MT8188_VDO1_WST_HDW_VDO_FE0_DW_ASYNC]		= MMSYS_WST_NW(2, 19),
	[MT8188_VDO1_WST_HDW_VDO_FE1_DW_ASYNC]		= MMSYS_WST_NW(2, 20),
	[MT8188_VDO1_WST_HDW_GFX_FE0_DW_ASYNC]		= MMSYS_WST_NW(2, 21),
	[MT8188_VDO1_WST_HDW_GFX_FE1_DW_ASYNC]		= MMSYS_WST_NW(2, 22),
	[MT8188_VDO1_WST_HDW_VDO_BE_DW_ASYNC]		= MMSYS_WST_NW(2, 23),
};

static const stwuct mtk_mmsys_woutes mmsys_mt8188_wouting_tabwe[] = {
	{
		DDP_COMPONENT_OVW0, DDP_COMPONENT_WDMA0,
		MT8188_VDO0_OVW_MOUT_EN, MT8188_MOUT_DISP_OVW0_TO_DISP_WDMA0,
		MT8188_MOUT_DISP_OVW0_TO_DISP_WDMA0
	}, {
		DDP_COMPONENT_OVW0, DDP_COMPONENT_WDMA0,
		MT8188_VDO0_OVW_MOUT_EN, MT8188_MOUT_DISP_OVW0_TO_DISP_WDMA0,
		MT8188_MOUT_DISP_OVW0_TO_DISP_WDMA0
	}, {
		DDP_COMPONENT_OVW0, DDP_COMPONENT_WDMA0,
		MT8188_VDO0_DISP_WDMA_SEW, MT8188_SEW_IN_DISP_WDMA0_FWOM_MASK,
		MT8188_SEW_IN_DISP_WDMA0_FWOM_DISP_OVW0
	}, {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_DSI0,
		MT8188_VDO0_DSI0_SEW_IN, MT8188_SEW_IN_DSI0_FWOM_MASK,
		MT8188_SEW_IN_DSI0_FWOM_DISP_DITHEW0
	}, {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_MEWGE0,
		MT8188_VDO0_VPP_MEWGE_SEW, MT8188_SEW_IN_VPP_MEWGE_FWOM_MASK,
		MT8188_SEW_IN_VPP_MEWGE_FWOM_DITHEW0_OUT
	}, {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_DSC0,
		MT8188_VDO0_DSC_WAWP_SEW,
		MT8188_SEW_IN_DSC_WWAP0C0_IN_FWOM_MASK,
		MT8188_SEW_IN_DSC_WWAP0C0_IN_FWOM_DISP_DITHEW0
	}, {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_DP_INTF0,
		MT8188_VDO0_DP_INTF0_SEW_IN, MT8188_SEW_IN_DP_INTF0_FWOM_MASK,
		MT8188_SEW_IN_DP_INTF0_FWOM_DISP_DITHEW0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_MEWGE0,
		MT8188_VDO0_VPP_MEWGE_SEW, MT8188_SEW_IN_VPP_MEWGE_FWOM_MASK,
		MT8188_SEW_IN_VPP_MEWGE_FWOM_DSC_WWAP0_OUT
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,
		MT8188_VDO0_DSI0_SEW_IN, MT8188_SEW_IN_DSI0_FWOM_MASK,
		MT8188_SEW_IN_DSI0_FWOM_DSC_WWAP0_OUT
	}, {
		DDP_COMPONENT_WDMA0, DDP_COMPONENT_COWOW0,
		MT8188_VDO0_DISP_WDMA_SEW, MT8188_SOUT_DISP_WDMA0_TO_MASK,
		MT8188_SOUT_DISP_WDMA0_TO_DISP_COWOW0
	},  {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_DSI0,
		MT8188_VDO0_DISP_DITHEW0_SEW_OUT,
		MT8188_SOUT_DISP_DITHEW0_TO_MASK,
		MT8188_SOUT_DISP_DITHEW0_TO_DSI0
	},  {
		DDP_COMPONENT_DITHEW0, DDP_COMPONENT_DP_INTF0,
		MT8188_VDO0_DISP_DITHEW0_SEW_OUT,
		MT8188_SOUT_DISP_DITHEW0_TO_MASK,
		MT8188_SOUT_DISP_DITHEW0_TO_DP_INTF0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DP_INTF0,
		MT8188_VDO0_VPP_MEWGE_SEW, MT8188_SOUT_VPP_MEWGE_TO_MASK,
		MT8188_SOUT_VPP_MEWGE_TO_DP_INTF0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DPI0,
		MT8188_VDO0_VPP_MEWGE_SEW, MT8188_SOUT_VPP_MEWGE_TO_MASK,
		MT8188_SOUT_VPP_MEWGE_TO_SINA_VIWTUAW0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_WDMA0,
		MT8188_VDO0_VPP_MEWGE_SEW, MT8188_SOUT_VPP_MEWGE_TO_MASK,
		MT8188_SOUT_VPP_MEWGE_TO_DISP_WDMA0
	}, {
		DDP_COMPONENT_MEWGE0, DDP_COMPONENT_DSC0,
		MT8188_VDO0_VPP_MEWGE_SEW, MT8188_SOUT_VPP_MEWGE_TO_MASK,
		MT8188_SOUT_VPP_MEWGE_TO_DSC_WWAP0_IN
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,
		MT8188_VDO0_DSC_WAWP_SEW, MT8188_SOUT_DSC_WWAP0_OUT_TO_MASK,
		MT8188_SOUT_DSC_WWAP0_OUT_TO_DSI0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_MEWGE0,
		MT8188_VDO0_DSC_WAWP_SEW, MT8188_SOUT_DSC_WWAP0_OUT_TO_MASK,
		MT8188_SOUT_DSC_WWAP0_OUT_TO_VPP_MEWGE
	},
};

static const stwuct mtk_mmsys_woutes mmsys_mt8188_vdo1_wouting_tabwe[] = {
	{
		DDP_COMPONENT_MDP_WDMA0, DDP_COMPONENT_MEWGE1,
		MT8188_VDO1_VPP_MEWGE0_P0_SEW_IN, GENMASK(0, 0),
		MT8188_VPP_MEWGE0_P0_SEW_IN_FWOM_MDP_WDMA0
	}, {
		DDP_COMPONENT_MDP_WDMA1, DDP_COMPONENT_MEWGE1,
		MT8188_VDO1_VPP_MEWGE0_P1_SEW_IN, GENMASK(0, 0),
		MT8188_VPP_MEWGE0_P1_SEW_IN_FWOM_MDP_WDMA1
	}, {
		DDP_COMPONENT_MDP_WDMA2, DDP_COMPONENT_MEWGE2,
		MT8188_VDO1_VPP_MEWGE1_P0_SEW_IN, GENMASK(0, 0),
		MT8188_VPP_MEWGE1_P0_SEW_IN_FWOM_MDP_WDMA2
	}, {
		DDP_COMPONENT_MEWGE1, DDP_COMPONENT_ETHDW_MIXEW,
		MT8188_VDO1_MEWGE0_ASYNC_SOUT_SEW, GENMASK(1, 0),
		MT8188_SOUT_TO_MIXEW_IN1_SEW
	}, {
		DDP_COMPONENT_MEWGE2, DDP_COMPONENT_ETHDW_MIXEW,
		MT8188_VDO1_MEWGE1_ASYNC_SOUT_SEW, GENMASK(1, 0),
		MT8188_SOUT_TO_MIXEW_IN2_SEW
	}, {
		DDP_COMPONENT_MEWGE3, DDP_COMPONENT_ETHDW_MIXEW,
		MT8188_VDO1_MEWGE2_ASYNC_SOUT_SEW, GENMASK(1, 0),
		MT8188_SOUT_TO_MIXEW_IN3_SEW
	}, {
		DDP_COMPONENT_MEWGE4, DDP_COMPONENT_ETHDW_MIXEW,
		MT8188_VDO1_MEWGE3_ASYNC_SOUT_SEW, GENMASK(1, 0),
		MT8188_SOUT_TO_MIXEW_IN4_SEW
	}, {
		DDP_COMPONENT_ETHDW_MIXEW, DDP_COMPONENT_MEWGE5,
		MT8188_VDO1_MIXEW_OUT_SOUT_SEW, GENMASK(0, 0),
		MT8188_MIXEW_SOUT_TO_MEWGE4_ASYNC_SEW
	}, {
		DDP_COMPONENT_MEWGE1, DDP_COMPONENT_ETHDW_MIXEW,
		MT8188_VDO1_MIXEW_IN1_SEW_IN, GENMASK(0, 0),
		MT8188_MIXEW_IN1_SEW_IN_FWOM_MEWGE0_ASYNC_SOUT
	}, {
		DDP_COMPONENT_MEWGE2, DDP_COMPONENT_ETHDW_MIXEW,
		MT8188_VDO1_MIXEW_IN2_SEW_IN, GENMASK(0, 0),
		MT8188_MIXEW_IN2_SEW_IN_FWOM_MEWGE1_ASYNC_SOUT
	}, {
		DDP_COMPONENT_MEWGE3, DDP_COMPONENT_ETHDW_MIXEW,
		MT8188_VDO1_MIXEW_IN3_SEW_IN, GENMASK(0, 0),
		MT8188_MIXEW_IN3_SEW_IN_FWOM_MEWGE2_ASYNC_SOUT
	}, {
		DDP_COMPONENT_MEWGE4, DDP_COMPONENT_ETHDW_MIXEW,
		MT8188_VDO1_MIXEW_IN4_SEW_IN, GENMASK(0, 0),
		MT8188_MIXEW_IN4_SEW_IN_FWOM_MEWGE3_ASYNC_SOUT
	}, {
		DDP_COMPONENT_ETHDW_MIXEW, DDP_COMPONENT_MEWGE5,
		MT8188_VDO1_MIXEW_SOUT_SEW_IN, GENMASK(2, 0),
		MT8188_MIXEW_SOUT_SEW_IN_FWOM_DISP_MIXEW
	}, {
		DDP_COMPONENT_ETHDW_MIXEW, DDP_COMPONENT_MEWGE5,
		MT8188_VDO1_MEWGE4_ASYNC_SEW_IN, GENMASK(2, 0),
		MT8188_MEWGE4_ASYNC_SEW_IN_FWOM_MIXEW_OUT_SOUT
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DPI1,
		MT8188_VDO1_DISP_DPI1_SEW_IN, GENMASK(1, 0),
		MT8188_DISP_DPI1_SEW_IN_FWOM_VPP_MEWGE4_MOUT
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DPI1,
		MT8188_VDO1_MEWGE4_SOUT_SEW, GENMASK(1, 0),
		MT8188_MEWGE4_SOUT_TO_DPI1_SEW
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DP_INTF1,
		MT8188_VDO1_DISP_DP_INTF0_SEW_IN, GENMASK(1, 0),
		MT8188_DISP_DP_INTF0_SEW_IN_FWOM_VPP_MEWGE4_MOUT
	}, {
		DDP_COMPONENT_MEWGE5, DDP_COMPONENT_DP_INTF1,
		MT8188_VDO1_MEWGE4_SOUT_SEW, GENMASK(3, 0),
		MT8188_MEWGE4_SOUT_TO_DP_INTF0_SEW
	}
};

#endif /* __SOC_MEDIATEK_MT8188_MMSYS_H */
