clk 1 bit bool
rst 1 bit sc_logic
vec_rsc_0_0_adra 6 bit_vector sc_lv
vec_rsc_0_0_da 64 bit_vector sc_lv
vec_rsc_0_0_wea 1 bit sc_logic
vec_rsc_0_0_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_0_lz 1 bit sc_logic
vec_rsc_0_1_adra 6 bit_vector sc_lv
vec_rsc_0_1_da 64 bit_vector sc_lv
vec_rsc_0_1_wea 1 bit sc_logic
vec_rsc_0_1_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_1_lz 1 bit sc_logic
vec_rsc_0_2_adra 6 bit_vector sc_lv
vec_rsc_0_2_da 64 bit_vector sc_lv
vec_rsc_0_2_wea 1 bit sc_logic
vec_rsc_0_2_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_2_lz 1 bit sc_logic
vec_rsc_0_3_adra 6 bit_vector sc_lv
vec_rsc_0_3_da 64 bit_vector sc_lv
vec_rsc_0_3_wea 1 bit sc_logic
vec_rsc_0_3_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_3_lz 1 bit sc_logic
vec_rsc_0_4_adra 6 bit_vector sc_lv
vec_rsc_0_4_da 64 bit_vector sc_lv
vec_rsc_0_4_wea 1 bit sc_logic
vec_rsc_0_4_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_4_lz 1 bit sc_logic
vec_rsc_0_5_adra 6 bit_vector sc_lv
vec_rsc_0_5_da 64 bit_vector sc_lv
vec_rsc_0_5_wea 1 bit sc_logic
vec_rsc_0_5_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_5_lz 1 bit sc_logic
vec_rsc_0_6_adra 6 bit_vector sc_lv
vec_rsc_0_6_da 64 bit_vector sc_lv
vec_rsc_0_6_wea 1 bit sc_logic
vec_rsc_0_6_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_6_lz 1 bit sc_logic
vec_rsc_0_7_adra 6 bit_vector sc_lv
vec_rsc_0_7_da 64 bit_vector sc_lv
vec_rsc_0_7_wea 1 bit sc_logic
vec_rsc_0_7_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_7_lz 1 bit sc_logic
vec_rsc_0_8_adra 6 bit_vector sc_lv
vec_rsc_0_8_da 64 bit_vector sc_lv
vec_rsc_0_8_wea 1 bit sc_logic
vec_rsc_0_8_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_8_lz 1 bit sc_logic
vec_rsc_0_9_adra 6 bit_vector sc_lv
vec_rsc_0_9_da 64 bit_vector sc_lv
vec_rsc_0_9_wea 1 bit sc_logic
vec_rsc_0_9_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_9_lz 1 bit sc_logic
vec_rsc_0_10_adra 6 bit_vector sc_lv
vec_rsc_0_10_da 64 bit_vector sc_lv
vec_rsc_0_10_wea 1 bit sc_logic
vec_rsc_0_10_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_10_lz 1 bit sc_logic
vec_rsc_0_11_adra 6 bit_vector sc_lv
vec_rsc_0_11_da 64 bit_vector sc_lv
vec_rsc_0_11_wea 1 bit sc_logic
vec_rsc_0_11_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_11_lz 1 bit sc_logic
vec_rsc_0_12_adra 6 bit_vector sc_lv
vec_rsc_0_12_da 64 bit_vector sc_lv
vec_rsc_0_12_wea 1 bit sc_logic
vec_rsc_0_12_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_12_lz 1 bit sc_logic
vec_rsc_0_13_adra 6 bit_vector sc_lv
vec_rsc_0_13_da 64 bit_vector sc_lv
vec_rsc_0_13_wea 1 bit sc_logic
vec_rsc_0_13_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_13_lz 1 bit sc_logic
vec_rsc_0_14_adra 6 bit_vector sc_lv
vec_rsc_0_14_da 64 bit_vector sc_lv
vec_rsc_0_14_wea 1 bit sc_logic
vec_rsc_0_14_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_14_lz 1 bit sc_logic
vec_rsc_0_15_adra 6 bit_vector sc_lv
vec_rsc_0_15_da 64 bit_vector sc_lv
vec_rsc_0_15_wea 1 bit sc_logic
vec_rsc_0_15_qa 64 bit_vector sc_lv
vec_rsc_triosy_0_15_lz 1 bit sc_logic
p_rsc_dat 64 bit_vector sc_lv
p_rsc_triosy_lz 1 bit sc_logic
r_rsc_dat 64 bit_vector sc_lv
r_rsc_triosy_lz 1 bit sc_logic
