--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.722(R)|    2.893(R)|clk               |   0.000|
flashData<0> |   -0.400(R)|    3.791(R)|clk               |   0.000|
flashData<1> |   -0.486(R)|    3.860(R)|clk               |   0.000|
flashData<2> |   -0.557(R)|    3.919(R)|clk               |   0.000|
flashData<3> |   -0.458(R)|    3.840(R)|clk               |   0.000|
flashData<4> |    0.179(R)|    3.328(R)|clk               |   0.000|
flashData<5> |   -0.159(R)|    3.598(R)|clk               |   0.000|
flashData<6> |   -0.311(R)|    3.721(R)|clk               |   0.000|
flashData<7> |   -0.063(R)|    3.524(R)|clk               |   0.000|
flashData<8> |   -0.136(R)|    3.583(R)|clk               |   0.000|
flashData<9> |   -0.291(R)|    3.707(R)|clk               |   0.000|
flashData<10>|    0.116(R)|    3.381(R)|clk               |   0.000|
flashData<11>|   -0.146(R)|    3.590(R)|clk               |   0.000|
flashData<12>|    0.039(R)|    3.443(R)|clk               |   0.000|
flashData<13>|    0.054(R)|    3.431(R)|clk               |   0.000|
flashData<14>|    0.279(R)|    3.251(R)|clk               |   0.000|
flashData<15>|    0.214(R)|    3.303(R)|clk               |   0.000|
ram1Data<0>  |   -1.205(R)|    4.436(R)|clk               |   0.000|
ram1Data<1>  |   -1.471(R)|    4.648(R)|clk               |   0.000|
ram1Data<2>  |   -0.237(R)|    3.680(R)|clk               |   0.000|
ram1Data<3>  |   -0.336(R)|    3.758(R)|clk               |   0.000|
ram1Data<4>  |   -0.621(R)|    3.968(R)|clk               |   0.000|
ram1Data<5>  |   -0.649(R)|    4.009(R)|clk               |   0.000|
ram1Data<6>  |   -0.506(R)|    3.896(R)|clk               |   0.000|
ram1Data<7>  |   -1.787(R)|    4.931(R)|clk               |   0.000|
ram2Data<0>  |    0.617(R)|    4.457(R)|clk               |   0.000|
ram2Data<1>  |    0.988(R)|    3.576(R)|clk               |   0.000|
ram2Data<2>  |    0.150(R)|    3.544(R)|clk               |   0.000|
ram2Data<3>  |    0.590(R)|    3.162(R)|clk               |   0.000|
ram2Data<4>  |   -0.258(R)|    4.361(R)|clk               |   0.000|
ram2Data<5>  |    0.172(R)|    4.097(R)|clk               |   0.000|
ram2Data<6>  |    0.453(R)|    4.224(R)|clk               |   0.000|
ram2Data<7>  |    1.083(R)|    5.046(R)|clk               |   0.000|
ram2Data<8>  |   -0.508(R)|    4.497(R)|clk               |   0.000|
ram2Data<9>  |   -1.286(R)|    4.796(R)|clk               |   0.000|
ram2Data<10> |   -0.629(R)|    4.283(R)|clk               |   0.000|
ram2Data<11> |   -0.702(R)|    4.402(R)|clk               |   0.000|
ram2Data<12> |   -0.910(R)|    4.207(R)|clk               |   0.000|
ram2Data<13> |   -0.684(R)|    4.707(R)|clk               |   0.000|
ram2Data<14> |   -0.810(R)|    4.183(R)|clk               |   0.000|
ram2Data<15> |   -1.190(R)|    4.503(R)|clk               |   0.000|
tbre         |    2.760(R)|    1.264(R)|clk               |   0.000|
tsre         |    2.174(R)|    1.733(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.776(R)|    3.642(R)|clk               |   0.000|
flashData<0> |   -1.898(R)|    4.540(R)|clk               |   0.000|
flashData<1> |   -1.984(R)|    4.609(R)|clk               |   0.000|
flashData<2> |   -2.055(R)|    4.668(R)|clk               |   0.000|
flashData<3> |   -1.956(R)|    4.589(R)|clk               |   0.000|
flashData<4> |   -1.319(R)|    4.077(R)|clk               |   0.000|
flashData<5> |   -1.657(R)|    4.347(R)|clk               |   0.000|
flashData<6> |   -1.809(R)|    4.470(R)|clk               |   0.000|
flashData<7> |   -1.561(R)|    4.273(R)|clk               |   0.000|
flashData<8> |   -1.634(R)|    4.332(R)|clk               |   0.000|
flashData<9> |   -1.789(R)|    4.456(R)|clk               |   0.000|
flashData<10>|   -1.382(R)|    4.130(R)|clk               |   0.000|
flashData<11>|   -1.644(R)|    4.339(R)|clk               |   0.000|
flashData<12>|   -1.459(R)|    4.192(R)|clk               |   0.000|
flashData<13>|   -1.444(R)|    4.180(R)|clk               |   0.000|
flashData<14>|   -1.219(R)|    4.000(R)|clk               |   0.000|
flashData<15>|   -1.284(R)|    4.052(R)|clk               |   0.000|
ram1Data<0>  |   -2.703(R)|    5.185(R)|clk               |   0.000|
ram1Data<1>  |   -2.969(R)|    5.397(R)|clk               |   0.000|
ram1Data<2>  |   -1.735(R)|    4.429(R)|clk               |   0.000|
ram1Data<3>  |   -1.834(R)|    4.507(R)|clk               |   0.000|
ram1Data<4>  |   -2.119(R)|    4.717(R)|clk               |   0.000|
ram1Data<5>  |   -2.147(R)|    4.758(R)|clk               |   0.000|
ram1Data<6>  |   -2.004(R)|    4.645(R)|clk               |   0.000|
ram1Data<7>  |   -3.285(R)|    5.680(R)|clk               |   0.000|
ram2Data<0>  |   -0.881(R)|    5.206(R)|clk               |   0.000|
ram2Data<1>  |   -0.510(R)|    4.325(R)|clk               |   0.000|
ram2Data<2>  |   -1.348(R)|    4.293(R)|clk               |   0.000|
ram2Data<3>  |   -0.908(R)|    3.911(R)|clk               |   0.000|
ram2Data<4>  |   -1.756(R)|    5.110(R)|clk               |   0.000|
ram2Data<5>  |   -1.326(R)|    4.846(R)|clk               |   0.000|
ram2Data<6>  |   -1.045(R)|    4.973(R)|clk               |   0.000|
ram2Data<7>  |   -0.415(R)|    5.795(R)|clk               |   0.000|
ram2Data<8>  |   -2.006(R)|    5.246(R)|clk               |   0.000|
ram2Data<9>  |   -2.784(R)|    5.545(R)|clk               |   0.000|
ram2Data<10> |   -2.127(R)|    5.032(R)|clk               |   0.000|
ram2Data<11> |   -2.200(R)|    5.151(R)|clk               |   0.000|
ram2Data<12> |   -2.408(R)|    4.956(R)|clk               |   0.000|
ram2Data<13> |   -2.182(R)|    5.456(R)|clk               |   0.000|
ram2Data<14> |   -2.308(R)|    4.932(R)|clk               |   0.000|
ram2Data<15> |   -2.688(R)|    5.252(R)|clk               |   0.000|
tbre         |    1.262(R)|    2.013(R)|clk               |   0.000|
tsre         |    0.676(R)|    2.482(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.039(R)|    3.970(R)|clk               |   0.000|
flashData<0> |   -2.161(R)|    4.868(R)|clk               |   0.000|
flashData<1> |   -2.247(R)|    4.937(R)|clk               |   0.000|
flashData<2> |   -2.318(R)|    4.996(R)|clk               |   0.000|
flashData<3> |   -2.219(R)|    4.917(R)|clk               |   0.000|
flashData<4> |   -1.582(R)|    4.405(R)|clk               |   0.000|
flashData<5> |   -1.920(R)|    4.675(R)|clk               |   0.000|
flashData<6> |   -2.072(R)|    4.798(R)|clk               |   0.000|
flashData<7> |   -1.824(R)|    4.601(R)|clk               |   0.000|
flashData<8> |   -1.897(R)|    4.660(R)|clk               |   0.000|
flashData<9> |   -2.052(R)|    4.784(R)|clk               |   0.000|
flashData<10>|   -1.645(R)|    4.458(R)|clk               |   0.000|
flashData<11>|   -1.907(R)|    4.667(R)|clk               |   0.000|
flashData<12>|   -1.722(R)|    4.520(R)|clk               |   0.000|
flashData<13>|   -1.707(R)|    4.508(R)|clk               |   0.000|
flashData<14>|   -1.482(R)|    4.328(R)|clk               |   0.000|
flashData<15>|   -1.547(R)|    4.380(R)|clk               |   0.000|
ram1Data<0>  |   -2.966(R)|    5.513(R)|clk               |   0.000|
ram1Data<1>  |   -3.232(R)|    5.725(R)|clk               |   0.000|
ram1Data<2>  |   -1.998(R)|    4.757(R)|clk               |   0.000|
ram1Data<3>  |   -2.097(R)|    4.835(R)|clk               |   0.000|
ram1Data<4>  |   -2.382(R)|    5.045(R)|clk               |   0.000|
ram1Data<5>  |   -2.410(R)|    5.086(R)|clk               |   0.000|
ram1Data<6>  |   -2.267(R)|    4.973(R)|clk               |   0.000|
ram1Data<7>  |   -3.548(R)|    6.008(R)|clk               |   0.000|
ram2Data<0>  |   -1.144(R)|    5.534(R)|clk               |   0.000|
ram2Data<1>  |   -0.773(R)|    4.653(R)|clk               |   0.000|
ram2Data<2>  |   -1.611(R)|    4.621(R)|clk               |   0.000|
ram2Data<3>  |   -1.171(R)|    4.239(R)|clk               |   0.000|
ram2Data<4>  |   -2.019(R)|    5.438(R)|clk               |   0.000|
ram2Data<5>  |   -1.589(R)|    5.174(R)|clk               |   0.000|
ram2Data<6>  |   -1.308(R)|    5.301(R)|clk               |   0.000|
ram2Data<7>  |   -0.678(R)|    6.123(R)|clk               |   0.000|
ram2Data<8>  |   -2.269(R)|    5.574(R)|clk               |   0.000|
ram2Data<9>  |   -3.047(R)|    5.873(R)|clk               |   0.000|
ram2Data<10> |   -2.390(R)|    5.360(R)|clk               |   0.000|
ram2Data<11> |   -2.463(R)|    5.479(R)|clk               |   0.000|
ram2Data<12> |   -2.671(R)|    5.284(R)|clk               |   0.000|
ram2Data<13> |   -2.445(R)|    5.784(R)|clk               |   0.000|
ram2Data<14> |   -2.571(R)|    5.260(R)|clk               |   0.000|
ram2Data<15> |   -2.951(R)|    5.580(R)|clk               |   0.000|
tbre         |    0.999(R)|    2.341(R)|clk               |   0.000|
tsre         |    0.413(R)|    2.810(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.434(R)|    4.465(R)|clk               |   0.000|
flashData<0> |   -2.556(R)|    5.363(R)|clk               |   0.000|
flashData<1> |   -2.642(R)|    5.432(R)|clk               |   0.000|
flashData<2> |   -2.713(R)|    5.491(R)|clk               |   0.000|
flashData<3> |   -2.614(R)|    5.412(R)|clk               |   0.000|
flashData<4> |   -1.977(R)|    4.900(R)|clk               |   0.000|
flashData<5> |   -2.315(R)|    5.170(R)|clk               |   0.000|
flashData<6> |   -2.467(R)|    5.293(R)|clk               |   0.000|
flashData<7> |   -2.219(R)|    5.096(R)|clk               |   0.000|
flashData<8> |   -2.292(R)|    5.155(R)|clk               |   0.000|
flashData<9> |   -2.447(R)|    5.279(R)|clk               |   0.000|
flashData<10>|   -2.040(R)|    4.953(R)|clk               |   0.000|
flashData<11>|   -2.302(R)|    5.162(R)|clk               |   0.000|
flashData<12>|   -2.117(R)|    5.015(R)|clk               |   0.000|
flashData<13>|   -2.102(R)|    5.003(R)|clk               |   0.000|
flashData<14>|   -1.877(R)|    4.823(R)|clk               |   0.000|
flashData<15>|   -1.942(R)|    4.875(R)|clk               |   0.000|
ram1Data<0>  |   -3.361(R)|    6.008(R)|clk               |   0.000|
ram1Data<1>  |   -3.627(R)|    6.220(R)|clk               |   0.000|
ram1Data<2>  |   -2.393(R)|    5.252(R)|clk               |   0.000|
ram1Data<3>  |   -2.492(R)|    5.330(R)|clk               |   0.000|
ram1Data<4>  |   -2.777(R)|    5.540(R)|clk               |   0.000|
ram1Data<5>  |   -2.805(R)|    5.581(R)|clk               |   0.000|
ram1Data<6>  |   -2.662(R)|    5.468(R)|clk               |   0.000|
ram1Data<7>  |   -3.943(R)|    6.503(R)|clk               |   0.000|
ram2Data<0>  |   -1.539(R)|    6.029(R)|clk               |   0.000|
ram2Data<1>  |   -1.168(R)|    5.148(R)|clk               |   0.000|
ram2Data<2>  |   -2.006(R)|    5.116(R)|clk               |   0.000|
ram2Data<3>  |   -1.566(R)|    4.734(R)|clk               |   0.000|
ram2Data<4>  |   -2.414(R)|    5.933(R)|clk               |   0.000|
ram2Data<5>  |   -1.984(R)|    5.669(R)|clk               |   0.000|
ram2Data<6>  |   -1.703(R)|    5.796(R)|clk               |   0.000|
ram2Data<7>  |   -1.073(R)|    6.618(R)|clk               |   0.000|
ram2Data<8>  |   -2.664(R)|    6.069(R)|clk               |   0.000|
ram2Data<9>  |   -3.442(R)|    6.368(R)|clk               |   0.000|
ram2Data<10> |   -2.785(R)|    5.855(R)|clk               |   0.000|
ram2Data<11> |   -2.858(R)|    5.974(R)|clk               |   0.000|
ram2Data<12> |   -3.066(R)|    5.779(R)|clk               |   0.000|
ram2Data<13> |   -2.840(R)|    6.279(R)|clk               |   0.000|
ram2Data<14> |   -2.966(R)|    5.755(R)|clk               |   0.000|
ram2Data<15> |   -3.346(R)|    6.075(R)|clk               |   0.000|
tbre         |    0.604(R)|    2.836(R)|clk               |   0.000|
tsre         |    0.018(R)|    3.305(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.084(R)|clk               |   0.000|
digit1<1>    |   17.579(R)|clk               |   0.000|
digit1<2>    |   17.199(R)|clk               |   0.000|
digit1<3>    |   16.440(R)|clk               |   0.000|
digit1<4>    |   15.730(R)|clk               |   0.000|
digit1<5>    |   16.054(R)|clk               |   0.000|
digit1<6>    |   16.122(R)|clk               |   0.000|
digit2<0>    |   15.237(R)|clk               |   0.000|
digit2<1>    |   15.350(R)|clk               |   0.000|
digit2<2>    |   15.649(R)|clk               |   0.000|
digit2<3>    |   15.953(R)|clk               |   0.000|
digit2<4>    |   16.363(R)|clk               |   0.000|
digit2<5>    |   14.911(R)|clk               |   0.000|
digit2<6>    |   14.911(R)|clk               |   0.000|
flashAddr<1> |   15.184(R)|clk               |   0.000|
flashAddr<2> |   14.766(R)|clk               |   0.000|
flashAddr<3> |   15.156(R)|clk               |   0.000|
flashAddr<4> |   15.122(R)|clk               |   0.000|
flashAddr<5> |   14.596(R)|clk               |   0.000|
flashAddr<6> |   14.703(R)|clk               |   0.000|
flashAddr<7> |   14.995(R)|clk               |   0.000|
flashAddr<8> |   14.568(R)|clk               |   0.000|
flashAddr<9> |   14.888(R)|clk               |   0.000|
flashAddr<10>|   13.780(R)|clk               |   0.000|
flashAddr<11>|   14.448(R)|clk               |   0.000|
flashAddr<12>|   13.844(R)|clk               |   0.000|
flashAddr<13>|   14.778(R)|clk               |   0.000|
flashAddr<14>|   13.991(R)|clk               |   0.000|
flashAddr<15>|   14.104(R)|clk               |   0.000|
flashAddr<16>|   14.050(R)|clk               |   0.000|
flashCe      |   13.349(R)|clk               |   0.000|
flashData<0> |   15.013(R)|clk               |   0.000|
flashData<1> |   15.298(R)|clk               |   0.000|
flashData<2> |   15.263(R)|clk               |   0.000|
flashData<3> |   15.259(R)|clk               |   0.000|
flashData<4> |   14.241(R)|clk               |   0.000|
flashData<5> |   15.320(R)|clk               |   0.000|
flashData<6> |   14.506(R)|clk               |   0.000|
flashData<7> |   14.794(R)|clk               |   0.000|
flashData<8> |   14.759(R)|clk               |   0.000|
flashData<9> |   14.742(R)|clk               |   0.000|
flashData<10>|   13.984(R)|clk               |   0.000|
flashData<11>|   15.312(R)|clk               |   0.000|
flashData<12>|   15.050(R)|clk               |   0.000|
flashData<13>|   14.001(R)|clk               |   0.000|
flashData<14>|   14.790(R)|clk               |   0.000|
flashData<15>|   13.975(R)|clk               |   0.000|
flashOe      |   14.197(R)|clk               |   0.000|
flashWe      |   14.011(R)|clk               |   0.000|
led<9>       |   14.597(R)|clk               |   0.000|
led<10>      |   14.855(R)|clk               |   0.000|
led<11>      |   16.839(R)|clk               |   0.000|
led<12>      |   14.655(R)|clk               |   0.000|
led<13>      |   13.702(R)|clk               |   0.000|
led<14>      |   14.538(R)|clk               |   0.000|
led<15>      |   13.873(R)|clk               |   0.000|
ram1Data<0>  |   12.680(R)|clk               |   0.000|
ram1Data<1>  |   12.624(R)|clk               |   0.000|
ram1Data<2>  |   12.331(R)|clk               |   0.000|
ram1Data<3>  |   12.416(R)|clk               |   0.000|
ram1Data<4>  |   12.090(R)|clk               |   0.000|
ram1Data<5>  |   12.192(R)|clk               |   0.000|
ram1Data<6>  |   12.867(R)|clk               |   0.000|
ram1Data<7>  |   12.800(R)|clk               |   0.000|
ram2Addr<0>  |   13.931(R)|clk               |   0.000|
ram2Addr<1>  |   14.420(R)|clk               |   0.000|
ram2Addr<2>  |   13.349(R)|clk               |   0.000|
ram2Addr<3>  |   14.611(R)|clk               |   0.000|
ram2Addr<4>  |   13.856(R)|clk               |   0.000|
ram2Addr<5>  |   13.336(R)|clk               |   0.000|
ram2Addr<6>  |   14.074(R)|clk               |   0.000|
ram2Addr<7>  |   13.773(R)|clk               |   0.000|
ram2Addr<8>  |   13.851(R)|clk               |   0.000|
ram2Addr<9>  |   14.603(R)|clk               |   0.000|
ram2Addr<10> |   14.406(R)|clk               |   0.000|
ram2Addr<11> |   13.922(R)|clk               |   0.000|
ram2Addr<12> |   14.460(R)|clk               |   0.000|
ram2Addr<13> |   12.779(R)|clk               |   0.000|
ram2Addr<14> |   12.739(R)|clk               |   0.000|
ram2Addr<15> |   14.308(R)|clk               |   0.000|
ram2Data<0>  |   14.829(R)|clk               |   0.000|
ram2Data<1>  |   15.507(R)|clk               |   0.000|
ram2Data<2>  |   15.234(R)|clk               |   0.000|
ram2Data<3>  |   15.230(R)|clk               |   0.000|
ram2Data<4>  |   14.834(R)|clk               |   0.000|
ram2Data<5>  |   15.798(R)|clk               |   0.000|
ram2Data<6>  |   15.781(R)|clk               |   0.000|
ram2Data<7>  |   15.093(R)|clk               |   0.000|
ram2Data<8>  |   15.238(R)|clk               |   0.000|
ram2Data<9>  |   15.634(R)|clk               |   0.000|
ram2Data<10> |   15.554(R)|clk               |   0.000|
ram2Data<11> |   15.369(R)|clk               |   0.000|
ram2Data<12> |   15.260(R)|clk               |   0.000|
ram2Data<13> |   16.077(R)|clk               |   0.000|
ram2Data<14> |   14.811(R)|clk               |   0.000|
ram2Data<15> |   15.794(R)|clk               |   0.000|
ram2Oe       |   13.989(R)|clk               |   0.000|
ram2We       |   14.358(R)|clk               |   0.000|
rdn          |   13.714(R)|clk               |   0.000|
wrn          |   15.439(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.833(R)|clk               |   0.000|
digit1<1>    |   18.328(R)|clk               |   0.000|
digit1<2>    |   17.948(R)|clk               |   0.000|
digit1<3>    |   17.189(R)|clk               |   0.000|
digit1<4>    |   16.479(R)|clk               |   0.000|
digit1<5>    |   16.803(R)|clk               |   0.000|
digit1<6>    |   16.871(R)|clk               |   0.000|
digit2<0>    |   15.986(R)|clk               |   0.000|
digit2<1>    |   16.099(R)|clk               |   0.000|
digit2<2>    |   16.398(R)|clk               |   0.000|
digit2<3>    |   16.702(R)|clk               |   0.000|
digit2<4>    |   17.112(R)|clk               |   0.000|
digit2<5>    |   15.660(R)|clk               |   0.000|
digit2<6>    |   15.660(R)|clk               |   0.000|
flashAddr<1> |   15.933(R)|clk               |   0.000|
flashAddr<2> |   15.515(R)|clk               |   0.000|
flashAddr<3> |   15.905(R)|clk               |   0.000|
flashAddr<4> |   15.871(R)|clk               |   0.000|
flashAddr<5> |   15.345(R)|clk               |   0.000|
flashAddr<6> |   15.452(R)|clk               |   0.000|
flashAddr<7> |   15.744(R)|clk               |   0.000|
flashAddr<8> |   15.317(R)|clk               |   0.000|
flashAddr<9> |   15.637(R)|clk               |   0.000|
flashAddr<10>|   14.529(R)|clk               |   0.000|
flashAddr<11>|   15.197(R)|clk               |   0.000|
flashAddr<12>|   14.593(R)|clk               |   0.000|
flashAddr<13>|   15.527(R)|clk               |   0.000|
flashAddr<14>|   14.740(R)|clk               |   0.000|
flashAddr<15>|   14.853(R)|clk               |   0.000|
flashAddr<16>|   14.799(R)|clk               |   0.000|
flashCe      |   14.098(R)|clk               |   0.000|
flashData<0> |   15.762(R)|clk               |   0.000|
flashData<1> |   16.047(R)|clk               |   0.000|
flashData<2> |   16.012(R)|clk               |   0.000|
flashData<3> |   16.008(R)|clk               |   0.000|
flashData<4> |   14.990(R)|clk               |   0.000|
flashData<5> |   16.069(R)|clk               |   0.000|
flashData<6> |   15.255(R)|clk               |   0.000|
flashData<7> |   15.543(R)|clk               |   0.000|
flashData<8> |   15.508(R)|clk               |   0.000|
flashData<9> |   15.491(R)|clk               |   0.000|
flashData<10>|   14.733(R)|clk               |   0.000|
flashData<11>|   16.061(R)|clk               |   0.000|
flashData<12>|   15.799(R)|clk               |   0.000|
flashData<13>|   14.750(R)|clk               |   0.000|
flashData<14>|   15.539(R)|clk               |   0.000|
flashData<15>|   14.724(R)|clk               |   0.000|
flashOe      |   14.946(R)|clk               |   0.000|
flashWe      |   14.760(R)|clk               |   0.000|
led<9>       |   15.346(R)|clk               |   0.000|
led<10>      |   15.604(R)|clk               |   0.000|
led<11>      |   17.588(R)|clk               |   0.000|
led<12>      |   15.404(R)|clk               |   0.000|
led<13>      |   14.451(R)|clk               |   0.000|
led<14>      |   15.287(R)|clk               |   0.000|
led<15>      |   14.622(R)|clk               |   0.000|
ram1Data<0>  |   13.429(R)|clk               |   0.000|
ram1Data<1>  |   13.373(R)|clk               |   0.000|
ram1Data<2>  |   13.080(R)|clk               |   0.000|
ram1Data<3>  |   13.165(R)|clk               |   0.000|
ram1Data<4>  |   12.839(R)|clk               |   0.000|
ram1Data<5>  |   12.941(R)|clk               |   0.000|
ram1Data<6>  |   13.616(R)|clk               |   0.000|
ram1Data<7>  |   13.549(R)|clk               |   0.000|
ram2Addr<0>  |   14.680(R)|clk               |   0.000|
ram2Addr<1>  |   15.169(R)|clk               |   0.000|
ram2Addr<2>  |   14.098(R)|clk               |   0.000|
ram2Addr<3>  |   15.360(R)|clk               |   0.000|
ram2Addr<4>  |   14.605(R)|clk               |   0.000|
ram2Addr<5>  |   14.085(R)|clk               |   0.000|
ram2Addr<6>  |   14.823(R)|clk               |   0.000|
ram2Addr<7>  |   14.522(R)|clk               |   0.000|
ram2Addr<8>  |   14.600(R)|clk               |   0.000|
ram2Addr<9>  |   15.352(R)|clk               |   0.000|
ram2Addr<10> |   15.155(R)|clk               |   0.000|
ram2Addr<11> |   14.671(R)|clk               |   0.000|
ram2Addr<12> |   15.209(R)|clk               |   0.000|
ram2Addr<13> |   13.528(R)|clk               |   0.000|
ram2Addr<14> |   13.488(R)|clk               |   0.000|
ram2Addr<15> |   15.057(R)|clk               |   0.000|
ram2Data<0>  |   15.578(R)|clk               |   0.000|
ram2Data<1>  |   16.256(R)|clk               |   0.000|
ram2Data<2>  |   15.983(R)|clk               |   0.000|
ram2Data<3>  |   15.979(R)|clk               |   0.000|
ram2Data<4>  |   15.583(R)|clk               |   0.000|
ram2Data<5>  |   16.547(R)|clk               |   0.000|
ram2Data<6>  |   16.530(R)|clk               |   0.000|
ram2Data<7>  |   15.842(R)|clk               |   0.000|
ram2Data<8>  |   15.987(R)|clk               |   0.000|
ram2Data<9>  |   16.383(R)|clk               |   0.000|
ram2Data<10> |   16.303(R)|clk               |   0.000|
ram2Data<11> |   16.118(R)|clk               |   0.000|
ram2Data<12> |   16.009(R)|clk               |   0.000|
ram2Data<13> |   16.826(R)|clk               |   0.000|
ram2Data<14> |   15.560(R)|clk               |   0.000|
ram2Data<15> |   16.543(R)|clk               |   0.000|
ram2Oe       |   14.738(R)|clk               |   0.000|
ram2We       |   15.107(R)|clk               |   0.000|
rdn          |   14.463(R)|clk               |   0.000|
wrn          |   16.188(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.161(R)|clk               |   0.000|
digit1<1>    |   18.656(R)|clk               |   0.000|
digit1<2>    |   18.276(R)|clk               |   0.000|
digit1<3>    |   17.517(R)|clk               |   0.000|
digit1<4>    |   16.807(R)|clk               |   0.000|
digit1<5>    |   17.131(R)|clk               |   0.000|
digit1<6>    |   17.199(R)|clk               |   0.000|
digit2<0>    |   16.314(R)|clk               |   0.000|
digit2<1>    |   16.427(R)|clk               |   0.000|
digit2<2>    |   16.726(R)|clk               |   0.000|
digit2<3>    |   17.030(R)|clk               |   0.000|
digit2<4>    |   17.440(R)|clk               |   0.000|
digit2<5>    |   15.988(R)|clk               |   0.000|
digit2<6>    |   15.988(R)|clk               |   0.000|
flashAddr<1> |   16.261(R)|clk               |   0.000|
flashAddr<2> |   15.843(R)|clk               |   0.000|
flashAddr<3> |   16.233(R)|clk               |   0.000|
flashAddr<4> |   16.199(R)|clk               |   0.000|
flashAddr<5> |   15.673(R)|clk               |   0.000|
flashAddr<6> |   15.780(R)|clk               |   0.000|
flashAddr<7> |   16.072(R)|clk               |   0.000|
flashAddr<8> |   15.645(R)|clk               |   0.000|
flashAddr<9> |   15.965(R)|clk               |   0.000|
flashAddr<10>|   14.857(R)|clk               |   0.000|
flashAddr<11>|   15.525(R)|clk               |   0.000|
flashAddr<12>|   14.921(R)|clk               |   0.000|
flashAddr<13>|   15.855(R)|clk               |   0.000|
flashAddr<14>|   15.068(R)|clk               |   0.000|
flashAddr<15>|   15.181(R)|clk               |   0.000|
flashAddr<16>|   15.127(R)|clk               |   0.000|
flashCe      |   14.426(R)|clk               |   0.000|
flashData<0> |   16.090(R)|clk               |   0.000|
flashData<1> |   16.375(R)|clk               |   0.000|
flashData<2> |   16.340(R)|clk               |   0.000|
flashData<3> |   16.336(R)|clk               |   0.000|
flashData<4> |   15.318(R)|clk               |   0.000|
flashData<5> |   16.397(R)|clk               |   0.000|
flashData<6> |   15.583(R)|clk               |   0.000|
flashData<7> |   15.871(R)|clk               |   0.000|
flashData<8> |   15.836(R)|clk               |   0.000|
flashData<9> |   15.819(R)|clk               |   0.000|
flashData<10>|   15.061(R)|clk               |   0.000|
flashData<11>|   16.389(R)|clk               |   0.000|
flashData<12>|   16.127(R)|clk               |   0.000|
flashData<13>|   15.078(R)|clk               |   0.000|
flashData<14>|   15.867(R)|clk               |   0.000|
flashData<15>|   15.052(R)|clk               |   0.000|
flashOe      |   15.274(R)|clk               |   0.000|
flashWe      |   15.088(R)|clk               |   0.000|
led<9>       |   15.674(R)|clk               |   0.000|
led<10>      |   15.932(R)|clk               |   0.000|
led<11>      |   17.916(R)|clk               |   0.000|
led<12>      |   15.732(R)|clk               |   0.000|
led<13>      |   14.779(R)|clk               |   0.000|
led<14>      |   15.615(R)|clk               |   0.000|
led<15>      |   14.950(R)|clk               |   0.000|
ram1Data<0>  |   13.757(R)|clk               |   0.000|
ram1Data<1>  |   13.701(R)|clk               |   0.000|
ram1Data<2>  |   13.408(R)|clk               |   0.000|
ram1Data<3>  |   13.493(R)|clk               |   0.000|
ram1Data<4>  |   13.167(R)|clk               |   0.000|
ram1Data<5>  |   13.269(R)|clk               |   0.000|
ram1Data<6>  |   13.944(R)|clk               |   0.000|
ram1Data<7>  |   13.877(R)|clk               |   0.000|
ram2Addr<0>  |   15.008(R)|clk               |   0.000|
ram2Addr<1>  |   15.497(R)|clk               |   0.000|
ram2Addr<2>  |   14.426(R)|clk               |   0.000|
ram2Addr<3>  |   15.688(R)|clk               |   0.000|
ram2Addr<4>  |   14.933(R)|clk               |   0.000|
ram2Addr<5>  |   14.413(R)|clk               |   0.000|
ram2Addr<6>  |   15.151(R)|clk               |   0.000|
ram2Addr<7>  |   14.850(R)|clk               |   0.000|
ram2Addr<8>  |   14.928(R)|clk               |   0.000|
ram2Addr<9>  |   15.680(R)|clk               |   0.000|
ram2Addr<10> |   15.483(R)|clk               |   0.000|
ram2Addr<11> |   14.999(R)|clk               |   0.000|
ram2Addr<12> |   15.537(R)|clk               |   0.000|
ram2Addr<13> |   13.856(R)|clk               |   0.000|
ram2Addr<14> |   13.816(R)|clk               |   0.000|
ram2Addr<15> |   15.385(R)|clk               |   0.000|
ram2Data<0>  |   15.906(R)|clk               |   0.000|
ram2Data<1>  |   16.584(R)|clk               |   0.000|
ram2Data<2>  |   16.311(R)|clk               |   0.000|
ram2Data<3>  |   16.307(R)|clk               |   0.000|
ram2Data<4>  |   15.911(R)|clk               |   0.000|
ram2Data<5>  |   16.875(R)|clk               |   0.000|
ram2Data<6>  |   16.858(R)|clk               |   0.000|
ram2Data<7>  |   16.170(R)|clk               |   0.000|
ram2Data<8>  |   16.315(R)|clk               |   0.000|
ram2Data<9>  |   16.711(R)|clk               |   0.000|
ram2Data<10> |   16.631(R)|clk               |   0.000|
ram2Data<11> |   16.446(R)|clk               |   0.000|
ram2Data<12> |   16.337(R)|clk               |   0.000|
ram2Data<13> |   17.154(R)|clk               |   0.000|
ram2Data<14> |   15.888(R)|clk               |   0.000|
ram2Data<15> |   16.871(R)|clk               |   0.000|
ram2Oe       |   15.066(R)|clk               |   0.000|
ram2We       |   15.435(R)|clk               |   0.000|
rdn          |   14.791(R)|clk               |   0.000|
wrn          |   16.516(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.656(R)|clk               |   0.000|
digit1<1>    |   19.151(R)|clk               |   0.000|
digit1<2>    |   18.771(R)|clk               |   0.000|
digit1<3>    |   18.012(R)|clk               |   0.000|
digit1<4>    |   17.302(R)|clk               |   0.000|
digit1<5>    |   17.626(R)|clk               |   0.000|
digit1<6>    |   17.694(R)|clk               |   0.000|
digit2<0>    |   16.809(R)|clk               |   0.000|
digit2<1>    |   16.922(R)|clk               |   0.000|
digit2<2>    |   17.221(R)|clk               |   0.000|
digit2<3>    |   17.525(R)|clk               |   0.000|
digit2<4>    |   17.935(R)|clk               |   0.000|
digit2<5>    |   16.483(R)|clk               |   0.000|
digit2<6>    |   16.483(R)|clk               |   0.000|
flashAddr<1> |   16.756(R)|clk               |   0.000|
flashAddr<2> |   16.338(R)|clk               |   0.000|
flashAddr<3> |   16.728(R)|clk               |   0.000|
flashAddr<4> |   16.694(R)|clk               |   0.000|
flashAddr<5> |   16.168(R)|clk               |   0.000|
flashAddr<6> |   16.275(R)|clk               |   0.000|
flashAddr<7> |   16.567(R)|clk               |   0.000|
flashAddr<8> |   16.140(R)|clk               |   0.000|
flashAddr<9> |   16.460(R)|clk               |   0.000|
flashAddr<10>|   15.352(R)|clk               |   0.000|
flashAddr<11>|   16.020(R)|clk               |   0.000|
flashAddr<12>|   15.416(R)|clk               |   0.000|
flashAddr<13>|   16.350(R)|clk               |   0.000|
flashAddr<14>|   15.563(R)|clk               |   0.000|
flashAddr<15>|   15.676(R)|clk               |   0.000|
flashAddr<16>|   15.622(R)|clk               |   0.000|
flashCe      |   14.921(R)|clk               |   0.000|
flashData<0> |   16.585(R)|clk               |   0.000|
flashData<1> |   16.870(R)|clk               |   0.000|
flashData<2> |   16.835(R)|clk               |   0.000|
flashData<3> |   16.831(R)|clk               |   0.000|
flashData<4> |   15.813(R)|clk               |   0.000|
flashData<5> |   16.892(R)|clk               |   0.000|
flashData<6> |   16.078(R)|clk               |   0.000|
flashData<7> |   16.366(R)|clk               |   0.000|
flashData<8> |   16.331(R)|clk               |   0.000|
flashData<9> |   16.314(R)|clk               |   0.000|
flashData<10>|   15.556(R)|clk               |   0.000|
flashData<11>|   16.884(R)|clk               |   0.000|
flashData<12>|   16.622(R)|clk               |   0.000|
flashData<13>|   15.573(R)|clk               |   0.000|
flashData<14>|   16.362(R)|clk               |   0.000|
flashData<15>|   15.547(R)|clk               |   0.000|
flashOe      |   15.769(R)|clk               |   0.000|
flashWe      |   15.583(R)|clk               |   0.000|
led<9>       |   16.169(R)|clk               |   0.000|
led<10>      |   16.427(R)|clk               |   0.000|
led<11>      |   18.411(R)|clk               |   0.000|
led<12>      |   16.227(R)|clk               |   0.000|
led<13>      |   15.274(R)|clk               |   0.000|
led<14>      |   16.110(R)|clk               |   0.000|
led<15>      |   15.445(R)|clk               |   0.000|
ram1Data<0>  |   14.252(R)|clk               |   0.000|
ram1Data<1>  |   14.196(R)|clk               |   0.000|
ram1Data<2>  |   13.903(R)|clk               |   0.000|
ram1Data<3>  |   13.988(R)|clk               |   0.000|
ram1Data<4>  |   13.662(R)|clk               |   0.000|
ram1Data<5>  |   13.764(R)|clk               |   0.000|
ram1Data<6>  |   14.439(R)|clk               |   0.000|
ram1Data<7>  |   14.372(R)|clk               |   0.000|
ram2Addr<0>  |   15.503(R)|clk               |   0.000|
ram2Addr<1>  |   15.992(R)|clk               |   0.000|
ram2Addr<2>  |   14.921(R)|clk               |   0.000|
ram2Addr<3>  |   16.183(R)|clk               |   0.000|
ram2Addr<4>  |   15.428(R)|clk               |   0.000|
ram2Addr<5>  |   14.908(R)|clk               |   0.000|
ram2Addr<6>  |   15.646(R)|clk               |   0.000|
ram2Addr<7>  |   15.345(R)|clk               |   0.000|
ram2Addr<8>  |   15.423(R)|clk               |   0.000|
ram2Addr<9>  |   16.175(R)|clk               |   0.000|
ram2Addr<10> |   15.978(R)|clk               |   0.000|
ram2Addr<11> |   15.494(R)|clk               |   0.000|
ram2Addr<12> |   16.032(R)|clk               |   0.000|
ram2Addr<13> |   14.351(R)|clk               |   0.000|
ram2Addr<14> |   14.311(R)|clk               |   0.000|
ram2Addr<15> |   15.880(R)|clk               |   0.000|
ram2Data<0>  |   16.401(R)|clk               |   0.000|
ram2Data<1>  |   17.079(R)|clk               |   0.000|
ram2Data<2>  |   16.806(R)|clk               |   0.000|
ram2Data<3>  |   16.802(R)|clk               |   0.000|
ram2Data<4>  |   16.406(R)|clk               |   0.000|
ram2Data<5>  |   17.370(R)|clk               |   0.000|
ram2Data<6>  |   17.353(R)|clk               |   0.000|
ram2Data<7>  |   16.665(R)|clk               |   0.000|
ram2Data<8>  |   16.810(R)|clk               |   0.000|
ram2Data<9>  |   17.206(R)|clk               |   0.000|
ram2Data<10> |   17.126(R)|clk               |   0.000|
ram2Data<11> |   16.941(R)|clk               |   0.000|
ram2Data<12> |   16.832(R)|clk               |   0.000|
ram2Data<13> |   17.649(R)|clk               |   0.000|
ram2Data<14> |   16.383(R)|clk               |   0.000|
ram2Data<15> |   17.366(R)|clk               |   0.000|
ram2Oe       |   15.561(R)|clk               |   0.000|
ram2We       |   15.930(R)|clk               |   0.000|
rdn          |   15.286(R)|clk               |   0.000|
wrn          |   17.011(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    8.151|         |         |         |
clk_hand       |    8.151|         |         |         |
opt            |    8.151|         |         |         |
rst            |    8.151|   14.239|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    8.151|         |         |         |
clk_hand       |    8.151|         |         |         |
opt            |    8.151|         |         |         |
rst            |    8.151|   14.239|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    8.151|         |         |         |
clk_hand       |    8.151|         |         |         |
opt            |    8.151|         |         |         |
rst            |    8.151|   14.239|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    8.151|         |         |         |
clk_hand       |    8.151|         |         |         |
opt            |    8.151|         |         |         |
rst            |    8.151|   14.239|   -0.572|   -0.572|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 06 04:40:46 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



