
roll_finger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099c0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  08009ad0  08009ad0  00019ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d5c  08009d5c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  08009d5c  08009d5c  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009d5c  08009d5c  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d5c  08009d5c  00019d5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d60  08009d60  00019d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08009d64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ce8  200001ec  08009f50  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ed4  08009f50  00021ed4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018f79  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000370f  00000000  00000000  0003918e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014b8  00000000  00000000  0003c8a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001338  00000000  00000000  0003dd58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a443  00000000  00000000  0003f090  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010e4d  00000000  00000000  000594d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00097d7a  00000000  00000000  0006a320  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010209a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b80  00000000  00000000  00102118  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	08009ab8 	.word	0x08009ab8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	08009ab8 	.word	0x08009ab8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2iz>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000904:	d215      	bcs.n	8000932 <__aeabi_d2iz+0x36>
 8000906:	d511      	bpl.n	800092c <__aeabi_d2iz+0x30>
 8000908:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d912      	bls.n	8000938 <__aeabi_d2iz+0x3c>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000922:	fa23 f002 	lsr.w	r0, r3, r2
 8000926:	bf18      	it	ne
 8000928:	4240      	negne	r0, r0
 800092a:	4770      	bx	lr
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	4770      	bx	lr
 8000932:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000936:	d105      	bne.n	8000944 <__aeabi_d2iz+0x48>
 8000938:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800093c:	bf08      	it	eq
 800093e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000942:	4770      	bx	lr
 8000944:	f04f 0000 	mov.w	r0, #0
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop

0800094c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	4a06      	ldr	r2, [pc, #24]	; (8000974 <vApplicationGetIdleTaskMemory+0x28>)
 800095c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	4a05      	ldr	r2, [pc, #20]	; (8000978 <vApplicationGetIdleTaskMemory+0x2c>)
 8000962:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2280      	movs	r2, #128	; 0x80
 8000968:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800096a:	bf00      	nop
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr
 8000974:	20000208 	.word	0x20000208
 8000978:	2000025c 	.word	0x2000025c

0800097c <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	4a07      	ldr	r2, [pc, #28]	; (80009a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800098c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	4a06      	ldr	r2, [pc, #24]	; (80009ac <vApplicationGetTimerTaskMemory+0x30>)
 8000992:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f44f 7280 	mov.w	r2, #256	; 0x100
 800099a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800099c:	bf00      	nop
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bc80      	pop	{r7}
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	2000045c 	.word	0x2000045c
 80009ac:	200004b0 	.word	0x200004b0

080009b0 <lightupLED>:
    }*/

}

void lightupLED(struct pixel *framebuffer)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b087      	sub	sp, #28
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	e01a      	b.n	80009f4 <lightupLED+0x44>
	{
		framebuffer[i].r=0;
 80009be:	697a      	ldr	r2, [r7, #20]
 80009c0:	4613      	mov	r3, r2
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	4413      	add	r3, r2
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	2200      	movs	r2, #0
 80009cc:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 80009ce:	697a      	ldr	r2, [r7, #20]
 80009d0:	4613      	mov	r3, r2
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	4413      	add	r3, r2
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	2200      	movs	r2, #0
 80009dc:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 80009de:	697a      	ldr	r2, [r7, #20]
 80009e0:	4613      	mov	r3, r2
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	4413      	add	r3, r2
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	22ff      	movs	r2, #255	; 0xff
 80009ec:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	3301      	adds	r3, #1
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	2b04      	cmp	r3, #4
 80009f8:	dde1      	ble.n	80009be <lightupLED+0xe>
	}
	for(int i=5;i<12;i++)
 80009fa:	2305      	movs	r3, #5
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	e01a      	b.n	8000a36 <lightupLED+0x86>
	{
		framebuffer[i].r=0;
 8000a00:	693a      	ldr	r2, [r7, #16]
 8000a02:	4613      	mov	r3, r2
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	4413      	add	r3, r2
 8000a08:	687a      	ldr	r2, [r7, #4]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000a10:	693a      	ldr	r2, [r7, #16]
 8000a12:	4613      	mov	r3, r2
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	4413      	add	r3, r2
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	22ff      	movs	r2, #255	; 0xff
 8000a1e:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	4613      	mov	r3, r2
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	4413      	add	r3, r2
 8000a28:	687a      	ldr	r2, [r7, #4]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	3301      	adds	r3, #1
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	2b0b      	cmp	r3, #11
 8000a3a:	dde1      	ble.n	8000a00 <lightupLED+0x50>
	}
	for(int i=12;i<17;i++)
 8000a3c:	230c      	movs	r3, #12
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	e01a      	b.n	8000a78 <lightupLED+0xc8>
	{
		framebuffer[i].r=50;
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	4613      	mov	r3, r2
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	4413      	add	r3, r2
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	2232      	movs	r2, #50	; 0x32
 8000a50:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=50;
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	4613      	mov	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	4413      	add	r3, r2
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	2232      	movs	r2, #50	; 0x32
 8000a60:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=50;
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	4613      	mov	r3, r2
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	4413      	add	r3, r2
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	2232      	movs	r2, #50	; 0x32
 8000a70:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<17;i++)
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	3301      	adds	r3, #1
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	2b10      	cmp	r3, #16
 8000a7c:	dde1      	ble.n	8000a42 <lightupLED+0x92>
	}
	for(int i=17;i<24;i++)
 8000a7e:	2311      	movs	r3, #17
 8000a80:	60bb      	str	r3, [r7, #8]
 8000a82:	e01a      	b.n	8000aba <lightupLED+0x10a>
	{
		framebuffer[i].r=255;
 8000a84:	68ba      	ldr	r2, [r7, #8]
 8000a86:	4613      	mov	r3, r2
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	4413      	add	r3, r2
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	4413      	add	r3, r2
 8000a90:	22ff      	movs	r2, #255	; 0xff
 8000a92:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000a94:	68ba      	ldr	r2, [r7, #8]
 8000a96:	4613      	mov	r3, r2
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	4413      	add	r3, r2
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000aa4:	68ba      	ldr	r2, [r7, #8]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	4413      	add	r3, r2
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	4413      	add	r3, r2
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	709a      	strb	r2, [r3, #2]
	for(int i=17;i<24;i++)
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	2b17      	cmp	r3, #23
 8000abe:	dde1      	ble.n	8000a84 <lightupLED+0xd4>
	}
}
 8000ac0:	bf00      	nop
 8000ac2:	371c      	adds	r7, #28
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bc80      	pop	{r7}
 8000ac8:	4770      	bx	lr

08000aca <lightupLED2>:
void lightupLED2(struct pixel *framebuffer)
{
 8000aca:	b480      	push	{r7}
 8000acc:	b087      	sub	sp, #28
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	617b      	str	r3, [r7, #20]
 8000ad6:	e01a      	b.n	8000b0e <lightupLED2+0x44>
	{
		framebuffer[i].r=0;
 8000ad8:	697a      	ldr	r2, [r7, #20]
 8000ada:	4613      	mov	r3, r2
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	4413      	add	r3, r2
 8000ae0:	687a      	ldr	r2, [r7, #4]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000ae8:	697a      	ldr	r2, [r7, #20]
 8000aea:	4613      	mov	r3, r2
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	4413      	add	r3, r2
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	4413      	add	r3, r2
 8000af4:	2200      	movs	r2, #0
 8000af6:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 8000af8:	697a      	ldr	r2, [r7, #20]
 8000afa:	4613      	mov	r3, r2
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	4413      	add	r3, r2
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	4413      	add	r3, r2
 8000b04:	22ff      	movs	r2, #255	; 0xff
 8000b06:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	dde1      	ble.n	8000ad8 <lightupLED2+0xe>
	}
	for(int i=5;i<12;i++)
 8000b14:	2305      	movs	r3, #5
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	e01a      	b.n	8000b50 <lightupLED2+0x86>
	{
		framebuffer[i].r=0;
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	4413      	add	r3, r2
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	4413      	add	r3, r2
 8000b26:	2200      	movs	r2, #0
 8000b28:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	4413      	add	r3, r2
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	4413      	add	r3, r2
 8000b36:	22ff      	movs	r2, #255	; 0xff
 8000b38:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4613      	mov	r3, r2
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	4413      	add	r3, r2
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	2200      	movs	r2, #0
 8000b48:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	2b0b      	cmp	r3, #11
 8000b54:	dde1      	ble.n	8000b1a <lightupLED2+0x50>
	}
	for(int i=12;i<19;i++)
 8000b56:	230c      	movs	r3, #12
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	e01a      	b.n	8000b92 <lightupLED2+0xc8>
	{
		framebuffer[i].r=255;
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	4613      	mov	r3, r2
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	4413      	add	r3, r2
 8000b64:	687a      	ldr	r2, [r7, #4]
 8000b66:	4413      	add	r3, r2
 8000b68:	22ff      	movs	r2, #255	; 0xff
 8000b6a:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	4613      	mov	r3, r2
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	4413      	add	r3, r2
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	4413      	add	r3, r2
 8000b78:	2200      	movs	r2, #0
 8000b7a:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000b7c:	68fa      	ldr	r2, [r7, #12]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	4413      	add	r3, r2
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	4413      	add	r3, r2
 8000b88:	2200      	movs	r2, #0
 8000b8a:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<19;i++)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	2b12      	cmp	r3, #18
 8000b96:	dde1      	ble.n	8000b5c <lightupLED2+0x92>
	}
}
 8000b98:	bf00      	nop
 8000b9a:	371c      	adds	r7, #28
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
	...

08000ba4 <HAL_UART_RxCpltCallback>:
//---------[ UART Data Reception Completion CallBackFunc. ]---------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
   // HAL_UART_Transmit(&huart1, UART1_rxBuffer, 5, 100);  //for debug
    HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 5);
 8000bac:	2205      	movs	r2, #5
 8000bae:	4904      	ldr	r1, [pc, #16]	; (8000bc0 <HAL_UART_RxCpltCallback+0x1c>)
 8000bb0:	4804      	ldr	r0, [pc, #16]	; (8000bc4 <HAL_UART_RxCpltCallback+0x20>)
 8000bb2:	f004 fe21 	bl	80057f8 <HAL_UART_Receive_IT>

}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	200008b0 	.word	0x200008b0
 8000bc4:	200018dc 	.word	0x200018dc

08000bc8 <stop_all>:
		    		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);

}

void stop_all()
{/*Stops all motors*/
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0

	//reset the GPIO for open-close motors
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2110      	movs	r1, #16
 8000bd0:	480e      	ldr	r0, [pc, #56]	; (8000c0c <stop_all+0x44>)
 8000bd2:	f003 f82b 	bl	8003c2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2108      	movs	r1, #8
 8000bda:	480c      	ldr	r0, [pc, #48]	; (8000c0c <stop_all+0x44>)
 8000bdc:	f003 f826 	bl	8003c2c <HAL_GPIO_WritePin>

	//set all PWMs to 0
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8000be0:	4b0b      	ldr	r3, [pc, #44]	; (8000c10 <stop_all+0x48>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2200      	movs	r2, #0
 8000be6:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8000be8:	4b09      	ldr	r3, [pc, #36]	; (8000c10 <stop_all+0x48>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2200      	movs	r2, #0
 8000bee:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8000bf0:	4b07      	ldr	r3, [pc, #28]	; (8000c10 <stop_all+0x48>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8000bf8:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <stop_all+0x48>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8000c00:	4b04      	ldr	r3, [pc, #16]	; (8000c14 <stop_all+0x4c>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2200      	movs	r2, #0
 8000c06:	635a      	str	r2, [r3, #52]	; 0x34

}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40010c00 	.word	0x40010c00
 8000c10:	20001784 	.word	0x20001784
 8000c14:	20001984 	.word	0x20001984

08000c18 <move_lf>:

void move_lf(int pwmval)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af02      	add	r7, sp, #8
 8000c1e:	6078      	str	r0, [r7, #4]
	//	Check whether we are at the end positions
		//LF pos given by adc_value[6]
		// min value is around 100, max value 4000, so we set limits as 120 and 3900
		//scale the value from 0 to 100 => 0 to 2800
	if(adc_value[6]<LFMaxPos)
 8000c20:	4b15      	ldr	r3, [pc, #84]	; (8000c78 <move_lf+0x60>)
 8000c22:	699a      	ldr	r2, [r3, #24]
 8000c24:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <move_lf+0x64>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d220      	bcs.n	8000c6e <move_lf+0x56>
	{
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S1 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000c2c:	4b14      	ldr	r3, [pc, #80]	; (8000c80 <move_lf+0x68>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c34:	4618      	mov	r0, r3
 8000c36:	f005 fa73 	bl	8006120 <osSemaphoreWait>
		// set the moving flag
		lfw= 1;
 8000c3a:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <move_lf+0x6c>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	601a      	str	r2, [r3, #0]

		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000c40:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000c44:	9300      	str	r3, [sp, #0]
 8000c46:	2300      	movs	r3, #0
 8000c48:	2264      	movs	r2, #100	; 0x64
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f000 f8f5 	bl	8000e3c <scale_val>
 8000c52:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8000c54:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <move_lf+0x70>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, pwmval);
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <move_lf+0x70>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	639a      	str	r2, [r3, #56]	; 0x38
		osSemaphoreRelease(BinSemHandle);
 8000c64:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <move_lf+0x68>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f005 faa7 	bl	80061bc <osSemaphoreRelease>
		//isMoveF_LF =0;
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);

	}*/
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20001860 	.word	0x20001860
 8000c7c:	20000000 	.word	0x20000000
 8000c80:	20001aac 	.word	0x20001aac
 8000c84:	200008b8 	.word	0x200008b8
 8000c88:	20001784 	.word	0x20001784

08000c8c <move_lb>:

void move_lb(int pwmval)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af02      	add	r7, sp, #8
 8000c92:	6078      	str	r0, [r7, #4]
	if(adc_value[6]>LFMinPos)
 8000c94:	4b15      	ldr	r3, [pc, #84]	; (8000cec <move_lb+0x60>)
 8000c96:	699a      	ldr	r2, [r3, #24]
 8000c98:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <move_lb+0x64>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d920      	bls.n	8000ce2 <move_lb+0x56>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000ca0:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <move_lb+0x68>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f005 fa39 	bl	8006120 <osSemaphoreWait>
		//isMoveB_LF = 1;
		lrw=1;
 8000cae:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <move_lb+0x6c>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	601a      	str	r2, [r3, #0]
		//scale the value from 0 to 100 => 0 to 2800
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000cb4:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000cb8:	9300      	str	r3, [sp, #0]
 8000cba:	2300      	movs	r3, #0
 8000cbc:	2264      	movs	r2, #100	; 0x64
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f000 f8bb 	bl	8000e3c <scale_val>
 8000cc6:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwmval);
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <move_lb+0x70>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	687a      	ldr	r2, [r7, #4]
 8000cce:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8000cd0:	4b0a      	ldr	r3, [pc, #40]	; (8000cfc <move_lb+0x70>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	639a      	str	r2, [r3, #56]	; 0x38
		osSemaphoreRelease(BinSemHandle);
 8000cd8:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <move_lb+0x68>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f005 fa6d 	bl	80061bc <osSemaphoreRelease>
	//	isMoveB_LF = 0;
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);

	}*/
}
 8000ce2:	bf00      	nop
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	20001860 	.word	0x20001860
 8000cf0:	20000004 	.word	0x20000004
 8000cf4:	20001aac 	.word	0x20001aac
 8000cf8:	200008bc 	.word	0x200008bc
 8000cfc:	20001784 	.word	0x20001784

08000d00 <ir_led_on>:
void ir_led_on()
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000d04:	2201      	movs	r2, #1
 8000d06:	2120      	movs	r1, #32
 8000d08:	4802      	ldr	r0, [pc, #8]	; (8000d14 <ir_led_on+0x14>)
 8000d0a:	f002 ff8f 	bl	8003c2c <HAL_GPIO_WritePin>
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40010c00 	.word	0x40010c00

08000d18 <ir_led_off>:

void ir_led_off()
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2120      	movs	r1, #32
 8000d20:	4802      	ldr	r0, [pc, #8]	; (8000d2c <ir_led_off+0x14>)
 8000d22:	f002 ff83 	bl	8003c2c <HAL_GPIO_WritePin>

}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40010c00 	.word	0x40010c00

08000d30 <clear_rxBuffer>:

void clear_rxBuffer(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; ++i) // Using for loop we are initializing
 8000d36:	2300      	movs	r3, #0
 8000d38:	607b      	str	r3, [r7, #4]
 8000d3a:	e007      	b.n	8000d4c <clear_rxBuffer+0x1c>
	{
		UART1_rxBuffer[i] = 0;
 8000d3c:	4a07      	ldr	r2, [pc, #28]	; (8000d5c <clear_rxBuffer+0x2c>)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	2200      	movs	r2, #0
 8000d44:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 6; ++i) // Using for loop we are initializing
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2b05      	cmp	r3, #5
 8000d50:	ddf4      	ble.n	8000d3c <clear_rxBuffer+0xc>
	}
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bc80      	pop	{r7}
 8000d5a:	4770      	bx	lr
 8000d5c:	200008b0 	.word	0x200008b0

08000d60 <set_mux_fl>:

void set_mux_fl(value)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]


HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, value & 0b0001);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	f003 0301 	and.w	r3, r3, #1
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	461a      	mov	r2, r3
 8000d74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d78:	4813      	ldr	r0, [pc, #76]	; (8000dc8 <set_mux_fl+0x68>)
 8000d7a:	f002 ff57 	bl	8003c2c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, value & 0b0010);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	f003 0302 	and.w	r3, r3, #2
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	461a      	mov	r2, r3
 8000d8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d8e:	480e      	ldr	r0, [pc, #56]	; (8000dc8 <set_mux_fl+0x68>)
 8000d90:	f002 ff4c 	bl	8003c2c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, value & 0b0100);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	461a      	mov	r2, r3
 8000da0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000da4:	4808      	ldr	r0, [pc, #32]	; (8000dc8 <set_mux_fl+0x68>)
 8000da6:	f002 ff41 	bl	8003c2c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, value & 0b1000);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	f003 0308 	and.w	r3, r3, #8
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	461a      	mov	r2, r3
 8000db6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dba:	4803      	ldr	r0, [pc, #12]	; (8000dc8 <set_mux_fl+0x68>)
 8000dbc:	f002 ff36 	bl	8003c2c <HAL_GPIO_WritePin>
}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	40010c00 	.word	0x40010c00

08000dcc <set_mux_fr>:
void set_mux_fr(value)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, value & 0b0001);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	f003 0301 	and.w	r3, r3, #1
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	461a      	mov	r2, r3
 8000de0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000de4:	4813      	ldr	r0, [pc, #76]	; (8000e34 <set_mux_fr+0x68>)
 8000de6:	f002 ff21 	bl	8003c2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, value & 0b0010);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	461a      	mov	r2, r3
 8000df6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dfa:	480e      	ldr	r0, [pc, #56]	; (8000e34 <set_mux_fr+0x68>)
 8000dfc:	f002 ff16 	bl	8003c2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, value & 0b0100);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	f003 0304 	and.w	r3, r3, #4
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e10:	4809      	ldr	r0, [pc, #36]	; (8000e38 <set_mux_fr+0x6c>)
 8000e12:	f002 ff0b 	bl	8003c2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, value & 0b1000);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	f003 0308 	and.w	r3, r3, #8
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	461a      	mov	r2, r3
 8000e22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e26:	4804      	ldr	r0, [pc, #16]	; (8000e38 <set_mux_fr+0x6c>)
 8000e28:	f002 ff00 	bl	8003c2c <HAL_GPIO_WritePin>
}
 8000e2c:	bf00      	nop
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40010c00 	.word	0x40010c00
 8000e38:	40010800 	.word	0x40010800

08000e3c <scale_val>:

int scale_val(int inval, int inmin, int inmax, int outmin, int outmax)
{
 8000e3c:	b5b0      	push	{r4, r5, r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
 8000e48:	603b      	str	r3, [r7, #0]
	if (inval>=inmax)
 8000e4a:	68fa      	ldr	r2, [r7, #12]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	db02      	blt.n	8000e58 <scale_val+0x1c>
	{
		inval = inmax;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	e005      	b.n	8000e64 <scale_val+0x28>
	}
	else if(inval<=inmin)
 8000e58:	68fa      	ldr	r2, [r7, #12]
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	dc01      	bgt.n	8000e64 <scale_val+0x28>
	{
		inval =inmin;
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	60fb      	str	r3, [r7, #12]
	}

	double slope = 1.0 * (outmax - outmin) / (inmax - inmin);
 8000e64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff faca 	bl	8000404 <__aeabi_i2d>
 8000e70:	4604      	mov	r4, r0
 8000e72:	460d      	mov	r5, r1
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff fac2 	bl	8000404 <__aeabi_i2d>
 8000e80:	4602      	mov	r2, r0
 8000e82:	460b      	mov	r3, r1
 8000e84:	4620      	mov	r0, r4
 8000e86:	4629      	mov	r1, r5
 8000e88:	f7ff fc50 	bl	800072c <__aeabi_ddiv>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	460c      	mov	r4, r1
 8000e90:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return outmin + slope * (inval - inmin);
 8000e94:	6838      	ldr	r0, [r7, #0]
 8000e96:	f7ff fab5 	bl	8000404 <__aeabi_i2d>
 8000e9a:	4604      	mov	r4, r0
 8000e9c:	460d      	mov	r5, r1
 8000e9e:	68fa      	ldr	r2, [r7, #12]
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff faad 	bl	8000404 <__aeabi_i2d>
 8000eaa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000eae:	f7ff fb13 	bl	80004d8 <__aeabi_dmul>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	4620      	mov	r0, r4
 8000eb8:	4629      	mov	r1, r5
 8000eba:	f7ff f957 	bl	800016c <__adddf3>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	460c      	mov	r4, r1
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	4621      	mov	r1, r4
 8000ec6:	f7ff fd19 	bl	80008fc <__aeabi_d2iz>
 8000eca:	4603      	mov	r3, r0
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3718      	adds	r7, #24
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bdb0      	pop	{r4, r5, r7, pc}

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b5b0      	push	{r4, r5, r7, lr}
 8000ed6:	b09a      	sub	sp, #104	; 0x68
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f001 fdb7 	bl	8002a4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f8ed 	bl	80010bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f000 fbf5 	bl	80016d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ee6:	f000 fbbd 	bl	8001664 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000eea:	f000 fb91 	bl	8001610 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000eee:	f000 f941 	bl	8001174 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000ef2:	f000 fa77 	bl	80013e4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000ef6:	f000 faf3 	bl	80014e0 <MX_TIM4_Init>
  MX_TIM1_Init();
 8000efa:	f000 f9d3 	bl	80012a4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //start ADC conversations
  HAL_ADC_Start_DMA(&hadc1, adc_value, 7);
 8000efe:	2207      	movs	r2, #7
 8000f00:	495c      	ldr	r1, [pc, #368]	; (8001074 <main+0x1a0>)
 8000f02:	485d      	ldr	r0, [pc, #372]	; (8001078 <main+0x1a4>)
 8000f04:	f001 fece 	bl	8002ca4 <HAL_ADC_Start_DMA>
  // Start UART interrupts
  /* When UART gets 5 bytes, it calls the function
   * HAL_UART_RxCpltCallback(
   *
   */
  HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 5);
 8000f08:	2205      	movs	r2, #5
 8000f0a:	495c      	ldr	r1, [pc, #368]	; (800107c <main+0x1a8>)
 8000f0c:	485c      	ldr	r0, [pc, #368]	; (8001080 <main+0x1ac>)
 8000f0e:	f004 fc73 	bl	80057f8 <HAL_UART_Receive_IT>
   *		TIM4->CCR1 = pwm_value;
   *		or
   *		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwm_value);
   *
   */
  HAL_TIM_Base_Start(&htim4);
 8000f12:	485c      	ldr	r0, [pc, #368]	; (8001084 <main+0x1b0>)
 8000f14:	f003 fbf4 	bl	8004700 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 8000f18:	485b      	ldr	r0, [pc, #364]	; (8001088 <main+0x1b4>)
 8000f1a:	f003 fbf1 	bl	8004700 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4858      	ldr	r0, [pc, #352]	; (8001084 <main+0x1b0>)
 8000f22:	f003 fce1 	bl	80048e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 8000f26:	2104      	movs	r1, #4
 8000f28:	4856      	ldr	r0, [pc, #344]	; (8001084 <main+0x1b0>)
 8000f2a:	f003 fcdd 	bl	80048e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8000f2e:	2108      	movs	r1, #8
 8000f30:	4854      	ldr	r0, [pc, #336]	; (8001084 <main+0x1b0>)
 8000f32:	f003 fcd9 	bl	80048e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8000f36:	210c      	movs	r1, #12
 8000f38:	4852      	ldr	r0, [pc, #328]	; (8001084 <main+0x1b0>)
 8000f3a:	f003 fcd5 	bl	80048e8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000f3e:	2100      	movs	r1, #0
 8000f40:	4851      	ldr	r0, [pc, #324]	; (8001088 <main+0x1b4>)
 8000f42:	f003 fcd1 	bl	80048e8 <HAL_TIM_PWM_Start>


  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8000f46:	4b4f      	ldr	r3, [pc, #316]	; (8001084 <main+0x1b0>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8000f4e:	4b4d      	ldr	r3, [pc, #308]	; (8001084 <main+0x1b0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2200      	movs	r2, #0
 8000f54:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8000f56:	4b4b      	ldr	r3, [pc, #300]	; (8001084 <main+0x1b0>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8000f5e:	4b49      	ldr	r3, [pc, #292]	; (8001084 <main+0x1b0>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2200      	movs	r2, #0
 8000f64:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8000f66:	4b48      	ldr	r3, [pc, #288]	; (8001088 <main+0x1b4>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	635a      	str	r2, [r3, #52]	; 0x34
  // = {'\0'};
  long X = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	667b      	str	r3, [r7, #100]	; 0x64

  int temp;

  struct led_channel_info led_channels[WS2812_NUM_CHANNELS];

      int ch, animation_state = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	663b      	str	r3, [r7, #96]	; 0x60
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000f76:	b662      	cpsie	i

      __enable_irq();
      HAL_Delay(200);
 8000f78:	20c8      	movs	r0, #200	; 0xc8
 8000f7a:	f001 fd99 	bl	8002ab0 <HAL_Delay>

      //INITIALIZE NEOPIXELS
      //channel 0
      led_channels[0].framebuffer = channel_framebuffers[0];
 8000f7e:	4b43      	ldr	r3, [pc, #268]	; (800108c <main+0x1b8>)
 8000f80:	653b      	str	r3, [r7, #80]	; 0x50
      led_channels[0].length = FRAMEBUFFER_SIZE * sizeof(struct pixel);
 8000f82:	2348      	movs	r3, #72	; 0x48
 8000f84:	657b      	str	r3, [r7, #84]	; 0x54

      //channel1
      led_channels[1].framebuffer = channel_framebuffers[1];
 8000f86:	4b42      	ldr	r3, [pc, #264]	; (8001090 <main+0x1bc>)
 8000f88:	65bb      	str	r3, [r7, #88]	; 0x58
      led_channels[1].length = FRAMEBUFFER2_SIZE * sizeof(struct pixel);
 8000f8a:	2339      	movs	r3, #57	; 0x39
 8000f8c:	65fb      	str	r3, [r7, #92]	; 0x5c

      HAL_Delay(200);
 8000f8e:	20c8      	movs	r0, #200	; 0xc8
 8000f90:	f001 fd8e 	bl	8002ab0 <HAL_Delay>
      ws2812_init();
 8000f94:	f001 fd0e 	bl	80029b4 <ws2812_init>
      HAL_Delay(200);
 8000f98:	20c8      	movs	r0, #200	; 0xc8
 8000f9a:	f001 fd89 	bl	8002ab0 <HAL_Delay>
      // SETUP LED COLORS
      lightupLED(channel_framebuffers[0]);
 8000f9e:	483b      	ldr	r0, [pc, #236]	; (800108c <main+0x1b8>)
 8000fa0:	f7ff fd06 	bl	80009b0 <lightupLED>
      lightupLED2(channel_framebuffers[1]);
 8000fa4:	483a      	ldr	r0, [pc, #232]	; (8001090 <main+0x1bc>)
 8000fa6:	f7ff fd90 	bl	8000aca <lightupLED2>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000faa:	b672      	cpsid	i

   	  __disable_irq();
   	  ws2812_refresh(led_channels, GPIOB);
 8000fac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fb0:	4938      	ldr	r1, [pc, #224]	; (8001094 <main+0x1c0>)
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f001 fba4 	bl	8002700 <ws2812_refresh>
  __ASM volatile ("cpsie i" : : : "memory");
 8000fb8:	b662      	cpsie	i
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of BinSem */
  osSemaphoreDef(BinSem);
 8000fba:	2300      	movs	r3, #0
 8000fbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	64fb      	str	r3, [r7, #76]	; 0x4c
  BinSemHandle = osSemaphoreCreate(osSemaphore(BinSem), 1);
 8000fc2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f005 f875 	bl	80060b8 <osSemaphoreCreate>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	4b31      	ldr	r3, [pc, #196]	; (8001098 <main+0x1c4>)
 8000fd2:	601a      	str	r2, [r3, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of pidTimer */
  osTimerDef(pidTimer, pid_timer);
 8000fd4:	4b31      	ldr	r3, [pc, #196]	; (800109c <main+0x1c8>)
 8000fd6:	643b      	str	r3, [r7, #64]	; 0x40
 8000fd8:	2300      	movs	r3, #0
 8000fda:	647b      	str	r3, [r7, #68]	; 0x44
  pidTimerHandle = osTimerCreate(osTimer(pidTimer), osTimerPeriodic, NULL);
 8000fdc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f004 ffed 	bl	8005fc4 <osTimerCreate>
 8000fea:	4602      	mov	r2, r0
 8000fec:	4b2c      	ldr	r3, [pc, #176]	; (80010a0 <main+0x1cc>)
 8000fee:	601a      	str	r2, [r3, #0]

  /* definition and creation of statusUpdate */
  osTimerDef(statusUpdate, status_update_timer);
 8000ff0:	4b2c      	ldr	r3, [pc, #176]	; (80010a4 <main+0x1d0>)
 8000ff2:	63bb      	str	r3, [r7, #56]	; 0x38
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
  statusUpdateHandle = osTimerCreate(osTimer(statusUpdate), osTimerPeriodic, NULL);
 8000ff8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2101      	movs	r1, #1
 8001000:	4618      	mov	r0, r3
 8001002:	f004 ffdf 	bl	8005fc4 <osTimerCreate>
 8001006:	4602      	mov	r2, r0
 8001008:	4b27      	ldr	r3, [pc, #156]	; (80010a8 <main+0x1d4>)
 800100a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  // PID timer runs at 100hz
  osTimerStart(pidTimerHandle, 10);
 800100c:	4b24      	ldr	r3, [pc, #144]	; (80010a0 <main+0x1cc>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	210a      	movs	r1, #10
 8001012:	4618      	mov	r0, r3
 8001014:	f005 f80a 	bl	800602c <osTimerStart>
  //status update timer runs at 100 hz
  osTimerStart(statusUpdateHandle, 10);
 8001018:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <main+0x1d4>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	210a      	movs	r1, #10
 800101e:	4618      	mov	r0, r3
 8001020:	f005 f804 	bl	800602c <osTimerStart>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of adcreader */
  osThreadDef(adcreader, adc_reader_task, osPriorityNormal, 0, 128);
 8001024:	4b21      	ldr	r3, [pc, #132]	; (80010ac <main+0x1d8>)
 8001026:	f107 041c 	add.w	r4, r7, #28
 800102a:	461d      	mov	r5, r3
 800102c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800102e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001030:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001034:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adcreaderHandle = osThreadCreate(osThread(adcreader), NULL);
 8001038:	f107 031c 	add.w	r3, r7, #28
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f004 ff5f 	bl	8005f02 <osThreadCreate>
 8001044:	4602      	mov	r2, r0
 8001046:	4b1a      	ldr	r3, [pc, #104]	; (80010b0 <main+0x1dc>)
 8001048:	601a      	str	r2, [r3, #0]

  /* definition and creation of serialreader */
  osThreadDef(serialreader, serial_reader_task, osPriorityHigh, 0, 128);
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <main+0x1e0>)
 800104c:	463c      	mov	r4, r7
 800104e:	461d      	mov	r5, r3
 8001050:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001052:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001054:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001058:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serialreaderHandle = osThreadCreate(osThread(serialreader), NULL);
 800105c:	463b      	mov	r3, r7
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f004 ff4e 	bl	8005f02 <osThreadCreate>
 8001066:	4602      	mov	r2, r0
 8001068:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <main+0x1e4>)
 800106a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800106c:	f004 ff42 	bl	8005ef4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001070:	e7fe      	b.n	8001070 <main+0x19c>
 8001072:	bf00      	nop
 8001074:	20001860 	.word	0x20001860
 8001078:	200018a4 	.word	0x200018a4
 800107c:	200008b0 	.word	0x200008b0
 8001080:	200018dc 	.word	0x200018dc
 8001084:	20001784 	.word	0x20001784
 8001088:	20001984 	.word	0x20001984
 800108c:	20001a1c 	.word	0x20001a1c
 8001090:	20001a64 	.word	0x20001a64
 8001094:	40010c00 	.word	0x40010c00
 8001098:	20001aac 	.word	0x20001aac
 800109c:	08001b35 	.word	0x08001b35
 80010a0:	200018d4 	.word	0x200018d4
 80010a4:	08001be5 	.word	0x08001be5
 80010a8:	200018d8 	.word	0x200018d8
 80010ac:	08009adc 	.word	0x08009adc
 80010b0:	2000185c 	.word	0x2000185c
 80010b4:	08009b08 	.word	0x08009b08
 80010b8:	20001814 	.word	0x20001814

080010bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b094      	sub	sp, #80	; 0x50
 80010c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010c6:	2228      	movs	r2, #40	; 0x28
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f008 f82f 	bl	800912e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010ec:	2301      	movs	r3, #1
 80010ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010fa:	2301      	movs	r3, #1
 80010fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010fe:	2302      	movs	r3, #2
 8001100:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001102:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001106:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 8001108:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 800110c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001112:	4618      	mov	r0, r3
 8001114:	f002 fda2 	bl	8003c5c <HAL_RCC_OscConfig>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800111e:	f000 fe03 	bl	8001d28 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001122:	230f      	movs	r3, #15
 8001124:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001126:	2302      	movs	r3, #2
 8001128:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800112e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001132:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	2102      	movs	r1, #2
 800113e:	4618      	mov	r0, r3
 8001140:	f003 f80c 	bl	800415c <HAL_RCC_ClockConfig>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800114a:	f000 fded 	bl	8001d28 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800114e:	2302      	movs	r3, #2
 8001150:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8001152:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001156:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	4618      	mov	r0, r3
 800115c:	f003 f9ca 	bl	80044f4 <HAL_RCCEx_PeriphCLKConfig>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001166:	f000 fddf 	bl	8001d28 <Error_Handler>
  }
}
 800116a:	bf00      	nop
 800116c:	3750      	adds	r7, #80	; 0x50
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
	...

08001174 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001184:	4b45      	ldr	r3, [pc, #276]	; (800129c <MX_ADC1_Init+0x128>)
 8001186:	4a46      	ldr	r2, [pc, #280]	; (80012a0 <MX_ADC1_Init+0x12c>)
 8001188:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800118a:	4b44      	ldr	r3, [pc, #272]	; (800129c <MX_ADC1_Init+0x128>)
 800118c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001190:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001192:	4b42      	ldr	r3, [pc, #264]	; (800129c <MX_ADC1_Init+0x128>)
 8001194:	2201      	movs	r2, #1
 8001196:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001198:	4b40      	ldr	r3, [pc, #256]	; (800129c <MX_ADC1_Init+0x128>)
 800119a:	2200      	movs	r2, #0
 800119c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800119e:	4b3f      	ldr	r3, [pc, #252]	; (800129c <MX_ADC1_Init+0x128>)
 80011a0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80011a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011a6:	4b3d      	ldr	r3, [pc, #244]	; (800129c <MX_ADC1_Init+0x128>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 7;
 80011ac:	4b3b      	ldr	r3, [pc, #236]	; (800129c <MX_ADC1_Init+0x128>)
 80011ae:	2207      	movs	r2, #7
 80011b0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011b2:	483a      	ldr	r0, [pc, #232]	; (800129c <MX_ADC1_Init+0x128>)
 80011b4:	f001 fc9e 	bl	8002af4 <HAL_ADC_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80011be:	f000 fdb3 	bl	8001d28 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011c6:	2301      	movs	r3, #1
 80011c8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80011ca:	2304      	movs	r3, #4
 80011cc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	4619      	mov	r1, r3
 80011d2:	4832      	ldr	r0, [pc, #200]	; (800129c <MX_ADC1_Init+0x128>)
 80011d4:	f001 fe60 	bl	8002e98 <HAL_ADC_ConfigChannel>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80011de:	f000 fda3 	bl	8001d28 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011e2:	2301      	movs	r3, #1
 80011e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80011e6:	2302      	movs	r3, #2
 80011e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4619      	mov	r1, r3
 80011ee:	482b      	ldr	r0, [pc, #172]	; (800129c <MX_ADC1_Init+0x128>)
 80011f0:	f001 fe52 	bl	8002e98 <HAL_ADC_ConfigChannel>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80011fa:	f000 fd95 	bl	8001d28 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80011fe:	2302      	movs	r3, #2
 8001200:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001202:	2303      	movs	r3, #3
 8001204:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001206:	2305      	movs	r3, #5
 8001208:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800120a:	1d3b      	adds	r3, r7, #4
 800120c:	4619      	mov	r1, r3
 800120e:	4823      	ldr	r0, [pc, #140]	; (800129c <MX_ADC1_Init+0x128>)
 8001210:	f001 fe42 	bl	8002e98 <HAL_ADC_ConfigChannel>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800121a:	f000 fd85 	bl	8001d28 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800121e:	2303      	movs	r3, #3
 8001220:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001222:	2304      	movs	r3, #4
 8001224:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001226:	2304      	movs	r3, #4
 8001228:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800122a:	1d3b      	adds	r3, r7, #4
 800122c:	4619      	mov	r1, r3
 800122e:	481b      	ldr	r0, [pc, #108]	; (800129c <MX_ADC1_Init+0x128>)
 8001230:	f001 fe32 	bl	8002e98 <HAL_ADC_ConfigChannel>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 800123a:	f000 fd75 	bl	8001d28 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800123e:	2304      	movs	r3, #4
 8001240:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001242:	2305      	movs	r3, #5
 8001244:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	4619      	mov	r1, r3
 800124a:	4814      	ldr	r0, [pc, #80]	; (800129c <MX_ADC1_Init+0x128>)
 800124c:	f001 fe24 	bl	8002e98 <HAL_ADC_ConfigChannel>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8001256:	f000 fd67 	bl	8001d28 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800125a:	2307      	movs	r3, #7
 800125c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800125e:	2306      	movs	r3, #6
 8001260:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	4619      	mov	r1, r3
 8001266:	480d      	ldr	r0, [pc, #52]	; (800129c <MX_ADC1_Init+0x128>)
 8001268:	f001 fe16 	bl	8002e98 <HAL_ADC_ConfigChannel>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 8001272:	f000 fd59 	bl	8001d28 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001276:	2306      	movs	r3, #6
 8001278:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800127a:	2307      	movs	r3, #7
 800127c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127e:	1d3b      	adds	r3, r7, #4
 8001280:	4619      	mov	r1, r3
 8001282:	4806      	ldr	r0, [pc, #24]	; (800129c <MX_ADC1_Init+0x128>)
 8001284:	f001 fe08 	bl	8002e98 <HAL_ADC_ConfigChannel>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 800128e:	f000 fd4b 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200018a4 	.word	0x200018a4
 80012a0:	40012400 	.word	0x40012400

080012a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b096      	sub	sp, #88	; 0x58
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
 80012d0:	611a      	str	r2, [r3, #16]
 80012d2:	615a      	str	r2, [r3, #20]
 80012d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2220      	movs	r2, #32
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f007 ff26 	bl	800912e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012e2:	4b3e      	ldr	r3, [pc, #248]	; (80013dc <MX_TIM1_Init+0x138>)
 80012e4:	4a3e      	ldr	r2, [pc, #248]	; (80013e0 <MX_TIM1_Init+0x13c>)
 80012e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012e8:	4b3c      	ldr	r3, [pc, #240]	; (80013dc <MX_TIM1_Init+0x138>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ee:	4b3b      	ldr	r3, [pc, #236]	; (80013dc <MX_TIM1_Init+0x138>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2799;
 80012f4:	4b39      	ldr	r3, [pc, #228]	; (80013dc <MX_TIM1_Init+0x138>)
 80012f6:	f640 22ef 	movw	r2, #2799	; 0xaef
 80012fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012fc:	4b37      	ldr	r3, [pc, #220]	; (80013dc <MX_TIM1_Init+0x138>)
 80012fe:	2200      	movs	r2, #0
 8001300:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001302:	4b36      	ldr	r3, [pc, #216]	; (80013dc <MX_TIM1_Init+0x138>)
 8001304:	2200      	movs	r2, #0
 8001306:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001308:	4b34      	ldr	r3, [pc, #208]	; (80013dc <MX_TIM1_Init+0x138>)
 800130a:	2200      	movs	r2, #0
 800130c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800130e:	4833      	ldr	r0, [pc, #204]	; (80013dc <MX_TIM1_Init+0x138>)
 8001310:	f003 f9a6 	bl	8004660 <HAL_TIM_Base_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800131a:	f000 fd05 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800131e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001322:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001324:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001328:	4619      	mov	r1, r3
 800132a:	482c      	ldr	r0, [pc, #176]	; (80013dc <MX_TIM1_Init+0x138>)
 800132c:	f003 fd44 	bl	8004db8 <HAL_TIM_ConfigClockSource>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001336:	f000 fcf7 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800133a:	4828      	ldr	r0, [pc, #160]	; (80013dc <MX_TIM1_Init+0x138>)
 800133c:	f003 fa7c 	bl	8004838 <HAL_TIM_PWM_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001346:	f000 fcef 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134a:	2300      	movs	r3, #0
 800134c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800134e:	2300      	movs	r3, #0
 8001350:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001352:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001356:	4619      	mov	r1, r3
 8001358:	4820      	ldr	r0, [pc, #128]	; (80013dc <MX_TIM1_Init+0x138>)
 800135a:	f004 f8ad 	bl	80054b8 <HAL_TIMEx_MasterConfigSynchronization>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001364:	f000 fce0 	bl	8001d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001368:	2360      	movs	r3, #96	; 0x60
 800136a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001370:	2300      	movs	r3, #0
 8001372:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001374:	2300      	movs	r3, #0
 8001376:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001378:	2300      	movs	r3, #0
 800137a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800137c:	2300      	movs	r3, #0
 800137e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001380:	2300      	movs	r3, #0
 8001382:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001384:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001388:	2200      	movs	r2, #0
 800138a:	4619      	mov	r1, r3
 800138c:	4813      	ldr	r0, [pc, #76]	; (80013dc <MX_TIM1_Init+0x138>)
 800138e:	f003 fc55 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001398:	f000 fcc6 	bl	8001d28 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4619      	mov	r1, r3
 80013be:	4807      	ldr	r0, [pc, #28]	; (80013dc <MX_TIM1_Init+0x138>)
 80013c0:	f004 f8d8 	bl	8005574 <HAL_TIMEx_ConfigBreakDeadTime>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80013ca:	f000 fcad 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013ce:	4803      	ldr	r0, [pc, #12]	; (80013dc <MX_TIM1_Init+0x138>)
 80013d0:	f000 fe22 	bl	8002018 <HAL_TIM_MspPostInit>

}
 80013d4:	bf00      	nop
 80013d6:	3758      	adds	r7, #88	; 0x58
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20001984 	.word	0x20001984
 80013e0:	40012c00 	.word	0x40012c00

080013e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08e      	sub	sp, #56	; 0x38
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f8:	f107 0320 	add.w	r3, r7, #32
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
 8001410:	615a      	str	r2, [r3, #20]
 8001412:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001414:	4b31      	ldr	r3, [pc, #196]	; (80014dc <MX_TIM2_Init+0xf8>)
 8001416:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800141a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800141c:	4b2f      	ldr	r3, [pc, #188]	; (80014dc <MX_TIM2_Init+0xf8>)
 800141e:	2200      	movs	r2, #0
 8001420:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001422:	4b2e      	ldr	r3, [pc, #184]	; (80014dc <MX_TIM2_Init+0xf8>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001428:	4b2c      	ldr	r3, [pc, #176]	; (80014dc <MX_TIM2_Init+0xf8>)
 800142a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800142e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001430:	4b2a      	ldr	r3, [pc, #168]	; (80014dc <MX_TIM2_Init+0xf8>)
 8001432:	2200      	movs	r2, #0
 8001434:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001436:	4b29      	ldr	r3, [pc, #164]	; (80014dc <MX_TIM2_Init+0xf8>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800143c:	4827      	ldr	r0, [pc, #156]	; (80014dc <MX_TIM2_Init+0xf8>)
 800143e:	f003 f90f 	bl	8004660 <HAL_TIM_Base_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001448:	f000 fc6e 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800144c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001450:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001452:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001456:	4619      	mov	r1, r3
 8001458:	4820      	ldr	r0, [pc, #128]	; (80014dc <MX_TIM2_Init+0xf8>)
 800145a:	f003 fcad 	bl	8004db8 <HAL_TIM_ConfigClockSource>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001464:	f000 fc60 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001468:	481c      	ldr	r0, [pc, #112]	; (80014dc <MX_TIM2_Init+0xf8>)
 800146a:	f003 f9e5 	bl	8004838 <HAL_TIM_PWM_Init>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001474:	f000 fc58 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001478:	2300      	movs	r3, #0
 800147a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147c:	2300      	movs	r3, #0
 800147e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001480:	f107 0320 	add.w	r3, r7, #32
 8001484:	4619      	mov	r1, r3
 8001486:	4815      	ldr	r0, [pc, #84]	; (80014dc <MX_TIM2_Init+0xf8>)
 8001488:	f004 f816 	bl	80054b8 <HAL_TIMEx_MasterConfigSynchronization>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001492:	f000 fc49 	bl	8001d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001496:	2360      	movs	r3, #96	; 0x60
 8001498:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800149e:	2300      	movs	r3, #0
 80014a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	2200      	movs	r2, #0
 80014aa:	4619      	mov	r1, r3
 80014ac:	480b      	ldr	r0, [pc, #44]	; (80014dc <MX_TIM2_Init+0xf8>)
 80014ae:	f003 fbc5 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80014b8:	f000 fc36 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014bc:	1d3b      	adds	r3, r7, #4
 80014be:	2204      	movs	r2, #4
 80014c0:	4619      	mov	r1, r3
 80014c2:	4806      	ldr	r0, [pc, #24]	; (80014dc <MX_TIM2_Init+0xf8>)
 80014c4:	f003 fbba 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80014ce:	f000 fc2b 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014d2:	bf00      	nop
 80014d4:	3738      	adds	r7, #56	; 0x38
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	200019d4 	.word	0x200019d4

080014e0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08e      	sub	sp, #56	; 0x38
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
 80014f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f4:	f107 0320 	add.w	r3, r7, #32
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]
 800150a:	611a      	str	r2, [r3, #16]
 800150c:	615a      	str	r2, [r3, #20]
 800150e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001510:	4b3d      	ldr	r3, [pc, #244]	; (8001608 <MX_TIM4_Init+0x128>)
 8001512:	4a3e      	ldr	r2, [pc, #248]	; (800160c <MX_TIM4_Init+0x12c>)
 8001514:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001516:	4b3c      	ldr	r3, [pc, #240]	; (8001608 <MX_TIM4_Init+0x128>)
 8001518:	2200      	movs	r2, #0
 800151a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151c:	4b3a      	ldr	r3, [pc, #232]	; (8001608 <MX_TIM4_Init+0x128>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2799;
 8001522:	4b39      	ldr	r3, [pc, #228]	; (8001608 <MX_TIM4_Init+0x128>)
 8001524:	f640 22ef 	movw	r2, #2799	; 0xaef
 8001528:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800152a:	4b37      	ldr	r3, [pc, #220]	; (8001608 <MX_TIM4_Init+0x128>)
 800152c:	2200      	movs	r2, #0
 800152e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001530:	4b35      	ldr	r3, [pc, #212]	; (8001608 <MX_TIM4_Init+0x128>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001536:	4834      	ldr	r0, [pc, #208]	; (8001608 <MX_TIM4_Init+0x128>)
 8001538:	f003 f892 	bl	8004660 <HAL_TIM_Base_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001542:	f000 fbf1 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001546:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800154a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800154c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001550:	4619      	mov	r1, r3
 8001552:	482d      	ldr	r0, [pc, #180]	; (8001608 <MX_TIM4_Init+0x128>)
 8001554:	f003 fc30 	bl	8004db8 <HAL_TIM_ConfigClockSource>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800155e:	f000 fbe3 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001562:	4829      	ldr	r0, [pc, #164]	; (8001608 <MX_TIM4_Init+0x128>)
 8001564:	f003 f968 	bl	8004838 <HAL_TIM_PWM_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800156e:	f000 fbdb 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001572:	2300      	movs	r3, #0
 8001574:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001576:	2300      	movs	r3, #0
 8001578:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800157a:	f107 0320 	add.w	r3, r7, #32
 800157e:	4619      	mov	r1, r3
 8001580:	4821      	ldr	r0, [pc, #132]	; (8001608 <MX_TIM4_Init+0x128>)
 8001582:	f003 ff99 	bl	80054b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800158c:	f000 fbcc 	bl	8001d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001590:	2360      	movs	r3, #96	; 0x60
 8001592:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015a0:	1d3b      	adds	r3, r7, #4
 80015a2:	2200      	movs	r2, #0
 80015a4:	4619      	mov	r1, r3
 80015a6:	4818      	ldr	r0, [pc, #96]	; (8001608 <MX_TIM4_Init+0x128>)
 80015a8:	f003 fb48 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80015b2:	f000 fbb9 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	2204      	movs	r2, #4
 80015ba:	4619      	mov	r1, r3
 80015bc:	4812      	ldr	r0, [pc, #72]	; (8001608 <MX_TIM4_Init+0x128>)
 80015be:	f003 fb3d 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80015c8:	f000 fbae 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	2208      	movs	r2, #8
 80015d0:	4619      	mov	r1, r3
 80015d2:	480d      	ldr	r0, [pc, #52]	; (8001608 <MX_TIM4_Init+0x128>)
 80015d4:	f003 fb32 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80015de:	f000 fba3 	bl	8001d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	220c      	movs	r2, #12
 80015e6:	4619      	mov	r1, r3
 80015e8:	4807      	ldr	r0, [pc, #28]	; (8001608 <MX_TIM4_Init+0x128>)
 80015ea:	f003 fb27 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 80015f4:	f000 fb98 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80015f8:	4803      	ldr	r0, [pc, #12]	; (8001608 <MX_TIM4_Init+0x128>)
 80015fa:	f000 fd0d 	bl	8002018 <HAL_TIM_MspPostInit>

}
 80015fe:	bf00      	nop
 8001600:	3738      	adds	r7, #56	; 0x38
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20001784 	.word	0x20001784
 800160c:	40000800 	.word	0x40000800

08001610 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001614:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_USART1_UART_Init+0x4c>)
 8001616:	4a12      	ldr	r2, [pc, #72]	; (8001660 <MX_USART1_UART_Init+0x50>)
 8001618:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800161a:	4b10      	ldr	r3, [pc, #64]	; (800165c <MX_USART1_UART_Init+0x4c>)
 800161c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001620:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_USART1_UART_Init+0x4c>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_USART1_UART_Init+0x4c>)
 800162a:	2200      	movs	r2, #0
 800162c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800162e:	4b0b      	ldr	r3, [pc, #44]	; (800165c <MX_USART1_UART_Init+0x4c>)
 8001630:	2200      	movs	r2, #0
 8001632:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001634:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_USART1_UART_Init+0x4c>)
 8001636:	220c      	movs	r2, #12
 8001638:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <MX_USART1_UART_Init+0x4c>)
 800163c:	2200      	movs	r2, #0
 800163e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_USART1_UART_Init+0x4c>)
 8001642:	2200      	movs	r2, #0
 8001644:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001646:	4805      	ldr	r0, [pc, #20]	; (800165c <MX_USART1_UART_Init+0x4c>)
 8001648:	f003 fff7 	bl	800563a <HAL_UART_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001652:	f000 fb69 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200018dc 	.word	0x200018dc
 8001660:	40013800 	.word	0x40013800

08001664 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800166a:	4b18      	ldr	r3, [pc, #96]	; (80016cc <MX_DMA_Init+0x68>)
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	4a17      	ldr	r2, [pc, #92]	; (80016cc <MX_DMA_Init+0x68>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6153      	str	r3, [r2, #20]
 8001676:	4b15      	ldr	r3, [pc, #84]	; (80016cc <MX_DMA_Init+0x68>)
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2105      	movs	r1, #5
 8001686:	200b      	movs	r0, #11
 8001688:	f001 fea5 	bl	80033d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800168c:	200b      	movs	r0, #11
 800168e:	f001 febe 	bl	800340e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2105      	movs	r1, #5
 8001696:	200c      	movs	r0, #12
 8001698:	f001 fe9d 	bl	80033d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800169c:	200c      	movs	r0, #12
 800169e:	f001 feb6 	bl	800340e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2105      	movs	r1, #5
 80016a6:	200f      	movs	r0, #15
 80016a8:	f001 fe95 	bl	80033d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016ac:	200f      	movs	r0, #15
 80016ae:	f001 feae 	bl	800340e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80016b2:	2200      	movs	r2, #0
 80016b4:	2105      	movs	r1, #5
 80016b6:	2011      	movs	r0, #17
 80016b8:	f001 fe8d 	bl	80033d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80016bc:	2011      	movs	r0, #17
 80016be:	f001 fea6 	bl	800340e <HAL_NVIC_EnableIRQ>

}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40021000 	.word	0x40021000

080016d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b088      	sub	sp, #32
 80016d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d6:	f107 0310 	add.w	r3, r7, #16
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e4:	4b39      	ldr	r3, [pc, #228]	; (80017cc <MX_GPIO_Init+0xfc>)
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	4a38      	ldr	r2, [pc, #224]	; (80017cc <MX_GPIO_Init+0xfc>)
 80016ea:	f043 0310 	orr.w	r3, r3, #16
 80016ee:	6193      	str	r3, [r2, #24]
 80016f0:	4b36      	ldr	r3, [pc, #216]	; (80017cc <MX_GPIO_Init+0xfc>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	f003 0310 	and.w	r3, r3, #16
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016fc:	4b33      	ldr	r3, [pc, #204]	; (80017cc <MX_GPIO_Init+0xfc>)
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	4a32      	ldr	r2, [pc, #200]	; (80017cc <MX_GPIO_Init+0xfc>)
 8001702:	f043 0320 	orr.w	r3, r3, #32
 8001706:	6193      	str	r3, [r2, #24]
 8001708:	4b30      	ldr	r3, [pc, #192]	; (80017cc <MX_GPIO_Init+0xfc>)
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	f003 0320 	and.w	r3, r3, #32
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001714:	4b2d      	ldr	r3, [pc, #180]	; (80017cc <MX_GPIO_Init+0xfc>)
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	4a2c      	ldr	r2, [pc, #176]	; (80017cc <MX_GPIO_Init+0xfc>)
 800171a:	f043 0304 	orr.w	r3, r3, #4
 800171e:	6193      	str	r3, [r2, #24]
 8001720:	4b2a      	ldr	r3, [pc, #168]	; (80017cc <MX_GPIO_Init+0xfc>)
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	f003 0304 	and.w	r3, r3, #4
 8001728:	607b      	str	r3, [r7, #4]
 800172a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172c:	4b27      	ldr	r3, [pc, #156]	; (80017cc <MX_GPIO_Init+0xfc>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	4a26      	ldr	r2, [pc, #152]	; (80017cc <MX_GPIO_Init+0xfc>)
 8001732:	f043 0308 	orr.w	r3, r3, #8
 8001736:	6193      	str	r3, [r2, #24]
 8001738:	4b24      	ldr	r3, [pc, #144]	; (80017cc <MX_GPIO_Init+0xfc>)
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	f003 0308 	and.w	r3, r3, #8
 8001740:	603b      	str	r3, [r7, #0]
 8001742:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001744:	2200      	movs	r2, #0
 8001746:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800174a:	4821      	ldr	r0, [pc, #132]	; (80017d0 <MX_GPIO_Init+0x100>)
 800174c:	f002 fa6e 	bl	8003c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001750:	2200      	movs	r2, #0
 8001752:	f64f 413b 	movw	r1, #64571	; 0xfc3b
 8001756:	481f      	ldr	r0, [pc, #124]	; (80017d4 <MX_GPIO_Init+0x104>)
 8001758:	f002 fa68 	bl	8003c2c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800175c:	2200      	movs	r2, #0
 800175e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001762:	481d      	ldr	r0, [pc, #116]	; (80017d8 <MX_GPIO_Init+0x108>)
 8001764:	f002 fa62 	bl	8003c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001768:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800176c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176e:	2301      	movs	r3, #1
 8001770:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001776:	2302      	movs	r3, #2
 8001778:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800177a:	f107 0310 	add.w	r3, r7, #16
 800177e:	4619      	mov	r1, r3
 8001780:	4813      	ldr	r0, [pc, #76]	; (80017d0 <MX_GPIO_Init+0x100>)
 8001782:	f002 f8f9 	bl	8003978 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001786:	f64f 433b 	movw	r3, #64571	; 0xfc3b
 800178a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2302      	movs	r3, #2
 8001796:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	4619      	mov	r1, r3
 800179e:	480d      	ldr	r0, [pc, #52]	; (80017d4 <MX_GPIO_Init+0x104>)
 80017a0:	f002 f8ea 	bl	8003978 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80017a4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80017a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017aa:	2301      	movs	r3, #1
 80017ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b2:	2302      	movs	r3, #2
 80017b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b6:	f107 0310 	add.w	r3, r7, #16
 80017ba:	4619      	mov	r1, r3
 80017bc:	4806      	ldr	r0, [pc, #24]	; (80017d8 <MX_GPIO_Init+0x108>)
 80017be:	f002 f8db 	bl	8003978 <HAL_GPIO_Init>

}
 80017c2:	bf00      	nop
 80017c4:	3720      	adds	r7, #32
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40021000 	.word	0x40021000
 80017d0:	40011000 	.word	0x40011000
 80017d4:	40010c00 	.word	0x40010c00
 80017d8:	40010800 	.word	0x40010800

080017dc <adc_reader_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_adc_reader_task */
void adc_reader_task(void const * argument)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  for(int i=0;i<num_irsensors;i++)
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	e040      	b.n	800186c <adc_reader_task+0x90>
	  	  {
	  		  // set IR off
	  		  ir_led_off();
 80017ea:	f7ff fa95 	bl	8000d18 <ir_led_off>

	  		  // select mux channel
	  		  set_mux_fl(i);
 80017ee:	68f8      	ldr	r0, [r7, #12]
 80017f0:	f7ff fab6 	bl	8000d60 <set_mux_fl>
	  		  set_mux_fr(i);
 80017f4:	68f8      	ldr	r0, [r7, #12]
 80017f6:	f7ff fae9 	bl	8000dcc <set_mux_fr>

	  		  //small delay
	  		  HAL_Delay(1);
 80017fa:	2001      	movs	r0, #1
 80017fc:	f001 f958 	bl	8002ab0 <HAL_Delay>

	  		  // get initial readings
	  		  data_fl_noise = adc_value[0];
 8001800:	4b1d      	ldr	r3, [pc, #116]	; (8001878 <adc_reader_task+0x9c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	461a      	mov	r2, r3
 8001806:	4b1d      	ldr	r3, [pc, #116]	; (800187c <adc_reader_task+0xa0>)
 8001808:	601a      	str	r2, [r3, #0]
	  		  data_fr_noise = adc_value[1];
 800180a:	4b1b      	ldr	r3, [pc, #108]	; (8001878 <adc_reader_task+0x9c>)
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	461a      	mov	r2, r3
 8001810:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <adc_reader_task+0xa4>)
 8001812:	601a      	str	r2, [r3, #0]

	  		  // set IR on
	  		  ir_led_on();
 8001814:	f7ff fa74 	bl	8000d00 <ir_led_on>
	  		  //small delay
	  		  HAL_Delay(1);
 8001818:	2001      	movs	r0, #1
 800181a:	f001 f949 	bl	8002ab0 <HAL_Delay>

	  		  // get second readings
	  		  data_fl = adc_value[0];
 800181e:	4b16      	ldr	r3, [pc, #88]	; (8001878 <adc_reader_task+0x9c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	4b17      	ldr	r3, [pc, #92]	; (8001884 <adc_reader_task+0xa8>)
 8001826:	601a      	str	r2, [r3, #0]
	  		  data_fr = adc_value[1];
 8001828:	4b13      	ldr	r3, [pc, #76]	; (8001878 <adc_reader_task+0x9c>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	461a      	mov	r2, r3
 800182e:	4b16      	ldr	r3, [pc, #88]	; (8001888 <adc_reader_task+0xac>)
 8001830:	601a      	str	r2, [r3, #0]

	  		  //calculate the real value and set it in ir_data array
	  		  data_fl_real = -1*(data_fl - data_fl_noise);
 8001832:	4b12      	ldr	r3, [pc, #72]	; (800187c <adc_reader_task+0xa0>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	4b13      	ldr	r3, [pc, #76]	; (8001884 <adc_reader_task+0xa8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	4a13      	ldr	r2, [pc, #76]	; (800188c <adc_reader_task+0xb0>)
 800183e:	6013      	str	r3, [r2, #0]
	  		  data_fr_real = -1*(data_fr - data_fr_noise);
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <adc_reader_task+0xa4>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4b10      	ldr	r3, [pc, #64]	; (8001888 <adc_reader_task+0xac>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	4a11      	ldr	r2, [pc, #68]	; (8001890 <adc_reader_task+0xb4>)
 800184c:	6013      	str	r3, [r2, #0]

	  		  irdata_fl[i] = data_fl_real;
 800184e:	4b0f      	ldr	r3, [pc, #60]	; (800188c <adc_reader_task+0xb0>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	4910      	ldr	r1, [pc, #64]	; (8001894 <adc_reader_task+0xb8>)
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  		  irdata_fr[i] = data_fr_real;
 800185a:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <adc_reader_task+0xb4>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	490e      	ldr	r1, [pc, #56]	; (8001898 <adc_reader_task+0xbc>)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  for(int i=0;i<num_irsensors;i++)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	3301      	adds	r3, #1
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	4b0b      	ldr	r3, [pc, #44]	; (800189c <adc_reader_task+0xc0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	68fa      	ldr	r2, [r7, #12]
 8001872:	429a      	cmp	r2, r3
 8001874:	dbb9      	blt.n	80017ea <adc_reader_task+0xe>
 8001876:	e7b5      	b.n	80017e4 <adc_reader_task+0x8>
 8001878:	20001860 	.word	0x20001860
 800187c:	200019d0 	.word	0x200019d0
 8001880:	20001980 	.word	0x20001980
 8001884:	20001738 	.word	0x20001738
 8001888:	20001810 	.word	0x20001810
 800188c:	200019cc 	.word	0x200019cc
 8001890:	20001780 	.word	0x20001780
 8001894:	2000187c 	.word	0x2000187c
 8001898:	20001ab0 	.word	0x20001ab0
 800189c:	20000008 	.word	0x20000008

080018a0 <serial_reader_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_serial_reader_task */
void serial_reader_task(void const * argument)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08c      	sub	sp, #48	; 0x30
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
	   *    rrXXX - move right finger reverse with XXX speed
	   *    s0000 - stop
	   */
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "Serial READ \n", 1), 10);
	  //close gripper
	  switch(UART1_rxBuffer[0])
 80018a8:	4b97      	ldr	r3, [pc, #604]	; (8001b08 <serial_reader_task+0x268>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	3b63      	subs	r3, #99	; 0x63
 80018ae:	2b10      	cmp	r3, #16
 80018b0:	f200 8124 	bhi.w	8001afc <serial_reader_task+0x25c>
 80018b4:	a201      	add	r2, pc, #4	; (adr r2, 80018bc <serial_reader_task+0x1c>)
 80018b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ba:	bf00      	nop
 80018bc:	08001901 	.word	0x08001901
 80018c0:	08001afd 	.word	0x08001afd
 80018c4:	08001afd 	.word	0x08001afd
 80018c8:	08001afd 	.word	0x08001afd
 80018cc:	08001afd 	.word	0x08001afd
 80018d0:	08001afd 	.word	0x08001afd
 80018d4:	08001afd 	.word	0x08001afd
 80018d8:	08001afd 	.word	0x08001afd
 80018dc:	08001afd 	.word	0x08001afd
 80018e0:	08001aaf 	.word	0x08001aaf
 80018e4:	08001afd 	.word	0x08001afd
 80018e8:	08001afd 	.word	0x08001afd
 80018ec:	080019b9 	.word	0x080019b9
 80018f0:	08001afd 	.word	0x08001afd
 80018f4:	08001afd 	.word	0x08001afd
 80018f8:	08001a23 	.word	0x08001a23
 80018fc:	080019af 	.word	0x080019af
	  {

	  case 'c':
	  	  {
			  //close in current control mode
			  if(UART1_rxBuffer[1]=='c')
 8001900:	4b81      	ldr	r3, [pc, #516]	; (8001b08 <serial_reader_task+0x268>)
 8001902:	785b      	ldrb	r3, [r3, #1]
 8001904:	2b63      	cmp	r3, #99	; 0x63
 8001906:	d11d      	bne.n	8001944 <serial_reader_task+0xa4>
			  	  {
				  // create the NULL terminated character array with the values
				  char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001908:	4b7f      	ldr	r3, [pc, #508]	; (8001b08 <serial_reader_task+0x268>)
 800190a:	789b      	ldrb	r3, [r3, #2]
 800190c:	763b      	strb	r3, [r7, #24]
 800190e:	4b7e      	ldr	r3, [pc, #504]	; (8001b08 <serial_reader_task+0x268>)
 8001910:	78db      	ldrb	r3, [r3, #3]
 8001912:	767b      	strb	r3, [r7, #25]
 8001914:	4b7c      	ldr	r3, [pc, #496]	; (8001b08 <serial_reader_task+0x268>)
 8001916:	791b      	ldrb	r3, [r3, #4]
 8001918:	76bb      	strb	r3, [r7, #26]
 800191a:	2300      	movs	r3, #0
 800191c:	76fb      	strb	r3, [r7, #27]
				  int cmd_val = atoi(val_ar);
 800191e:	f107 0318 	add.w	r3, r7, #24
 8001922:	4618      	mov	r0, r3
 8001924:	f007 fbca 	bl	80090bc <atoi>
 8001928:	61f8      	str	r0, [r7, #28]
				  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "cc %d \n", cmd_val), 100);
 800192a:	69fa      	ldr	r2, [r7, #28]
 800192c:	4977      	ldr	r1, [pc, #476]	; (8001b0c <serial_reader_task+0x26c>)
 800192e:	4878      	ldr	r0, [pc, #480]	; (8001b10 <serial_reader_task+0x270>)
 8001930:	f007 fc06 	bl	8009140 <siprintf>
 8001934:	4603      	mov	r3, r0
 8001936:	b29a      	uxth	r2, r3
 8001938:	2364      	movs	r3, #100	; 0x64
 800193a:	4975      	ldr	r1, [pc, #468]	; (8001b10 <serial_reader_task+0x270>)
 800193c:	4875      	ldr	r0, [pc, #468]	; (8001b14 <serial_reader_task+0x274>)
 800193e:	f003 fec9 	bl	80056d4 <HAL_UART_Transmit>
 8001942:	e031      	b.n	80019a8 <serial_reader_task+0x108>
			  	  }
			  //close in position hold mode
			  else if(UART1_rxBuffer[1]=='p')
 8001944:	4b70      	ldr	r3, [pc, #448]	; (8001b08 <serial_reader_task+0x268>)
 8001946:	785b      	ldrb	r3, [r3, #1]
 8001948:	2b70      	cmp	r3, #112	; 0x70
 800194a:	d10c      	bne.n	8001966 <serial_reader_task+0xc6>
		  	  	  {
				  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "cp  \n", 1), 100);
 800194c:	2201      	movs	r2, #1
 800194e:	4972      	ldr	r1, [pc, #456]	; (8001b18 <serial_reader_task+0x278>)
 8001950:	486f      	ldr	r0, [pc, #444]	; (8001b10 <serial_reader_task+0x270>)
 8001952:	f007 fbf5 	bl	8009140 <siprintf>
 8001956:	4603      	mov	r3, r0
 8001958:	b29a      	uxth	r2, r3
 800195a:	2364      	movs	r3, #100	; 0x64
 800195c:	496c      	ldr	r1, [pc, #432]	; (8001b10 <serial_reader_task+0x270>)
 800195e:	486d      	ldr	r0, [pc, #436]	; (8001b14 <serial_reader_task+0x274>)
 8001960:	f003 feb8 	bl	80056d4 <HAL_UART_Transmit>
 8001964:	e020      	b.n	80019a8 <serial_reader_task+0x108>
		  	  	  }
			  //close in speed control mode
			  else if(UART1_rxBuffer[1]=='s')
 8001966:	4b68      	ldr	r3, [pc, #416]	; (8001b08 <serial_reader_task+0x268>)
 8001968:	785b      	ldrb	r3, [r3, #1]
 800196a:	2b73      	cmp	r3, #115	; 0x73
 800196c:	d11c      	bne.n	80019a8 <serial_reader_task+0x108>
			  {
				  char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 800196e:	4b66      	ldr	r3, [pc, #408]	; (8001b08 <serial_reader_task+0x268>)
 8001970:	789b      	ldrb	r3, [r3, #2]
 8001972:	753b      	strb	r3, [r7, #20]
 8001974:	4b64      	ldr	r3, [pc, #400]	; (8001b08 <serial_reader_task+0x268>)
 8001976:	78db      	ldrb	r3, [r3, #3]
 8001978:	757b      	strb	r3, [r7, #21]
 800197a:	4b63      	ldr	r3, [pc, #396]	; (8001b08 <serial_reader_task+0x268>)
 800197c:	791b      	ldrb	r3, [r3, #4]
 800197e:	75bb      	strb	r3, [r7, #22]
 8001980:	2300      	movs	r3, #0
 8001982:	75fb      	strb	r3, [r7, #23]
				  int cmd_val = atoi(val_ar);
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	4618      	mov	r0, r3
 800198a:	f007 fb97 	bl	80090bc <atoi>
 800198e:	6238      	str	r0, [r7, #32]
				  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "cs %d \n", cmd_val), 100);
 8001990:	6a3a      	ldr	r2, [r7, #32]
 8001992:	4962      	ldr	r1, [pc, #392]	; (8001b1c <serial_reader_task+0x27c>)
 8001994:	485e      	ldr	r0, [pc, #376]	; (8001b10 <serial_reader_task+0x270>)
 8001996:	f007 fbd3 	bl	8009140 <siprintf>
 800199a:	4603      	mov	r3, r0
 800199c:	b29a      	uxth	r2, r3
 800199e:	2364      	movs	r3, #100	; 0x64
 80019a0:	495b      	ldr	r1, [pc, #364]	; (8001b10 <serial_reader_task+0x270>)
 80019a2:	485c      	ldr	r0, [pc, #368]	; (8001b14 <serial_reader_task+0x274>)
 80019a4:	f003 fe96 	bl	80056d4 <HAL_UART_Transmit>

			  }
		  clear_rxBuffer();
 80019a8:	f7ff f9c2 	bl	8000d30 <clear_rxBuffer>
	  	  }break;
 80019ac:	e0a8      	b.n	8001b00 <serial_reader_task+0x260>
	  case 's':
	  	  {

	  	  stop_all();
 80019ae:	f7ff f90b 	bl	8000bc8 <stop_all>
	  	  //HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "STOP \n", 1), 100);
		  clear_rxBuffer();
 80019b2:	f7ff f9bd 	bl	8000d30 <clear_rxBuffer>
	  	  }break;
 80019b6:	e0a3      	b.n	8001b00 <serial_reader_task+0x260>
	  case 'o':
	  	  {
	  		// open upto fully open position
	  		if(UART1_rxBuffer[1]=='p')
 80019b8:	4b53      	ldr	r3, [pc, #332]	; (8001b08 <serial_reader_task+0x268>)
 80019ba:	785b      	ldrb	r3, [r3, #1]
 80019bc:	2b70      	cmp	r3, #112	; 0x70
 80019be:	d10c      	bne.n	80019da <serial_reader_task+0x13a>
	  			{
	  			HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "OPEN \n", 1), 100);
 80019c0:	2201      	movs	r2, #1
 80019c2:	4957      	ldr	r1, [pc, #348]	; (8001b20 <serial_reader_task+0x280>)
 80019c4:	4852      	ldr	r0, [pc, #328]	; (8001b10 <serial_reader_task+0x270>)
 80019c6:	f007 fbbb 	bl	8009140 <siprintf>
 80019ca:	4603      	mov	r3, r0
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	2364      	movs	r3, #100	; 0x64
 80019d0:	494f      	ldr	r1, [pc, #316]	; (8001b10 <serial_reader_task+0x270>)
 80019d2:	4850      	ldr	r0, [pc, #320]	; (8001b14 <serial_reader_task+0x274>)
 80019d4:	f003 fe7e 	bl	80056d4 <HAL_UART_Transmit>
 80019d8:	e020      	b.n	8001a1c <serial_reader_task+0x17c>
	  			}
	  		// open with speed control
	  		else if(UART1_rxBuffer[1]=='s')
 80019da:	4b4b      	ldr	r3, [pc, #300]	; (8001b08 <serial_reader_task+0x268>)
 80019dc:	785b      	ldrb	r3, [r3, #1]
 80019de:	2b73      	cmp	r3, #115	; 0x73
 80019e0:	d11c      	bne.n	8001a1c <serial_reader_task+0x17c>
	  			{
	  			char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 80019e2:	4b49      	ldr	r3, [pc, #292]	; (8001b08 <serial_reader_task+0x268>)
 80019e4:	789b      	ldrb	r3, [r3, #2]
 80019e6:	743b      	strb	r3, [r7, #16]
 80019e8:	4b47      	ldr	r3, [pc, #284]	; (8001b08 <serial_reader_task+0x268>)
 80019ea:	78db      	ldrb	r3, [r3, #3]
 80019ec:	747b      	strb	r3, [r7, #17]
 80019ee:	4b46      	ldr	r3, [pc, #280]	; (8001b08 <serial_reader_task+0x268>)
 80019f0:	791b      	ldrb	r3, [r3, #4]
 80019f2:	74bb      	strb	r3, [r7, #18]
 80019f4:	2300      	movs	r3, #0
 80019f6:	74fb      	strb	r3, [r7, #19]
	  			int cmd_val = atoi(val_ar);
 80019f8:	f107 0310 	add.w	r3, r7, #16
 80019fc:	4618      	mov	r0, r3
 80019fe:	f007 fb5d 	bl	80090bc <atoi>
 8001a02:	62b8      	str	r0, [r7, #40]	; 0x28
	  			HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "OPEN SPEED %d \n", cmd_val), 100);
 8001a04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a06:	4947      	ldr	r1, [pc, #284]	; (8001b24 <serial_reader_task+0x284>)
 8001a08:	4841      	ldr	r0, [pc, #260]	; (8001b10 <serial_reader_task+0x270>)
 8001a0a:	f007 fb99 	bl	8009140 <siprintf>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	2364      	movs	r3, #100	; 0x64
 8001a14:	493e      	ldr	r1, [pc, #248]	; (8001b10 <serial_reader_task+0x270>)
 8001a16:	483f      	ldr	r0, [pc, #252]	; (8001b14 <serial_reader_task+0x274>)
 8001a18:	f003 fe5c 	bl	80056d4 <HAL_UART_Transmit>
	  			}

	  	  clear_rxBuffer();
 8001a1c:	f7ff f988 	bl	8000d30 <clear_rxBuffer>
	  	  }break;
 8001a20:	e06e      	b.n	8001b00 <serial_reader_task+0x260>
	  case 'r':
	  	  {
	  		char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001a22:	4b39      	ldr	r3, [pc, #228]	; (8001b08 <serial_reader_task+0x268>)
 8001a24:	789b      	ldrb	r3, [r3, #2]
 8001a26:	733b      	strb	r3, [r7, #12]
 8001a28:	4b37      	ldr	r3, [pc, #220]	; (8001b08 <serial_reader_task+0x268>)
 8001a2a:	78db      	ldrb	r3, [r3, #3]
 8001a2c:	737b      	strb	r3, [r7, #13]
 8001a2e:	4b36      	ldr	r3, [pc, #216]	; (8001b08 <serial_reader_task+0x268>)
 8001a30:	791b      	ldrb	r3, [r3, #4]
 8001a32:	73bb      	strb	r3, [r7, #14]
 8001a34:	2300      	movs	r3, #0
 8001a36:	73fb      	strb	r3, [r7, #15]
	  		int cmd_val = atoi(val_ar);
 8001a38:	f107 030c 	add.w	r3, r7, #12
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f007 fb3d 	bl	80090bc <atoi>
 8001a42:	62f8      	str	r0, [r7, #44]	; 0x2c
	  	  	//right finger position control
	  	  	if(UART1_rxBuffer[1]=='p')
 8001a44:	4b30      	ldr	r3, [pc, #192]	; (8001b08 <serial_reader_task+0x268>)
 8001a46:	785b      	ldrb	r3, [r3, #1]
 8001a48:	2b70      	cmp	r3, #112	; 0x70
 8001a4a:	d10c      	bne.n	8001a66 <serial_reader_task+0x1c6>
	  	  		{
	  	  		HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "RPOS %d \n", cmd_val), 100);
 8001a4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a4e:	4936      	ldr	r1, [pc, #216]	; (8001b28 <serial_reader_task+0x288>)
 8001a50:	482f      	ldr	r0, [pc, #188]	; (8001b10 <serial_reader_task+0x270>)
 8001a52:	f007 fb75 	bl	8009140 <siprintf>
 8001a56:	4603      	mov	r3, r0
 8001a58:	b29a      	uxth	r2, r3
 8001a5a:	2364      	movs	r3, #100	; 0x64
 8001a5c:	492c      	ldr	r1, [pc, #176]	; (8001b10 <serial_reader_task+0x270>)
 8001a5e:	482d      	ldr	r0, [pc, #180]	; (8001b14 <serial_reader_task+0x274>)
 8001a60:	f003 fe38 	bl	80056d4 <HAL_UART_Transmit>
 8001a64:	e020      	b.n	8001aa8 <serial_reader_task+0x208>
	  	  		}
	  	  	//right finger move forward at velocity
	  	  	else if(UART1_rxBuffer[1]=='f')
 8001a66:	4b28      	ldr	r3, [pc, #160]	; (8001b08 <serial_reader_task+0x268>)
 8001a68:	785b      	ldrb	r3, [r3, #1]
 8001a6a:	2b66      	cmp	r3, #102	; 0x66
 8001a6c:	d10c      	bne.n	8001a88 <serial_reader_task+0x1e8>
	  	  		{
	  	  		HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "RF %d \n", cmd_val), 100);
 8001a6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a70:	492e      	ldr	r1, [pc, #184]	; (8001b2c <serial_reader_task+0x28c>)
 8001a72:	4827      	ldr	r0, [pc, #156]	; (8001b10 <serial_reader_task+0x270>)
 8001a74:	f007 fb64 	bl	8009140 <siprintf>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	b29a      	uxth	r2, r3
 8001a7c:	2364      	movs	r3, #100	; 0x64
 8001a7e:	4924      	ldr	r1, [pc, #144]	; (8001b10 <serial_reader_task+0x270>)
 8001a80:	4824      	ldr	r0, [pc, #144]	; (8001b14 <serial_reader_task+0x274>)
 8001a82:	f003 fe27 	bl	80056d4 <HAL_UART_Transmit>
 8001a86:	e00f      	b.n	8001aa8 <serial_reader_task+0x208>
	  	  		}
	  	  	//right finger move reverse at velocity
	  	  	else if(UART1_rxBuffer[1]=='r')
 8001a88:	4b1f      	ldr	r3, [pc, #124]	; (8001b08 <serial_reader_task+0x268>)
 8001a8a:	785b      	ldrb	r3, [r3, #1]
 8001a8c:	2b72      	cmp	r3, #114	; 0x72
 8001a8e:	d10b      	bne.n	8001aa8 <serial_reader_task+0x208>
	  	  		{
	  	  		HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "RR %d \n", cmd_val), 100);
 8001a90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a92:	4927      	ldr	r1, [pc, #156]	; (8001b30 <serial_reader_task+0x290>)
 8001a94:	481e      	ldr	r0, [pc, #120]	; (8001b10 <serial_reader_task+0x270>)
 8001a96:	f007 fb53 	bl	8009140 <siprintf>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	2364      	movs	r3, #100	; 0x64
 8001aa0:	491b      	ldr	r1, [pc, #108]	; (8001b10 <serial_reader_task+0x270>)
 8001aa2:	481c      	ldr	r0, [pc, #112]	; (8001b14 <serial_reader_task+0x274>)
 8001aa4:	f003 fe16 	bl	80056d4 <HAL_UART_Transmit>
	  	  		}
	  	  clear_rxBuffer();
 8001aa8:	f7ff f942 	bl	8000d30 <clear_rxBuffer>
	  	  }break;
 8001aac:	e028      	b.n	8001b00 <serial_reader_task+0x260>
	   case 'l':
	  	  {
	  	  	char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001aae:	4b16      	ldr	r3, [pc, #88]	; (8001b08 <serial_reader_task+0x268>)
 8001ab0:	789b      	ldrb	r3, [r3, #2]
 8001ab2:	723b      	strb	r3, [r7, #8]
 8001ab4:	4b14      	ldr	r3, [pc, #80]	; (8001b08 <serial_reader_task+0x268>)
 8001ab6:	78db      	ldrb	r3, [r3, #3]
 8001ab8:	727b      	strb	r3, [r7, #9]
 8001aba:	4b13      	ldr	r3, [pc, #76]	; (8001b08 <serial_reader_task+0x268>)
 8001abc:	791b      	ldrb	r3, [r3, #4]
 8001abe:	72bb      	strb	r3, [r7, #10]
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	72fb      	strb	r3, [r7, #11]
	  	  	int cmd_val = atoi(val_ar);
 8001ac4:	f107 0308 	add.w	r3, r7, #8
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f007 faf7 	bl	80090bc <atoi>
 8001ace:	6278      	str	r0, [r7, #36]	; 0x24
	  	  	//left finger position control
	  	  	if(UART1_rxBuffer[1]=='p')
 8001ad0:	4b0d      	ldr	r3, [pc, #52]	; (8001b08 <serial_reader_task+0x268>)
 8001ad2:	785b      	ldrb	r3, [r3, #1]
 8001ad4:	2b70      	cmp	r3, #112	; 0x70
 8001ad6:	d00e      	beq.n	8001af6 <serial_reader_task+0x256>
	  	  		{
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "LPOS %d \n", cmd_val), 100);
	  	  		}
	  	  	//left finger move forward at velocity
	  	  	else if(UART1_rxBuffer[1]=='f')
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <serial_reader_task+0x268>)
 8001ada:	785b      	ldrb	r3, [r3, #1]
 8001adc:	2b66      	cmp	r3, #102	; 0x66
 8001ade:	d103      	bne.n	8001ae8 <serial_reader_task+0x248>
	  	  		{
	  	  		move_lf(cmd_val);
 8001ae0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ae2:	f7ff f899 	bl	8000c18 <move_lf>
 8001ae6:	e006      	b.n	8001af6 <serial_reader_task+0x256>
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "LF %d \n", cmd_val), 100);
	  	  		}
	  	  	//left finger move reverse at velocity
	  	  	else if(UART1_rxBuffer[1]=='r')
 8001ae8:	4b07      	ldr	r3, [pc, #28]	; (8001b08 <serial_reader_task+0x268>)
 8001aea:	785b      	ldrb	r3, [r3, #1]
 8001aec:	2b72      	cmp	r3, #114	; 0x72
 8001aee:	d102      	bne.n	8001af6 <serial_reader_task+0x256>
	  	  		{
	  	  		move_lb(cmd_val);
 8001af0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001af2:	f7ff f8cb 	bl	8000c8c <move_lb>
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "LR %d \n", cmd_val), 100);
	  	  		}

	  	  	clear_rxBuffer();
 8001af6:	f7ff f91b 	bl	8000d30 <clear_rxBuffer>
	  	  }break;
 8001afa:	e001      	b.n	8001b00 <serial_reader_task+0x260>

	   default:
		   clear_rxBuffer();
 8001afc:	f7ff f918 	bl	8000d30 <clear_rxBuffer>

	  }
    osDelay(10);
 8001b00:	200a      	movs	r0, #10
 8001b02:	f004 fa4a 	bl	8005f9a <osDelay>
	  switch(UART1_rxBuffer[0])
 8001b06:	e6cf      	b.n	80018a8 <serial_reader_task+0x8>
 8001b08:	200008b0 	.word	0x200008b0
 8001b0c:	08009b24 	.word	0x08009b24
 8001b10:	2000191c 	.word	0x2000191c
 8001b14:	200018dc 	.word	0x200018dc
 8001b18:	08009b2c 	.word	0x08009b2c
 8001b1c:	08009b34 	.word	0x08009b34
 8001b20:	08009b3c 	.word	0x08009b3c
 8001b24:	08009b44 	.word	0x08009b44
 8001b28:	08009b54 	.word	0x08009b54
 8001b2c:	08009b60 	.word	0x08009b60
 8001b30:	08009b68 	.word	0x08009b68

08001b34 <pid_timer>:
  /* USER CODE END serial_reader_task */
}

/* pid_timer function */
void pid_timer(void const * argument)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pid_timer */
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "TIMER \n", 1), 10);
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
	//HAL_GPIO_WritePin(GPIOB, , value & 0b0001);
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "CC %d %d  %d \n", adc_value[6],lfw, isMoveB_LF ), 100);
	if((adc_value[6]>LFMaxPos) && (lfw==1))
 8001b3c:	4b22      	ldr	r3, [pc, #136]	; (8001bc8 <pid_timer+0x94>)
 8001b3e:	699a      	ldr	r2, [r3, #24]
 8001b40:	4b22      	ldr	r3, [pc, #136]	; (8001bcc <pid_timer+0x98>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d91a      	bls.n	8001b7e <pid_timer+0x4a>
 8001b48:	4b21      	ldr	r3, [pc, #132]	; (8001bd0 <pid_timer+0x9c>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d116      	bne.n	8001b7e <pid_timer+0x4a>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8001b50:	4b20      	ldr	r3, [pc, #128]	; (8001bd4 <pid_timer+0xa0>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f004 fae1 	bl	8006120 <osSemaphoreWait>

		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <pid_timer+0xa4>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2200      	movs	r2, #0
 8001b64:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8001b66:	4b1c      	ldr	r3, [pc, #112]	; (8001bd8 <pid_timer+0xa4>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	639a      	str	r2, [r3, #56]	; 0x38
		lfw=0;
 8001b6e:	4b18      	ldr	r3, [pc, #96]	; (8001bd0 <pid_timer+0x9c>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
		osSemaphoreRelease(BinSemHandle);
 8001b74:	4b17      	ldr	r3, [pc, #92]	; (8001bd4 <pid_timer+0xa0>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f004 fb1f 	bl	80061bc <osSemaphoreRelease>
		//osDelay(10);
		//isMoveF_LF =0;
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "MAXP %d  %d \n", adc_value[6],isMoveF_LF ), 100);

	}
	if((adc_value[6]<LFMinPos) && (lrw==1))
 8001b7e:	4b12      	ldr	r3, [pc, #72]	; (8001bc8 <pid_timer+0x94>)
 8001b80:	699a      	ldr	r2, [r3, #24]
 8001b82:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <pid_timer+0xa8>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d21a      	bcs.n	8001bc0 <pid_timer+0x8c>
 8001b8a:	4b15      	ldr	r3, [pc, #84]	; (8001be0 <pid_timer+0xac>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d116      	bne.n	8001bc0 <pid_timer+0x8c>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8001b92:	4b10      	ldr	r3, [pc, #64]	; (8001bd4 <pid_timer+0xa0>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f004 fac0 	bl	8006120 <osSemaphoreWait>

		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8001ba0:	4b0d      	ldr	r3, [pc, #52]	; (8001bd8 <pid_timer+0xa4>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8001ba8:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <pid_timer+0xa4>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2200      	movs	r2, #0
 8001bae:	639a      	str	r2, [r3, #56]	; 0x38
		lrw=0;
 8001bb0:	4b0b      	ldr	r3, [pc, #44]	; (8001be0 <pid_timer+0xac>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
		osSemaphoreRelease(BinSemHandle);
 8001bb6:	4b07      	ldr	r3, [pc, #28]	; (8001bd4 <pid_timer+0xa0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f004 fafe 	bl	80061bc <osSemaphoreRelease>
		//osDelay(10);
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "MINP %d %d \n", adc_value[6], isMoveF_LF ), 100);

	}
  /* USER CODE END pid_timer */
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20001860 	.word	0x20001860
 8001bcc:	20000000 	.word	0x20000000
 8001bd0:	200008b8 	.word	0x200008b8
 8001bd4:	20001aac 	.word	0x20001aac
 8001bd8:	20001784 	.word	0x20001784
 8001bdc:	20000004 	.word	0x20000004
 8001be0:	200008bc 	.word	0x200008bc

08001be4 <status_update_timer>:

/* status_update_timer function */
void status_update_timer(void const * argument)
{
 8001be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001be6:	b0ad      	sub	sp, #180	; 0xb4
 8001be8:	af18      	add	r7, sp, #96	; 0x60
 8001bea:	64f8      	str	r0, [r7, #76]	; 0x4c
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
	//sprintf(MSG, "Data = %d \t %d  \t %d \t %d  \t%d  \t%d \t%d \t \r\n ",
	//		irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6]);
	//sprintf(MSG,"Data = %d \t end \r\n", RX1_Char);

	sprintf(MSG, "%d \t%d \t%d \t%d \t%d \t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t \r\n",
 8001bec:	4b3f      	ldr	r3, [pc, #252]	; (8001cec <status_update_timer+0x108>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	64bb      	str	r3, [r7, #72]	; 0x48
 8001bf2:	4b3e      	ldr	r3, [pc, #248]	; (8001cec <status_update_timer+0x108>)
 8001bf4:	68d9      	ldr	r1, [r3, #12]
 8001bf6:	6479      	str	r1, [r7, #68]	; 0x44
 8001bf8:	4b3c      	ldr	r3, [pc, #240]	; (8001cec <status_update_timer+0x108>)
 8001bfa:	6918      	ldr	r0, [r3, #16]
 8001bfc:	6438      	str	r0, [r7, #64]	; 0x40
 8001bfe:	4b3b      	ldr	r3, [pc, #236]	; (8001cec <status_update_timer+0x108>)
 8001c00:	695c      	ldr	r4, [r3, #20]
 8001c02:	63fc      	str	r4, [r7, #60]	; 0x3c
 8001c04:	4b39      	ldr	r3, [pc, #228]	; (8001cec <status_update_timer+0x108>)
 8001c06:	699d      	ldr	r5, [r3, #24]
 8001c08:	63bd      	str	r5, [r7, #56]	; 0x38
 8001c0a:	4b39      	ldr	r3, [pc, #228]	; (8001cf0 <status_update_timer+0x10c>)
 8001c0c:	681e      	ldr	r6, [r3, #0]
 8001c0e:	637e      	str	r6, [r7, #52]	; 0x34
 8001c10:	4b37      	ldr	r3, [pc, #220]	; (8001cf0 <status_update_timer+0x10c>)
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	633a      	str	r2, [r7, #48]	; 0x30
 8001c16:	4b36      	ldr	r3, [pc, #216]	; (8001cf0 <status_update_timer+0x10c>)
 8001c18:	6899      	ldr	r1, [r3, #8]
 8001c1a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001c1c:	4b34      	ldr	r3, [pc, #208]	; (8001cf0 <status_update_timer+0x10c>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c22:	4b33      	ldr	r3, [pc, #204]	; (8001cf0 <status_update_timer+0x10c>)
 8001c24:	6918      	ldr	r0, [r3, #16]
 8001c26:	6278      	str	r0, [r7, #36]	; 0x24
 8001c28:	4b31      	ldr	r3, [pc, #196]	; (8001cf0 <status_update_timer+0x10c>)
 8001c2a:	695c      	ldr	r4, [r3, #20]
 8001c2c:	623c      	str	r4, [r7, #32]
 8001c2e:	4b30      	ldr	r3, [pc, #192]	; (8001cf0 <status_update_timer+0x10c>)
 8001c30:	699d      	ldr	r5, [r3, #24]
 8001c32:	61fd      	str	r5, [r7, #28]
 8001c34:	4b2e      	ldr	r3, [pc, #184]	; (8001cf0 <status_update_timer+0x10c>)
 8001c36:	69de      	ldr	r6, [r3, #28]
 8001c38:	61be      	str	r6, [r7, #24]
 8001c3a:	4b2d      	ldr	r3, [pc, #180]	; (8001cf0 <status_update_timer+0x10c>)
 8001c3c:	6a1a      	ldr	r2, [r3, #32]
 8001c3e:	617a      	str	r2, [r7, #20]
 8001c40:	4b2b      	ldr	r3, [pc, #172]	; (8001cf0 <status_update_timer+0x10c>)
 8001c42:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001c44:	6139      	str	r1, [r7, #16]
 8001c46:	4b2b      	ldr	r3, [pc, #172]	; (8001cf4 <status_update_timer+0x110>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	4b29      	ldr	r3, [pc, #164]	; (8001cf4 <status_update_timer+0x110>)
 8001c4e:	6858      	ldr	r0, [r3, #4]
 8001c50:	60b8      	str	r0, [r7, #8]
 8001c52:	4b28      	ldr	r3, [pc, #160]	; (8001cf4 <status_update_timer+0x110>)
 8001c54:	689c      	ldr	r4, [r3, #8]
 8001c56:	607c      	str	r4, [r7, #4]
 8001c58:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <status_update_timer+0x110>)
 8001c5a:	68de      	ldr	r6, [r3, #12]
 8001c5c:	4b25      	ldr	r3, [pc, #148]	; (8001cf4 <status_update_timer+0x110>)
 8001c5e:	691d      	ldr	r5, [r3, #16]
 8001c60:	4b24      	ldr	r3, [pc, #144]	; (8001cf4 <status_update_timer+0x110>)
 8001c62:	695c      	ldr	r4, [r3, #20]
 8001c64:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <status_update_timer+0x110>)
 8001c66:	6998      	ldr	r0, [r3, #24]
 8001c68:	4b22      	ldr	r3, [pc, #136]	; (8001cf4 <status_update_timer+0x110>)
 8001c6a:	69d9      	ldr	r1, [r3, #28]
 8001c6c:	4b21      	ldr	r3, [pc, #132]	; (8001cf4 <status_update_timer+0x110>)
 8001c6e:	6a1a      	ldr	r2, [r3, #32]
 8001c70:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <status_update_timer+0x110>)
 8001c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c74:	9316      	str	r3, [sp, #88]	; 0x58
 8001c76:	9215      	str	r2, [sp, #84]	; 0x54
 8001c78:	9114      	str	r1, [sp, #80]	; 0x50
 8001c7a:	9013      	str	r0, [sp, #76]	; 0x4c
 8001c7c:	9412      	str	r4, [sp, #72]	; 0x48
 8001c7e:	9511      	str	r5, [sp, #68]	; 0x44
 8001c80:	9610      	str	r6, [sp, #64]	; 0x40
 8001c82:	687c      	ldr	r4, [r7, #4]
 8001c84:	940f      	str	r4, [sp, #60]	; 0x3c
 8001c86:	68b8      	ldr	r0, [r7, #8]
 8001c88:	900e      	str	r0, [sp, #56]	; 0x38
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	930d      	str	r3, [sp, #52]	; 0x34
 8001c8e:	6939      	ldr	r1, [r7, #16]
 8001c90:	910c      	str	r1, [sp, #48]	; 0x30
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	920b      	str	r2, [sp, #44]	; 0x2c
 8001c96:	69be      	ldr	r6, [r7, #24]
 8001c98:	960a      	str	r6, [sp, #40]	; 0x28
 8001c9a:	69fd      	ldr	r5, [r7, #28]
 8001c9c:	9509      	str	r5, [sp, #36]	; 0x24
 8001c9e:	6a3c      	ldr	r4, [r7, #32]
 8001ca0:	9408      	str	r4, [sp, #32]
 8001ca2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ca4:	9007      	str	r0, [sp, #28]
 8001ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ca8:	9306      	str	r3, [sp, #24]
 8001caa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001cac:	9105      	str	r1, [sp, #20]
 8001cae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cb0:	9204      	str	r2, [sp, #16]
 8001cb2:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 8001cb4:	9603      	str	r6, [sp, #12]
 8001cb6:	6bbd      	ldr	r5, [r7, #56]	; 0x38
 8001cb8:	9502      	str	r5, [sp, #8]
 8001cba:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8001cbc:	9401      	str	r4, [sp, #4]
 8001cbe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001cc0:	9000      	str	r0, [sp, #0]
 8001cc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cc4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001cc6:	490c      	ldr	r1, [pc, #48]	; (8001cf8 <status_update_timer+0x114>)
 8001cc8:	480c      	ldr	r0, [pc, #48]	; (8001cfc <status_update_timer+0x118>)
 8001cca:	f007 fa39 	bl	8009140 <siprintf>
			adc_value[2], adc_value[3], adc_value[4], adc_value[5], adc_value[6],
				irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6],irdata_fr[7],irdata_fr[8],irdata_fr[9],
				irdata_fl[0],irdata_fl[1], irdata_fl[2], irdata_fl[3], irdata_fl[4], irdata_fl[5], irdata_fl[6],irdata_fl[7],irdata_fl[8],irdata_fl[9]);


	HAL_UART_Transmit(&huart1, MSG, strlen(MSG), 100);
 8001cce:	480b      	ldr	r0, [pc, #44]	; (8001cfc <status_update_timer+0x118>)
 8001cd0:	f7fe fa3e 	bl	8000150 <strlen>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	2364      	movs	r3, #100	; 0x64
 8001cda:	4908      	ldr	r1, [pc, #32]	; (8001cfc <status_update_timer+0x118>)
 8001cdc:	4808      	ldr	r0, [pc, #32]	; (8001d00 <status_update_timer+0x11c>)
 8001cde:	f003 fcf9 	bl	80056d4 <HAL_UART_Transmit>

  /* USER CODE END status_update_timer */
}
 8001ce2:	bf00      	nop
 8001ce4:	3754      	adds	r7, #84	; 0x54
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20001860 	.word	0x20001860
 8001cf0:	20001ab0 	.word	0x20001ab0
 8001cf4:	2000187c 	.word	0x2000187c
 8001cf8:	08009b70 	.word	0x08009b70
 8001cfc:	20001ad8 	.word	0x20001ad8
 8001d00:	200018dc 	.word	0x200018dc

08001d04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a04      	ldr	r2, [pc, #16]	; (8001d24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d101      	bne.n	8001d1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d16:	f000 feaf 	bl	8002a78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40000400 	.word	0x40000400

08001d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d2c:	bf00      	nop
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr

08001d34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d3a:	4b18      	ldr	r3, [pc, #96]	; (8001d9c <HAL_MspInit+0x68>)
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	4a17      	ldr	r2, [pc, #92]	; (8001d9c <HAL_MspInit+0x68>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6193      	str	r3, [r2, #24]
 8001d46:	4b15      	ldr	r3, [pc, #84]	; (8001d9c <HAL_MspInit+0x68>)
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	60bb      	str	r3, [r7, #8]
 8001d50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d52:	4b12      	ldr	r3, [pc, #72]	; (8001d9c <HAL_MspInit+0x68>)
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	4a11      	ldr	r2, [pc, #68]	; (8001d9c <HAL_MspInit+0x68>)
 8001d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d5c:	61d3      	str	r3, [r2, #28]
 8001d5e:	4b0f      	ldr	r3, [pc, #60]	; (8001d9c <HAL_MspInit+0x68>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d66:	607b      	str	r3, [r7, #4]
 8001d68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	210f      	movs	r1, #15
 8001d6e:	f06f 0001 	mvn.w	r0, #1
 8001d72:	f001 fb30 	bl	80033d6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d76:	4b0a      	ldr	r3, [pc, #40]	; (8001da0 <HAL_MspInit+0x6c>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	4a04      	ldr	r2, [pc, #16]	; (8001da0 <HAL_MspInit+0x6c>)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	40010000 	.word	0x40010000

08001da4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b088      	sub	sp, #32
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0310 	add.w	r3, r7, #16
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a28      	ldr	r2, [pc, #160]	; (8001e60 <HAL_ADC_MspInit+0xbc>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d149      	bne.n	8001e58 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001dc4:	4b27      	ldr	r3, [pc, #156]	; (8001e64 <HAL_ADC_MspInit+0xc0>)
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	4a26      	ldr	r2, [pc, #152]	; (8001e64 <HAL_ADC_MspInit+0xc0>)
 8001dca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dce:	6193      	str	r3, [r2, #24]
 8001dd0:	4b24      	ldr	r3, [pc, #144]	; (8001e64 <HAL_ADC_MspInit+0xc0>)
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ddc:	4b21      	ldr	r3, [pc, #132]	; (8001e64 <HAL_ADC_MspInit+0xc0>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	4a20      	ldr	r2, [pc, #128]	; (8001e64 <HAL_ADC_MspInit+0xc0>)
 8001de2:	f043 0304 	orr.w	r3, r3, #4
 8001de6:	6193      	str	r3, [r2, #24]
 8001de8:	4b1e      	ldr	r3, [pc, #120]	; (8001e64 <HAL_ADC_MspInit+0xc0>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	f003 0304 	and.w	r3, r3, #4
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001df4:	23ff      	movs	r3, #255	; 0xff
 8001df6:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfc:	f107 0310 	add.w	r3, r7, #16
 8001e00:	4619      	mov	r1, r3
 8001e02:	4819      	ldr	r0, [pc, #100]	; (8001e68 <HAL_ADC_MspInit+0xc4>)
 8001e04:	f001 fdb8 	bl	8003978 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001e08:	4b18      	ldr	r3, [pc, #96]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e0a:	4a19      	ldr	r2, [pc, #100]	; (8001e70 <HAL_ADC_MspInit+0xcc>)
 8001e0c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e0e:	4b17      	ldr	r3, [pc, #92]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e14:	4b15      	ldr	r3, [pc, #84]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e1a:	4b14      	ldr	r3, [pc, #80]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e1c:	2280      	movs	r2, #128	; 0x80
 8001e1e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e20:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e26:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e28:	4b10      	ldr	r3, [pc, #64]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e2e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e30:	4b0e      	ldr	r3, [pc, #56]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e32:	2220      	movs	r2, #32
 8001e34:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e36:	4b0d      	ldr	r3, [pc, #52]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e3c:	480b      	ldr	r0, [pc, #44]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e3e:	f001 faf5 	bl	800342c <HAL_DMA_Init>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001e48:	f7ff ff6e 	bl	8001d28 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a07      	ldr	r2, [pc, #28]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e50:	621a      	str	r2, [r3, #32]
 8001e52:	4a06      	ldr	r2, [pc, #24]	; (8001e6c <HAL_ADC_MspInit+0xc8>)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e58:	bf00      	nop
 8001e5a:	3720      	adds	r7, #32
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40012400 	.word	0x40012400
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40010800 	.word	0x40010800
 8001e6c:	2000193c 	.word	0x2000193c
 8001e70:	40020008 	.word	0x40020008

08001e74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a5c      	ldr	r2, [pc, #368]	; (8001ff4 <HAL_TIM_Base_MspInit+0x180>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d10c      	bne.n	8001ea0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e86:	4b5c      	ldr	r3, [pc, #368]	; (8001ff8 <HAL_TIM_Base_MspInit+0x184>)
 8001e88:	699b      	ldr	r3, [r3, #24]
 8001e8a:	4a5b      	ldr	r2, [pc, #364]	; (8001ff8 <HAL_TIM_Base_MspInit+0x184>)
 8001e8c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e90:	6193      	str	r3, [r2, #24]
 8001e92:	4b59      	ldr	r3, [pc, #356]	; (8001ff8 <HAL_TIM_Base_MspInit+0x184>)
 8001e94:	699b      	ldr	r3, [r3, #24]
 8001e96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e9a:	617b      	str	r3, [r7, #20]
 8001e9c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001e9e:	e0a4      	b.n	8001fea <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM2)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ea8:	f040 808e 	bne.w	8001fc8 <HAL_TIM_Base_MspInit+0x154>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001eac:	4b52      	ldr	r3, [pc, #328]	; (8001ff8 <HAL_TIM_Base_MspInit+0x184>)
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	4a51      	ldr	r2, [pc, #324]	; (8001ff8 <HAL_TIM_Base_MspInit+0x184>)
 8001eb2:	f043 0301 	orr.w	r3, r3, #1
 8001eb6:	61d3      	str	r3, [r2, #28]
 8001eb8:	4b4f      	ldr	r3, [pc, #316]	; (8001ff8 <HAL_TIM_Base_MspInit+0x184>)
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	613b      	str	r3, [r7, #16]
 8001ec2:	693b      	ldr	r3, [r7, #16]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8001ec4:	4b4d      	ldr	r3, [pc, #308]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001ec6:	4a4e      	ldr	r2, [pc, #312]	; (8002000 <HAL_TIM_Base_MspInit+0x18c>)
 8001ec8:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001eca:	4b4c      	ldr	r3, [pc, #304]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001ecc:	2210      	movs	r2, #16
 8001ece:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ed0:	4b4a      	ldr	r3, [pc, #296]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 8001ed6:	4b49      	ldr	r3, [pc, #292]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001edc:	4b47      	ldr	r3, [pc, #284]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001ede:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ee2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ee4:	4b45      	ldr	r3, [pc, #276]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001ee6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eea:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8001eec:	4b43      	ldr	r3, [pc, #268]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001eee:	2220      	movs	r2, #32
 8001ef0:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001ef2:	4b42      	ldr	r3, [pc, #264]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001ef4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001ef8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8001efa:	4840      	ldr	r0, [pc, #256]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001efc:	f001 fa96 	bl	800342c <HAL_DMA_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <HAL_TIM_Base_MspInit+0x96>
      Error_Handler();
 8001f06:	f7ff ff0f 	bl	8001d28 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a3b      	ldr	r2, [pc, #236]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001f0e:	629a      	str	r2, [r3, #40]	; 0x28
 8001f10:	4a3a      	ldr	r2, [pc, #232]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a38      	ldr	r2, [pc, #224]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001f1a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f1c:	4a37      	ldr	r2, [pc, #220]	; (8001ffc <HAL_TIM_Base_MspInit+0x188>)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001f22:	4b38      	ldr	r3, [pc, #224]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f24:	4a38      	ldr	r2, [pc, #224]	; (8002008 <HAL_TIM_Base_MspInit+0x194>)
 8001f26:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f28:	4b36      	ldr	r3, [pc, #216]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f2a:	2210      	movs	r2, #16
 8001f2c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f2e:	4b35      	ldr	r3, [pc, #212]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 8001f34:	4b33      	ldr	r3, [pc, #204]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f3a:	4b32      	ldr	r3, [pc, #200]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f40:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f42:	4b30      	ldr	r3, [pc, #192]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f48:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8001f4a:	4b2e      	ldr	r3, [pc, #184]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f4c:	2220      	movs	r2, #32
 8001f4e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001f50:	4b2c      	ldr	r3, [pc, #176]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f52:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001f56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001f58:	482a      	ldr	r0, [pc, #168]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f5a:	f001 fa67 	bl	800342c <HAL_DMA_Init>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <HAL_TIM_Base_MspInit+0xf4>
      Error_Handler();
 8001f64:	f7ff fee0 	bl	8001d28 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a26      	ldr	r2, [pc, #152]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f6c:	625a      	str	r2, [r3, #36]	; 0x24
 8001f6e:	4a25      	ldr	r2, [pc, #148]	; (8002004 <HAL_TIM_Base_MspInit+0x190>)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_up.Instance = DMA1_Channel2;
 8001f74:	4b25      	ldr	r3, [pc, #148]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001f76:	4a26      	ldr	r2, [pc, #152]	; (8002010 <HAL_TIM_Base_MspInit+0x19c>)
 8001f78:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f7a:	4b24      	ldr	r3, [pc, #144]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001f7c:	2210      	movs	r2, #16
 8001f7e:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f80:	4b22      	ldr	r3, [pc, #136]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 8001f86:	4b21      	ldr	r3, [pc, #132]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f8c:	4b1f      	ldr	r3, [pc, #124]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001f8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f92:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f94:	4b1d      	ldr	r3, [pc, #116]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001f96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f9a:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 8001f9c:	4b1b      	ldr	r3, [pc, #108]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001fa2:	4b1a      	ldr	r3, [pc, #104]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001fa4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001fa8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8001faa:	4818      	ldr	r0, [pc, #96]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001fac:	f001 fa3e 	bl	800342c <HAL_DMA_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <HAL_TIM_Base_MspInit+0x146>
      Error_Handler();
 8001fb6:	f7ff feb7 	bl	8001d28 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a13      	ldr	r2, [pc, #76]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001fbe:	621a      	str	r2, [r3, #32]
 8001fc0:	4a12      	ldr	r2, [pc, #72]	; (800200c <HAL_TIM_Base_MspInit+0x198>)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001fc6:	e010      	b.n	8001fea <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM4)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a11      	ldr	r2, [pc, #68]	; (8002014 <HAL_TIM_Base_MspInit+0x1a0>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d10b      	bne.n	8001fea <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fd2:	4b09      	ldr	r3, [pc, #36]	; (8001ff8 <HAL_TIM_Base_MspInit+0x184>)
 8001fd4:	69db      	ldr	r3, [r3, #28]
 8001fd6:	4a08      	ldr	r2, [pc, #32]	; (8001ff8 <HAL_TIM_Base_MspInit+0x184>)
 8001fd8:	f043 0304 	orr.w	r3, r3, #4
 8001fdc:	61d3      	str	r3, [r2, #28]
 8001fde:	4b06      	ldr	r3, [pc, #24]	; (8001ff8 <HAL_TIM_Base_MspInit+0x184>)
 8001fe0:	69db      	ldr	r3, [r3, #28]
 8001fe2:	f003 0304 	and.w	r3, r3, #4
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
}
 8001fea:	bf00      	nop
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40012c00 	.word	0x40012c00
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	20001818 	.word	0x20001818
 8002000:	40020080 	.word	0x40020080
 8002004:	2000173c 	.word	0x2000173c
 8002008:	40020058 	.word	0x40020058
 800200c:	200017cc 	.word	0x200017cc
 8002010:	4002001c 	.word	0x4002001c
 8002014:	40000800 	.word	0x40000800

08002018 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b088      	sub	sp, #32
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	f107 0310 	add.w	r3, r7, #16
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a1f      	ldr	r2, [pc, #124]	; (80020b0 <HAL_TIM_MspPostInit+0x98>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d119      	bne.n	800206c <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002038:	4b1e      	ldr	r3, [pc, #120]	; (80020b4 <HAL_TIM_MspPostInit+0x9c>)
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	4a1d      	ldr	r2, [pc, #116]	; (80020b4 <HAL_TIM_MspPostInit+0x9c>)
 800203e:	f043 0304 	orr.w	r3, r3, #4
 8002042:	6193      	str	r3, [r2, #24]
 8002044:	4b1b      	ldr	r3, [pc, #108]	; (80020b4 <HAL_TIM_MspPostInit+0x9c>)
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	f003 0304 	and.w	r3, r3, #4
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002050:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002054:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002056:	2302      	movs	r3, #2
 8002058:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205a:	2302      	movs	r3, #2
 800205c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205e:	f107 0310 	add.w	r3, r7, #16
 8002062:	4619      	mov	r1, r3
 8002064:	4814      	ldr	r0, [pc, #80]	; (80020b8 <HAL_TIM_MspPostInit+0xa0>)
 8002066:	f001 fc87 	bl	8003978 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800206a:	e01d      	b.n	80020a8 <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM4)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a12      	ldr	r2, [pc, #72]	; (80020bc <HAL_TIM_MspPostInit+0xa4>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d118      	bne.n	80020a8 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002076:	4b0f      	ldr	r3, [pc, #60]	; (80020b4 <HAL_TIM_MspPostInit+0x9c>)
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	4a0e      	ldr	r2, [pc, #56]	; (80020b4 <HAL_TIM_MspPostInit+0x9c>)
 800207c:	f043 0308 	orr.w	r3, r3, #8
 8002080:	6193      	str	r3, [r2, #24]
 8002082:	4b0c      	ldr	r3, [pc, #48]	; (80020b4 <HAL_TIM_MspPostInit+0x9c>)
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	f003 0308 	and.w	r3, r3, #8
 800208a:	60bb      	str	r3, [r7, #8]
 800208c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800208e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002092:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002094:	2302      	movs	r3, #2
 8002096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002098:	2302      	movs	r3, #2
 800209a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209c:	f107 0310 	add.w	r3, r7, #16
 80020a0:	4619      	mov	r1, r3
 80020a2:	4807      	ldr	r0, [pc, #28]	; (80020c0 <HAL_TIM_MspPostInit+0xa8>)
 80020a4:	f001 fc68 	bl	8003978 <HAL_GPIO_Init>
}
 80020a8:	bf00      	nop
 80020aa:	3720      	adds	r7, #32
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40012c00 	.word	0x40012c00
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40010800 	.word	0x40010800
 80020bc:	40000800 	.word	0x40000800
 80020c0:	40010c00 	.word	0x40010c00

080020c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0310 	add.w	r3, r7, #16
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a20      	ldr	r2, [pc, #128]	; (8002160 <HAL_UART_MspInit+0x9c>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d139      	bne.n	8002158 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020e4:	4b1f      	ldr	r3, [pc, #124]	; (8002164 <HAL_UART_MspInit+0xa0>)
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	4a1e      	ldr	r2, [pc, #120]	; (8002164 <HAL_UART_MspInit+0xa0>)
 80020ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020ee:	6193      	str	r3, [r2, #24]
 80020f0:	4b1c      	ldr	r3, [pc, #112]	; (8002164 <HAL_UART_MspInit+0xa0>)
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fc:	4b19      	ldr	r3, [pc, #100]	; (8002164 <HAL_UART_MspInit+0xa0>)
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	4a18      	ldr	r2, [pc, #96]	; (8002164 <HAL_UART_MspInit+0xa0>)
 8002102:	f043 0304 	orr.w	r3, r3, #4
 8002106:	6193      	str	r3, [r2, #24]
 8002108:	4b16      	ldr	r3, [pc, #88]	; (8002164 <HAL_UART_MspInit+0xa0>)
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	f003 0304 	and.w	r3, r3, #4
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002114:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002118:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800211e:	2303      	movs	r3, #3
 8002120:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002122:	f107 0310 	add.w	r3, r7, #16
 8002126:	4619      	mov	r1, r3
 8002128:	480f      	ldr	r0, [pc, #60]	; (8002168 <HAL_UART_MspInit+0xa4>)
 800212a:	f001 fc25 	bl	8003978 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800212e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002132:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213c:	f107 0310 	add.w	r3, r7, #16
 8002140:	4619      	mov	r1, r3
 8002142:	4809      	ldr	r0, [pc, #36]	; (8002168 <HAL_UART_MspInit+0xa4>)
 8002144:	f001 fc18 	bl	8003978 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002148:	2200      	movs	r2, #0
 800214a:	2105      	movs	r1, #5
 800214c:	2025      	movs	r0, #37	; 0x25
 800214e:	f001 f942 	bl	80033d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002152:	2025      	movs	r0, #37	; 0x25
 8002154:	f001 f95b 	bl	800340e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002158:	bf00      	nop
 800215a:	3720      	adds	r7, #32
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40013800 	.word	0x40013800
 8002164:	40021000 	.word	0x40021000
 8002168:	40010800 	.word	0x40010800

0800216c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08c      	sub	sp, #48	; 0x30
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 800217c:	2200      	movs	r2, #0
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	201d      	movs	r0, #29
 8002182:	f001 f928 	bl	80033d6 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002186:	201d      	movs	r0, #29
 8002188:	f001 f941 	bl	800340e <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 800218c:	4b1f      	ldr	r3, [pc, #124]	; (800220c <HAL_InitTick+0xa0>)
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	4a1e      	ldr	r2, [pc, #120]	; (800220c <HAL_InitTick+0xa0>)
 8002192:	f043 0302 	orr.w	r3, r3, #2
 8002196:	61d3      	str	r3, [r2, #28]
 8002198:	4b1c      	ldr	r3, [pc, #112]	; (800220c <HAL_InitTick+0xa0>)
 800219a:	69db      	ldr	r3, [r3, #28]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80021a4:	f107 0210 	add.w	r2, r7, #16
 80021a8:	f107 0314 	add.w	r3, r7, #20
 80021ac:	4611      	mov	r1, r2
 80021ae:	4618      	mov	r0, r3
 80021b0:	f002 f952 	bl	8004458 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80021b4:	f002 f928 	bl	8004408 <HAL_RCC_GetPCLK1Freq>
 80021b8:	4603      	mov	r3, r0
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80021be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c0:	4a13      	ldr	r2, [pc, #76]	; (8002210 <HAL_InitTick+0xa4>)
 80021c2:	fba2 2303 	umull	r2, r3, r2, r3
 80021c6:	0c9b      	lsrs	r3, r3, #18
 80021c8:	3b01      	subs	r3, #1
 80021ca:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80021cc:	4b11      	ldr	r3, [pc, #68]	; (8002214 <HAL_InitTick+0xa8>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	; (8002218 <HAL_InitTick+0xac>)
 80021d0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80021d2:	4b10      	ldr	r3, [pc, #64]	; (8002214 <HAL_InitTick+0xa8>)
 80021d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021d8:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80021da:	4a0e      	ldr	r2, [pc, #56]	; (8002214 <HAL_InitTick+0xa8>)
 80021dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021de:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <HAL_InitTick+0xa8>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021e6:	4b0b      	ldr	r3, [pc, #44]	; (8002214 <HAL_InitTick+0xa8>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80021ec:	4809      	ldr	r0, [pc, #36]	; (8002214 <HAL_InitTick+0xa8>)
 80021ee:	f002 fa37 	bl	8004660 <HAL_TIM_Base_Init>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d104      	bne.n	8002202 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80021f8:	4806      	ldr	r0, [pc, #24]	; (8002214 <HAL_InitTick+0xa8>)
 80021fa:	f002 facb 	bl	8004794 <HAL_TIM_Base_Start_IT>
 80021fe:	4603      	mov	r3, r0
 8002200:	e000      	b.n	8002204 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
}
 8002204:	4618      	mov	r0, r3
 8002206:	3730      	adds	r7, #48	; 0x30
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40021000 	.word	0x40021000
 8002210:	431bde83 	.word	0x431bde83
 8002214:	20001d30 	.word	0x20001d30
 8002218:	40000400 	.word	0x40000400

0800221c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002220:	bf00      	nop
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr

08002228 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800222c:	e7fe      	b.n	800222c <HardFault_Handler+0x4>

0800222e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800222e:	b480      	push	{r7}
 8002230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002232:	e7fe      	b.n	8002232 <MemManage_Handler+0x4>

08002234 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002238:	e7fe      	b.n	8002238 <BusFault_Handler+0x4>

0800223a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800223a:	b480      	push	{r7}
 800223c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800223e:	e7fe      	b.n	800223e <UsageFault_Handler+0x4>

08002240 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr

0800224c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002250:	4802      	ldr	r0, [pc, #8]	; (800225c <DMA1_Channel1_IRQHandler+0x10>)
 8002252:	f001 fa5d 	bl	8003710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	2000193c 	.word	0x2000193c

08002260 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 8002264:	4802      	ldr	r0, [pc, #8]	; (8002270 <DMA1_Channel2_IRQHandler+0x10>)
 8002266:	f001 fa53 	bl	8003710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200017cc 	.word	0x200017cc

08002274 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002278:	4802      	ldr	r0, [pc, #8]	; (8002284 <DMA1_Channel5_IRQHandler+0x10>)
 800227a:	f001 fa49 	bl	8003710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	2000173c 	.word	0x2000173c

08002288 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 800228c:	4802      	ldr	r0, [pc, #8]	; (8002298 <DMA1_Channel7_IRQHandler+0x10>)
 800228e:	f001 fa3f 	bl	8003710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20001818 	.word	0x20001818

0800229c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022a0:	4802      	ldr	r0, [pc, #8]	; (80022ac <TIM3_IRQHandler+0x10>)
 80022a2:	f002 fbc3 	bl	8004a2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20001d30 	.word	0x20001d30

080022b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022b4:	4802      	ldr	r0, [pc, #8]	; (80022c0 <USART1_IRQHandler+0x10>)
 80022b6:	f003 faf3 	bl	80058a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200018dc 	.word	0x200018dc

080022c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022cc:	4a14      	ldr	r2, [pc, #80]	; (8002320 <_sbrk+0x5c>)
 80022ce:	4b15      	ldr	r3, [pc, #84]	; (8002324 <_sbrk+0x60>)
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022d8:	4b13      	ldr	r3, [pc, #76]	; (8002328 <_sbrk+0x64>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d102      	bne.n	80022e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022e0:	4b11      	ldr	r3, [pc, #68]	; (8002328 <_sbrk+0x64>)
 80022e2:	4a12      	ldr	r2, [pc, #72]	; (800232c <_sbrk+0x68>)
 80022e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022e6:	4b10      	ldr	r3, [pc, #64]	; (8002328 <_sbrk+0x64>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4413      	add	r3, r2
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d207      	bcs.n	8002304 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022f4:	f006 fee6 	bl	80090c4 <__errno>
 80022f8:	4602      	mov	r2, r0
 80022fa:	230c      	movs	r3, #12
 80022fc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80022fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002302:	e009      	b.n	8002318 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002304:	4b08      	ldr	r3, [pc, #32]	; (8002328 <_sbrk+0x64>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800230a:	4b07      	ldr	r3, [pc, #28]	; (8002328 <_sbrk+0x64>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4413      	add	r3, r2
 8002312:	4a05      	ldr	r2, [pc, #20]	; (8002328 <_sbrk+0x64>)
 8002314:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002316:	68fb      	ldr	r3, [r7, #12]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3718      	adds	r7, #24
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20005000 	.word	0x20005000
 8002324:	00000400 	.word	0x00000400
 8002328:	200008c0 	.word	0x200008c0
 800232c:	20001ed8 	.word	0x20001ed8

08002330 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr

0800233c <ws2812_timer2_init>:
    WS2812_CH14_GPIO,
    WS2812_CH15_GPIO
};

static void ws2812_timer2_init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08e      	sub	sp, #56	; 0x38
 8002340:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002342:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	609a      	str	r2, [r3, #8]
 800234e:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002350:	f107 0320 	add.w	r3, r7, #32
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 800235a:	1d3b      	adds	r3, r7, #4
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	605a      	str	r2, [r3, #4]
 8002362:	609a      	str	r2, [r3, #8]
 8002364:	60da      	str	r2, [r3, #12]
 8002366:	611a      	str	r2, [r3, #16]
 8002368:	615a      	str	r2, [r3, #20]
 800236a:	619a      	str	r2, [r3, #24]

    htimer2.Instance = TIM2;
 800236c:	4b25      	ldr	r3, [pc, #148]	; (8002404 <ws2812_timer2_init+0xc8>)
 800236e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002372:	601a      	str	r2, [r3, #0]
    htimer2.Init.Prescaler = 0;
 8002374:	4b23      	ldr	r3, [pc, #140]	; (8002404 <ws2812_timer2_init+0xc8>)
 8002376:	2200      	movs	r2, #0
 8002378:	605a      	str	r2, [r3, #4]
    htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800237a:	4b22      	ldr	r3, [pc, #136]	; (8002404 <ws2812_timer2_init+0xc8>)
 800237c:	2200      	movs	r2, #0
 800237e:	609a      	str	r2, [r3, #8]
    htimer2.Init.Period = WS2812_TIMER_PERIOD;
 8002380:	4b20      	ldr	r3, [pc, #128]	; (8002404 <ws2812_timer2_init+0xc8>)
 8002382:	2246      	movs	r2, #70	; 0x46
 8002384:	60da      	str	r2, [r3, #12]

    htimer2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002386:	4b1f      	ldr	r3, [pc, #124]	; (8002404 <ws2812_timer2_init+0xc8>)
 8002388:	2200      	movs	r2, #0
 800238a:	611a      	str	r2, [r3, #16]
    htimer2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800238c:	4b1d      	ldr	r3, [pc, #116]	; (8002404 <ws2812_timer2_init+0xc8>)
 800238e:	2200      	movs	r2, #0
 8002390:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htimer2);
 8002392:	481c      	ldr	r0, [pc, #112]	; (8002404 <ws2812_timer2_init+0xc8>)
 8002394:	f002 f964 	bl	8004660 <HAL_TIM_Base_Init>

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002398:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800239c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_TIM_ConfigClockSource(&htimer2, &sClockSourceConfig);
 800239e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023a2:	4619      	mov	r1, r3
 80023a4:	4817      	ldr	r0, [pc, #92]	; (8002404 <ws2812_timer2_init+0xc8>)
 80023a6:	f002 fd07 	bl	8004db8 <HAL_TIM_ConfigClockSource>
    HAL_TIM_PWM_Init(&htimer2);
 80023aa:	4816      	ldr	r0, [pc, #88]	; (8002404 <ws2812_timer2_init+0xc8>)
 80023ac:	f002 fa44 	bl	8004838 <HAL_TIM_PWM_Init>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023b0:	2300      	movs	r3, #0
 80023b2:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023b4:	2300      	movs	r3, #0
 80023b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIMEx_MasterConfigSynchronization(&htimer2, &sMasterConfig);
 80023b8:	f107 0320 	add.w	r3, r7, #32
 80023bc:	4619      	mov	r1, r3
 80023be:	4811      	ldr	r0, [pc, #68]	; (8002404 <ws2812_timer2_init+0xc8>)
 80023c0:	f003 f87a 	bl	80054b8 <HAL_TIMEx_MasterConfigSynchronization>

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023c4:	2360      	movs	r3, #96	; 0x60
 80023c6:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH1_TIME;
 80023c8:	2316      	movs	r3, #22
 80023ca:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_1);
 80023d4:	1d3b      	adds	r3, r7, #4
 80023d6:	2200      	movs	r2, #0
 80023d8:	4619      	mov	r1, r3
 80023da:	480a      	ldr	r0, [pc, #40]	; (8002404 <ws2812_timer2_init+0xc8>)
 80023dc:	f002 fc2e 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023e0:	2360      	movs	r3, #96	; 0x60
 80023e2:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH2_TIME;
 80023e4:	232c      	movs	r3, #44	; 0x2c
 80023e6:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023ec:	2300      	movs	r3, #0
 80023ee:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_2);
 80023f0:	1d3b      	adds	r3, r7, #4
 80023f2:	2204      	movs	r2, #4
 80023f4:	4619      	mov	r1, r3
 80023f6:	4803      	ldr	r0, [pc, #12]	; (8002404 <ws2812_timer2_init+0xc8>)
 80023f8:	f002 fc20 	bl	8004c3c <HAL_TIM_PWM_ConfigChannel>
}
 80023fc:	bf00      	nop
 80023fe:	3738      	adds	r7, #56	; 0x38
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	20001e44 	.word	0x20001e44

08002408 <ws2812_dma_start>:

static void ws2812_dma_start(GPIO_TypeDef *gpio_bank)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002410:	4b4c      	ldr	r3, [pc, #304]	; (8002544 <ws2812_dma_start+0x13c>)
 8002412:	69db      	ldr	r3, [r3, #28]
 8002414:	4a4b      	ldr	r2, [pc, #300]	; (8002544 <ws2812_dma_start+0x13c>)
 8002416:	f043 0301 	orr.w	r3, r3, #1
 800241a:	61d3      	str	r3, [r2, #28]
 800241c:	4b49      	ldr	r3, [pc, #292]	; (8002544 <ws2812_dma_start+0x13c>)
 800241e:	69db      	ldr	r3, [r3, #28]
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_update.Instance = DMA1_Channel2;
 8002428:	4b47      	ldr	r3, [pc, #284]	; (8002548 <ws2812_dma_start+0x140>)
 800242a:	4a48      	ldr	r2, [pc, #288]	; (800254c <ws2812_dma_start+0x144>)
 800242c:	601a      	str	r2, [r3, #0]
    hdma_tim2_update.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800242e:	4b46      	ldr	r3, [pc, #280]	; (8002548 <ws2812_dma_start+0x140>)
 8002430:	2210      	movs	r2, #16
 8002432:	605a      	str	r2, [r3, #4]
    hdma_tim2_update.Init.PeriphInc = DMA_PINC_DISABLE;
 8002434:	4b44      	ldr	r3, [pc, #272]	; (8002548 <ws2812_dma_start+0x140>)
 8002436:	2200      	movs	r2, #0
 8002438:	609a      	str	r2, [r3, #8]
    hdma_tim2_update.Init.MemInc = DMA_MINC_DISABLE;
 800243a:	4b43      	ldr	r3, [pc, #268]	; (8002548 <ws2812_dma_start+0x140>)
 800243c:	2200      	movs	r2, #0
 800243e:	60da      	str	r2, [r3, #12]
    hdma_tim2_update.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002440:	4b41      	ldr	r3, [pc, #260]	; (8002548 <ws2812_dma_start+0x140>)
 8002442:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002446:	611a      	str	r2, [r3, #16]
    hdma_tim2_update.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002448:	4b3f      	ldr	r3, [pc, #252]	; (8002548 <ws2812_dma_start+0x140>)
 800244a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800244e:	615a      	str	r2, [r3, #20]
    hdma_tim2_update.Init.Mode = DMA_CIRCULAR;
 8002450:	4b3d      	ldr	r3, [pc, #244]	; (8002548 <ws2812_dma_start+0x140>)
 8002452:	2220      	movs	r2, #32
 8002454:	619a      	str	r2, [r3, #24]
    hdma_tim2_update.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002456:	4b3c      	ldr	r3, [pc, #240]	; (8002548 <ws2812_dma_start+0x140>)
 8002458:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800245c:	61da      	str	r2, [r3, #28]

    /* TIM2_CH1 Init */
    hdma_tim2_pwm_ch1.Instance = DMA1_Channel5;
 800245e:	4b3c      	ldr	r3, [pc, #240]	; (8002550 <ws2812_dma_start+0x148>)
 8002460:	4a3c      	ldr	r2, [pc, #240]	; (8002554 <ws2812_dma_start+0x14c>)
 8002462:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002464:	4b3a      	ldr	r3, [pc, #232]	; (8002550 <ws2812_dma_start+0x148>)
 8002466:	2210      	movs	r2, #16
 8002468:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800246a:	4b39      	ldr	r3, [pc, #228]	; (8002550 <ws2812_dma_start+0x148>)
 800246c:	2200      	movs	r2, #0
 800246e:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002470:	4b37      	ldr	r3, [pc, #220]	; (8002550 <ws2812_dma_start+0x148>)
 8002472:	2280      	movs	r2, #128	; 0x80
 8002474:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002476:	4b36      	ldr	r3, [pc, #216]	; (8002550 <ws2812_dma_start+0x148>)
 8002478:	f44f 7200 	mov.w	r2, #512	; 0x200
 800247c:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800247e:	4b34      	ldr	r3, [pc, #208]	; (8002550 <ws2812_dma_start+0x148>)
 8002480:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002484:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch1.Init.Mode = DMA_CIRCULAR;
 8002486:	4b32      	ldr	r3, [pc, #200]	; (8002550 <ws2812_dma_start+0x148>)
 8002488:	2220      	movs	r2, #32
 800248a:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800248c:	4b30      	ldr	r3, [pc, #192]	; (8002550 <ws2812_dma_start+0x148>)
 800248e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002492:	61da      	str	r2, [r3, #28]

    /* TIM2_CH2_CH4 Init */
    hdma_tim2_pwm_ch2.Instance = DMA1_Channel7;
 8002494:	4b30      	ldr	r3, [pc, #192]	; (8002558 <ws2812_dma_start+0x150>)
 8002496:	4a31      	ldr	r2, [pc, #196]	; (800255c <ws2812_dma_start+0x154>)
 8002498:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800249a:	4b2f      	ldr	r3, [pc, #188]	; (8002558 <ws2812_dma_start+0x150>)
 800249c:	2210      	movs	r2, #16
 800249e:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80024a0:	4b2d      	ldr	r3, [pc, #180]	; (8002558 <ws2812_dma_start+0x150>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch2.Init.MemInc = DMA_MINC_DISABLE;
 80024a6:	4b2c      	ldr	r3, [pc, #176]	; (8002558 <ws2812_dma_start+0x150>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024ac:	4b2a      	ldr	r3, [pc, #168]	; (8002558 <ws2812_dma_start+0x150>)
 80024ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024b2:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024b4:	4b28      	ldr	r3, [pc, #160]	; (8002558 <ws2812_dma_start+0x150>)
 80024b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024ba:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch2.Init.Mode = DMA_CIRCULAR;
 80024bc:	4b26      	ldr	r3, [pc, #152]	; (8002558 <ws2812_dma_start+0x150>)
 80024be:	2220      	movs	r2, #32
 80024c0:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80024c2:	4b25      	ldr	r3, [pc, #148]	; (8002558 <ws2812_dma_start+0x150>)
 80024c4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80024c8:	61da      	str	r2, [r3, #28]

    /* I don't know why, but making all DMAs run as long as the buffer size makes things more
     * efficient. Is it the extra full/half-done flags? Only the 2nd DMA needs to run for a given
     * size ...
     */
    HAL_DMA_Init(&hdma_tim2_update);
 80024ca:	481f      	ldr	r0, [pc, #124]	; (8002548 <ws2812_dma_start+0x140>)
 80024cc:	f000 ffae 	bl	800342c <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch1);
 80024d0:	481f      	ldr	r0, [pc, #124]	; (8002550 <ws2812_dma_start+0x148>)
 80024d2:	f000 ffab 	bl	800342c <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch2);
 80024d6:	4820      	ldr	r0, [pc, #128]	; (8002558 <ws2812_dma_start+0x150>)
 80024d8:	f000 ffa8 	bl	800342c <HAL_DMA_Init>

    HAL_DMA_Start(&hdma_tim2_update, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BSRR, DMA_BUFFER_SIZE);
 80024dc:	4920      	ldr	r1, [pc, #128]	; (8002560 <ws2812_dma_start+0x158>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3310      	adds	r3, #16
 80024e2:	461a      	mov	r2, r3
 80024e4:	2310      	movs	r3, #16
 80024e6:	4818      	ldr	r0, [pc, #96]	; (8002548 <ws2812_dma_start+0x140>)
 80024e8:	f000 fffa 	bl	80034e0 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_pwm_ch1, (uint32_t)dma_buffer, (uint32_t) &gpio_bank->BRR, DMA_BUFFER_SIZE);
 80024ec:	491d      	ldr	r1, [pc, #116]	; (8002564 <ws2812_dma_start+0x15c>)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	3314      	adds	r3, #20
 80024f2:	461a      	mov	r2, r3
 80024f4:	2310      	movs	r3, #16
 80024f6:	4816      	ldr	r0, [pc, #88]	; (8002550 <ws2812_dma_start+0x148>)
 80024f8:	f000 fff2 	bl	80034e0 <HAL_DMA_Start>
    HAL_DMA_Start(&hdma_tim2_pwm_ch2, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BRR, DMA_BUFFER_SIZE);
 80024fc:	4918      	ldr	r1, [pc, #96]	; (8002560 <ws2812_dma_start+0x158>)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3314      	adds	r3, #20
 8002502:	461a      	mov	r2, r3
 8002504:	2310      	movs	r3, #16
 8002506:	4814      	ldr	r0, [pc, #80]	; (8002558 <ws2812_dma_start+0x150>)
 8002508:	f000 ffea 	bl	80034e0 <HAL_DMA_Start>

	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 800250c:	4b16      	ldr	r3, [pc, #88]	; (8002568 <ws2812_dma_start+0x160>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	4b15      	ldr	r3, [pc, #84]	; (8002568 <ws2812_dma_start+0x160>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800251a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC1);
 800251c:	4b12      	ldr	r3, [pc, #72]	; (8002568 <ws2812_dma_start+0x160>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68da      	ldr	r2, [r3, #12]
 8002522:	4b11      	ldr	r3, [pc, #68]	; (8002568 <ws2812_dma_start+0x160>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800252a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC2);
 800252c:	4b0e      	ldr	r3, [pc, #56]	; (8002568 <ws2812_dma_start+0x160>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	4b0d      	ldr	r3, [pc, #52]	; (8002568 <ws2812_dma_start+0x160>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800253a:	60da      	str	r2, [r3, #12]
}
 800253c:	bf00      	nop
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	40021000 	.word	0x40021000
 8002548:	20001e00 	.word	0x20001e00
 800254c:	4002001c 	.word	0x4002001c
 8002550:	20001dbc 	.word	0x20001dbc
 8002554:	40020058 	.word	0x40020058
 8002558:	20001d78 	.word	0x20001d78
 800255c:	40020080 	.word	0x40020080
 8002560:	200008c4 	.word	0x200008c4
 8002564:	200008c8 	.word	0x200008c8
 8002568:	20001e44 	.word	0x20001e44

0800256c <get_channel_byte>:
        ch_val = get_channel_byte(channels + ch_num, pos);  \
        UNPACK_CHANNEL(gpio_num);                           \
    }

static inline uint8_t get_channel_byte(const struct led_channel_info *channel, int pos)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
    /* If all channels are the same length, we can skip the 'pos' range check, and speed up our
     * inner loop *substantially*
     */

    if (WS212_ALL_CHANNELS_SAME_LENGTH || (pos < channel->length))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	429a      	cmp	r2, r3
 800257e:	da07      	bge.n	8002590 <get_channel_byte+0x24>
        return channel->framebuffer[pos] ^ 0xff;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	4413      	add	r3, r2
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	43db      	mvns	r3, r3
 800258c:	b2db      	uxtb	r3, r3
 800258e:	e000      	b.n	8002592 <get_channel_byte+0x26>

    return 0xff;
 8002590:	23ff      	movs	r3, #255	; 0xff
}
 8002592:	4618      	mov	r0, r3
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <fill_dma_buffer>:

static void fill_dma_buffer(uint16_t *dest, int pos, const struct led_channel_info *channels)
{
 800259c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025a0:	b087      	sub	sp, #28
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	60f8      	str	r0, [r7, #12]
 80025a6:	60b9      	str	r1, [r7, #8]
 80025a8:	607a      	str	r2, [r7, #4]
    register uint16_t cur0 = 0, cur1 = 0, cur2 = 0, cur3 = 0, cur4 = 0, cur5 = 0, cur6 = 0, cur7 = 0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	603b      	str	r3, [r7, #0]
 80025ae:	f04f 0b00 	mov.w	fp, #0
 80025b2:	2600      	movs	r6, #0
 80025b4:	2500      	movs	r5, #0
 80025b6:	2400      	movs	r4, #0
 80025b8:	f04f 0a00 	mov.w	sl, #0
 80025bc:	f04f 0900 	mov.w	r9, #0
 80025c0:	f04f 0800 	mov.w	r8, #0
     * all the error checks, we don't have the headroom (at least, on an STM32F103 at 72MHz).
     *
     * If you want it to be fast, don't expect it to always be pretty.
     */
    uint8_t ch_val;
    HANDLE_CHANNEL( 0, WS2812_CH0_GPIO);
 80025c4:	68b9      	ldr	r1, [r7, #8]
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f7ff ffd0 	bl	800256c <get_channel_byte>
 80025cc:	4603      	mov	r3, r0
 80025ce:	75fb      	strb	r3, [r7, #23]
 80025d0:	7df8      	ldrb	r0, [r7, #23]
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	469e      	mov	lr, r3
 80025d6:	46dc      	mov	ip, fp
 80025d8:	4651      	mov	r1, sl
 80025da:	464a      	mov	r2, r9
 80025dc:	4643      	mov	r3, r8
 80025de:	4680      	mov	r8, r0
 80025e0:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 80025e4:	f360 0e00 	bfi	lr, r0, #0, #1
 80025e8:	f3c8 1080 	ubfx	r0, r8, #6, #1
 80025ec:	f360 0c00 	bfi	ip, r0, #0, #1
 80025f0:	f3c8 1040 	ubfx	r0, r8, #5, #1
 80025f4:	f360 0600 	bfi	r6, r0, #0, #1
 80025f8:	f3c8 1000 	ubfx	r0, r8, #4, #1
 80025fc:	f360 0500 	bfi	r5, r0, #0, #1
 8002600:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 8002604:	f360 0400 	bfi	r4, r0, #0, #1
 8002608:	f3c8 0080 	ubfx	r0, r8, #2, #1
 800260c:	f360 0100 	bfi	r1, r0, #0, #1
 8002610:	f3c8 0040 	ubfx	r0, r8, #1, #1
 8002614:	f360 0200 	bfi	r2, r0, #0, #1
 8002618:	f3c8 0000 	ubfx	r0, r8, #0, #1
 800261c:	f360 0300 	bfi	r3, r0, #0, #1
 8002620:	fa1f f08e 	uxth.w	r0, lr
 8002624:	6038      	str	r0, [r7, #0]
 8002626:	fa1f fb8c 	uxth.w	fp, ip
 800262a:	b2b6      	uxth	r6, r6
 800262c:	b2ad      	uxth	r5, r5
 800262e:	b2a4      	uxth	r4, r4
 8002630:	fa1f fa81 	uxth.w	sl, r1
 8002634:	fa1f f982 	uxth.w	r9, r2
 8002638:	fa1f f883 	uxth.w	r8, r3
    HANDLE_CHANNEL( 1, WS2812_CH1_GPIO);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3308      	adds	r3, #8
 8002640:	68b9      	ldr	r1, [r7, #8]
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff ff92 	bl	800256c <get_channel_byte>
 8002648:	4603      	mov	r3, r0
 800264a:	75fb      	strb	r3, [r7, #23]
 800264c:	7dfb      	ldrb	r3, [r7, #23]
 800264e:	4618      	mov	r0, r3
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	469e      	mov	lr, r3
 8002654:	46dc      	mov	ip, fp
 8002656:	4651      	mov	r1, sl
 8002658:	464a      	mov	r2, r9
 800265a:	4643      	mov	r3, r8
 800265c:	4680      	mov	r8, r0
 800265e:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 8002662:	f360 0e41 	bfi	lr, r0, #1, #1
 8002666:	f3c8 1080 	ubfx	r0, r8, #6, #1
 800266a:	f360 0c41 	bfi	ip, r0, #1, #1
 800266e:	f3c8 1040 	ubfx	r0, r8, #5, #1
 8002672:	f360 0641 	bfi	r6, r0, #1, #1
 8002676:	f3c8 1000 	ubfx	r0, r8, #4, #1
 800267a:	f360 0541 	bfi	r5, r0, #1, #1
 800267e:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 8002682:	f360 0441 	bfi	r4, r0, #1, #1
 8002686:	f3c8 0080 	ubfx	r0, r8, #2, #1
 800268a:	f360 0141 	bfi	r1, r0, #1, #1
 800268e:	f3c8 0040 	ubfx	r0, r8, #1, #1
 8002692:	f360 0241 	bfi	r2, r0, #1, #1
 8002696:	f3c8 0000 	ubfx	r0, r8, #0, #1
 800269a:	f360 0341 	bfi	r3, r0, #1, #1
 800269e:	fa1f f08e 	uxth.w	r0, lr
 80026a2:	fa1f fb8c 	uxth.w	fp, ip
 80026a6:	b2b6      	uxth	r6, r6
 80026a8:	b2ad      	uxth	r5, r5
 80026aa:	b2a4      	uxth	r4, r4
 80026ac:	fa1f fa81 	uxth.w	sl, r1
 80026b0:	fa1f f982 	uxth.w	r9, r2
 80026b4:	fa1f f883 	uxth.w	r8, r3

    /*
     * Store the repacked bits in our DMA buffer, ready to be sent to the GPIO bit-reset register.
     * cur0-cur7 represents bits0 - bits7 of all our channels. Each bit within curX is one channel.
     */
    dest[0] = cur0;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	4602      	mov	r2, r0
 80026bc:	801a      	strh	r2, [r3, #0]
    dest[1] = cur1;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	3302      	adds	r3, #2
 80026c2:	465a      	mov	r2, fp
 80026c4:	801a      	strh	r2, [r3, #0]
    dest[2] = cur2;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	3304      	adds	r3, #4
 80026ca:	4632      	mov	r2, r6
 80026cc:	801a      	strh	r2, [r3, #0]
    dest[3] = cur3;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	3306      	adds	r3, #6
 80026d2:	462a      	mov	r2, r5
 80026d4:	801a      	strh	r2, [r3, #0]
    dest[4] = cur4;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	3308      	adds	r3, #8
 80026da:	4622      	mov	r2, r4
 80026dc:	801a      	strh	r2, [r3, #0]
    dest[5] = cur5;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	330a      	adds	r3, #10
 80026e2:	4652      	mov	r2, sl
 80026e4:	801a      	strh	r2, [r3, #0]
    dest[6] = cur6;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	330c      	adds	r3, #12
 80026ea:	464a      	mov	r2, r9
 80026ec:	801a      	strh	r2, [r3, #0]
    dest[7] = cur7;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	330e      	adds	r3, #14
 80026f2:	4642      	mov	r2, r8
 80026f4:	801a      	strh	r2, [r3, #0]
}
 80026f6:	bf00      	nop
 80026f8:	371c      	adds	r7, #28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002700 <ws2812_refresh>:

void ws2812_refresh(const struct led_channel_info *channels, GPIO_TypeDef *gpio_bank)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b088      	sub	sp, #32
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
    int cycles = 0;
 800270a:	2300      	movs	r3, #0
 800270c:	61fb      	str	r3, [r7, #28]
    int i;
    int pos = 0;
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
    int max_length = 0;
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]

    /* This is what gets DMAed to the GPIO BSR / BSRR at the start/end of each bit cycle.
     * We will dynamically build this shortly
     */
    ws2812_gpio_set_bits = 0;
 8002716:	4b80      	ldr	r3, [pc, #512]	; (8002918 <ws2812_refresh+0x218>)
 8002718:	2200      	movs	r2, #0
 800271a:	801a      	strh	r2, [r3, #0]

    /* Pre-fill the DMA buffer, because we won't start filling things on-the-fly until the first
     * half has already been transferred.
     */
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 800271c:	2300      	movs	r3, #0
 800271e:	61bb      	str	r3, [r7, #24]
 8002720:	e00e      	b.n	8002740 <ws2812_refresh+0x40>
        fill_dma_buffer(dma_buffer + i, pos, channels);
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	4a7d      	ldr	r2, [pc, #500]	; (800291c <ws2812_refresh+0x21c>)
 8002728:	4413      	add	r3, r2
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	6979      	ldr	r1, [r7, #20]
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff ff34 	bl	800259c <fill_dma_buffer>
        pos++;
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	3301      	adds	r3, #1
 8002738:	617b      	str	r3, [r7, #20]
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	3308      	adds	r3, #8
 800273e:	61bb      	str	r3, [r7, #24]
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	2b0f      	cmp	r3, #15
 8002744:	dded      	ble.n	8002722 <ws2812_refresh+0x22>

    /* Go through the channel list, figure out which channels are used, and set up the GPIO set/
     * reset bit masks. While we're at it, find the length of the longest framebuffer, in case
     * they're of unequal length. This determines how many total bits we will clock out.
     */
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8002746:	2300      	movs	r3, #0
 8002748:	61bb      	str	r3, [r7, #24]
 800274a:	e027      	b.n	800279c <ws2812_refresh+0x9c>
        if (channels[i].length > max_length)
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	4413      	add	r3, r2
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	429a      	cmp	r2, r3
 800275a:	da05      	bge.n	8002768 <ws2812_refresh+0x68>
            max_length = channels[i].length;
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	4413      	add	r3, r2
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	613b      	str	r3, [r7, #16]

        if (channels[i].length != 0)
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	4413      	add	r3, r2
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00f      	beq.n	8002796 <ws2812_refresh+0x96>
            ws2812_gpio_set_bits |= (1 << ws2812_channel_gpio_map[i]);
 8002776:	4a6a      	ldr	r2, [pc, #424]	; (8002920 <ws2812_refresh+0x220>)
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	4413      	add	r3, r2
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	461a      	mov	r2, r3
 8002780:	2301      	movs	r3, #1
 8002782:	4093      	lsls	r3, r2
 8002784:	b21a      	sxth	r2, r3
 8002786:	4b64      	ldr	r3, [pc, #400]	; (8002918 <ws2812_refresh+0x218>)
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	b21b      	sxth	r3, r3
 800278c:	4313      	orrs	r3, r2
 800278e:	b21b      	sxth	r3, r3
 8002790:	b29a      	uxth	r2, r3
 8002792:	4b61      	ldr	r3, [pc, #388]	; (8002918 <ws2812_refresh+0x218>)
 8002794:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	3301      	adds	r3, #1
 800279a:	61bb      	str	r3, [r7, #24]
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	ddd4      	ble.n	800274c <ws2812_refresh+0x4c>
    }

    /* Give DMA time to finish out the current buffer, before turning it off, plus an extra blank pixel (24 bits) */
    max_length += DMA_BUFFER_SIZE / 8;
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	3302      	adds	r3, #2
 80027a6:	613b      	str	r3, [r7, #16]

    /* If per-channel range checks are enabled, add an extra "dummy" pixel to the end of our data stream.
     * This must only be done with range checks enabled, or we'll walk off the end of our framebuffers.
     */
#if !WS212_ALL_CHANNELS_SAME_LENGTH
    max_length += 3;
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	3303      	adds	r3, #3
 80027ac:	613b      	str	r3, [r7, #16]
#endif

    /* We're going to use our standard timer to generate the RESET pulse, so for now just run the
     * timer without any DMA.
     */
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 80027ae:	4b5d      	ldr	r3, [pc, #372]	; (8002924 <ws2812_refresh+0x224>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68da      	ldr	r2, [r3, #12]
 80027b4:	4b5b      	ldr	r3, [pc, #364]	; (8002924 <ws2812_refresh+0x224>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027bc:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC1);
 80027be:	4b59      	ldr	r3, [pc, #356]	; (8002924 <ws2812_refresh+0x224>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68da      	ldr	r2, [r3, #12]
 80027c4:	4b57      	ldr	r3, [pc, #348]	; (8002924 <ws2812_refresh+0x224>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80027cc:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC2);
 80027ce:	4b55      	ldr	r3, [pc, #340]	; (8002924 <ws2812_refresh+0x224>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68da      	ldr	r2, [r3, #12]
 80027d4:	4b53      	ldr	r3, [pc, #332]	; (8002924 <ws2812_refresh+0x224>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027dc:	60da      	str	r2, [r3, #12]

    __HAL_TIM_DISABLE(&htimer2);
 80027de:	4b51      	ldr	r3, [pc, #324]	; (8002924 <ws2812_refresh+0x224>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	6a1a      	ldr	r2, [r3, #32]
 80027e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80027e8:	4013      	ands	r3, r2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d10f      	bne.n	800280e <ws2812_refresh+0x10e>
 80027ee:	4b4d      	ldr	r3, [pc, #308]	; (8002924 <ws2812_refresh+0x224>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6a1a      	ldr	r2, [r3, #32]
 80027f4:	f240 4344 	movw	r3, #1092	; 0x444
 80027f8:	4013      	ands	r3, r2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d107      	bne.n	800280e <ws2812_refresh+0x10e>
 80027fe:	4b49      	ldr	r3, [pc, #292]	; (8002924 <ws2812_refresh+0x224>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	4b47      	ldr	r3, [pc, #284]	; (8002924 <ws2812_refresh+0x224>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0201 	bic.w	r2, r2, #1
 800280c:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs to 0, to begin reset pulse */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 800280e:	4b42      	ldr	r3, [pc, #264]	; (8002918 <ws2812_refresh+0x218>)
 8002810:	881b      	ldrh	r3, [r3, #0]
 8002812:	461a      	mov	r2, r3
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	615a      	str	r2, [r3, #20]

    __HAL_TIM_ENABLE(&htimer2);
 8002818:	4b42      	ldr	r3, [pc, #264]	; (8002924 <ws2812_refresh+0x224>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	4b41      	ldr	r3, [pc, #260]	; (8002924 <ws2812_refresh+0x224>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0201 	orr.w	r2, r2, #1
 8002826:	601a      	str	r2, [r3, #0]

    /* We know the timer overflows every 1.25uS (our bit-time interval). So rather than
     * reprogram the timer for 280uS (reset pulse duration) and back, we're gonna be lazy
     * and just count out ~225 update intervals
     */
    for (i = 0; i < 225; i++) {
 8002828:	2300      	movs	r3, #0
 800282a:	61bb      	str	r3, [r7, #24]
 800282c:	e00f      	b.n	800284e <ws2812_refresh+0x14e>
        while (!__HAL_TIM_GET_FLAG(&htimer2, TIM_FLAG_UPDATE));
 800282e:	bf00      	nop
 8002830:	4b3c      	ldr	r3, [pc, #240]	; (8002924 <ws2812_refresh+0x224>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b01      	cmp	r3, #1
 800283c:	d1f8      	bne.n	8002830 <ws2812_refresh+0x130>
        __HAL_TIM_CLEAR_FLAG(&htimer2, TIM_FLAG_UPDATE);
 800283e:	4b39      	ldr	r3, [pc, #228]	; (8002924 <ws2812_refresh+0x224>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f06f 0201 	mvn.w	r2, #1
 8002846:	611a      	str	r2, [r3, #16]
    for (i = 0; i < 225; i++) {
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	3301      	adds	r3, #1
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	2be0      	cmp	r3, #224	; 0xe0
 8002852:	ddec      	ble.n	800282e <ws2812_refresh+0x12e>
    }

    /* Now that we're done with the RESET pulse, turn off the timer and prepare the DMA stuff */
    __HAL_TIM_DISABLE(&htimer2);
 8002854:	4b33      	ldr	r3, [pc, #204]	; (8002924 <ws2812_refresh+0x224>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6a1a      	ldr	r2, [r3, #32]
 800285a:	f241 1311 	movw	r3, #4369	; 0x1111
 800285e:	4013      	ands	r3, r2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10f      	bne.n	8002884 <ws2812_refresh+0x184>
 8002864:	4b2f      	ldr	r3, [pc, #188]	; (8002924 <ws2812_refresh+0x224>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6a1a      	ldr	r2, [r3, #32]
 800286a:	f240 4344 	movw	r3, #1092	; 0x444
 800286e:	4013      	ands	r3, r2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d107      	bne.n	8002884 <ws2812_refresh+0x184>
 8002874:	4b2b      	ldr	r3, [pc, #172]	; (8002924 <ws2812_refresh+0x224>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	4b2a      	ldr	r3, [pc, #168]	; (8002924 <ws2812_refresh+0x224>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f022 0201 	bic.w	r2, r2, #1
 8002882:	601a      	str	r2, [r3, #0]
    ws2812_dma_start(gpio_bank);
 8002884:	6838      	ldr	r0, [r7, #0]
 8002886:	f7ff fdbf 	bl	8002408 <ws2812_dma_start>

    /* We set the timer to juuust before the overflow condition, so that the UPDATE event happens
     * before the CH1 / CH2 match events. We want this so that the UPDATE event gives us a clean
     * starting "high" level for the first edge of the first bit.
     */
    __HAL_TIM_SET_COUNTER(&htimer2, __HAL_TIM_GET_AUTORELOAD(&htimer2) - 10);
 800288a:	4b26      	ldr	r3, [pc, #152]	; (8002924 <ws2812_refresh+0x224>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002890:	4b24      	ldr	r3, [pc, #144]	; (8002924 <ws2812_refresh+0x224>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	3a0a      	subs	r2, #10
 8002896:	625a      	str	r2, [r3, #36]	; 0x24

    /* Clear the DMA transfer status flags for the DMA we're using */
    DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 8002898:	4b23      	ldr	r3, [pc, #140]	; (8002928 <ws2812_refresh+0x228>)
 800289a:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 800289e:	605a      	str	r2, [r3, #4]

    /* Enable the timer.... and so it begins */
    __HAL_TIM_ENABLE(&htimer2);
 80028a0:	4b20      	ldr	r3, [pc, #128]	; (8002924 <ws2812_refresh+0x224>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	4b1f      	ldr	r3, [pc, #124]	; (8002924 <ws2812_refresh+0x224>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 0201 	orr.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]

    while(1) {
        /* Wait for DMA full-transfer or half-transfer event. This tells us when to fill the next buffer */
        if (!(DMA1->ISR & (DMA_ISR_TCIF5 | DMA_ISR_HTIF5))) {
 80028b0:	4b1d      	ldr	r3, [pc, #116]	; (8002928 <ws2812_refresh+0x228>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d103      	bne.n	80028c4 <ws2812_refresh+0x1c4>
            cycles++;
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	3301      	adds	r3, #1
 80028c0:	61fb      	str	r3, [r7, #28]
            continue;
 80028c2:	e027      	b.n	8002914 <ws2812_refresh+0x214>
        }

        uint16_t *dest = dma_buffer;
 80028c4:	4b15      	ldr	r3, [pc, #84]	; (800291c <ws2812_refresh+0x21c>)
 80028c6:	60fb      	str	r3, [r7, #12]

        /* Figure out if we're filling the first half of the DMA buffer, or the second half */
        if (DMA1->ISR & DMA_ISR_TCIF5)
 80028c8:	4b17      	ldr	r3, [pc, #92]	; (8002928 <ws2812_refresh+0x228>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d002      	beq.n	80028da <ws2812_refresh+0x1da>
            dest += DMA_BUFFER_FILL_SIZE;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	3310      	adds	r3, #16
 80028d8:	60fb      	str	r3, [r7, #12]

        /* Clear DMA event flags */
        DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 80028da:	4b13      	ldr	r3, [pc, #76]	; (8002928 <ws2812_refresh+0x228>)
 80028dc:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80028e0:	605a      	str	r2, [r3, #4]

        /* Unpack one new byte from each channel, into eight words in our DMA buffer
         * Each 16-bit word in the DMA buffer contains to one bit of the output byte (from each channel)
         */
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 80028e2:	2300      	movs	r3, #0
 80028e4:	61bb      	str	r3, [r7, #24]
 80028e6:	e00e      	b.n	8002906 <ws2812_refresh+0x206>
            fill_dma_buffer(dest + i, pos, channels);
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	4413      	add	r3, r2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6979      	ldr	r1, [r7, #20]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff fe51 	bl	800259c <fill_dma_buffer>
            pos++;
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	3301      	adds	r3, #1
 80028fe:	617b      	str	r3, [r7, #20]
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	3308      	adds	r3, #8
 8002904:	61bb      	str	r3, [r7, #24]
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	2b07      	cmp	r3, #7
 800290a:	dded      	ble.n	80028e8 <ws2812_refresh+0x1e8>
        }

        if (pos > max_length)
 800290c:	697a      	ldr	r2, [r7, #20]
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	429a      	cmp	r2, r3
 8002912:	dc0b      	bgt.n	800292c <ws2812_refresh+0x22c>
    while(1) {
 8002914:	e7cc      	b.n	80028b0 <ws2812_refresh+0x1b0>
 8002916:	bf00      	nop
 8002918:	200008c4 	.word	0x200008c4
 800291c:	200008c8 	.word	0x200008c8
 8002920:	08009c0c 	.word	0x08009c0c
 8002924:	20001e44 	.word	0x20001e44
 8002928:	40020000 	.word	0x40020000
            break;
 800292c:	bf00      	nop
    }

    __HAL_TIM_DISABLE(&htimer2);
 800292e:	4b1c      	ldr	r3, [pc, #112]	; (80029a0 <ws2812_refresh+0x2a0>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6a1a      	ldr	r2, [r3, #32]
 8002934:	f241 1311 	movw	r3, #4369	; 0x1111
 8002938:	4013      	ands	r3, r2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d10f      	bne.n	800295e <ws2812_refresh+0x25e>
 800293e:	4b18      	ldr	r3, [pc, #96]	; (80029a0 <ws2812_refresh+0x2a0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6a1a      	ldr	r2, [r3, #32]
 8002944:	f240 4344 	movw	r3, #1092	; 0x444
 8002948:	4013      	ands	r3, r2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d107      	bne.n	800295e <ws2812_refresh+0x25e>
 800294e:	4b14      	ldr	r3, [pc, #80]	; (80029a0 <ws2812_refresh+0x2a0>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	4b12      	ldr	r3, [pc, #72]	; (80029a0 <ws2812_refresh+0x2a0>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 0201 	bic.w	r2, r2, #1
 800295c:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs back to 0 */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 800295e:	4b11      	ldr	r3, [pc, #68]	; (80029a4 <ws2812_refresh+0x2a4>)
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	461a      	mov	r2, r3
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	615a      	str	r2, [r3, #20]

	__HAL_DMA_DISABLE(&hdma_tim2_update);
 8002968:	4b0f      	ldr	r3, [pc, #60]	; (80029a8 <ws2812_refresh+0x2a8>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	4b0e      	ldr	r3, [pc, #56]	; (80029a8 <ws2812_refresh+0x2a8>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0201 	bic.w	r2, r2, #1
 8002976:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch1);
 8002978:	4b0c      	ldr	r3, [pc, #48]	; (80029ac <ws2812_refresh+0x2ac>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	4b0b      	ldr	r3, [pc, #44]	; (80029ac <ws2812_refresh+0x2ac>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 0201 	bic.w	r2, r2, #1
 8002986:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch2);
 8002988:	4b09      	ldr	r3, [pc, #36]	; (80029b0 <ws2812_refresh+0x2b0>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	4b08      	ldr	r3, [pc, #32]	; (80029b0 <ws2812_refresh+0x2b0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0201 	bic.w	r2, r2, #1
 8002996:	601a      	str	r2, [r3, #0]
}
 8002998:	bf00      	nop
 800299a:	3720      	adds	r7, #32
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	20001e44 	.word	0x20001e44
 80029a4:	200008c4 	.word	0x200008c4
 80029a8:	20001e00 	.word	0x20001e00
 80029ac:	20001dbc 	.word	0x20001dbc
 80029b0:	20001d78 	.word	0x20001d78

080029b4 <ws2812_init>:

void ws2812_init()
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 80029ba:	4b10      	ldr	r3, [pc, #64]	; (80029fc <ws2812_init+0x48>)
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	4a0f      	ldr	r2, [pc, #60]	; (80029fc <ws2812_init+0x48>)
 80029c0:	f043 0301 	orr.w	r3, r3, #1
 80029c4:	6153      	str	r3, [r2, #20]
 80029c6:	4b0d      	ldr	r3, [pc, #52]	; (80029fc <ws2812_init+0x48>)
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	607b      	str	r3, [r7, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init, not that we're using it... */
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80029d2:	2200      	movs	r2, #0
 80029d4:	2100      	movs	r1, #0
 80029d6:	200c      	movs	r0, #12
 80029d8:	f000 fcfd 	bl	80033d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80029dc:	2200      	movs	r2, #0
 80029de:	2100      	movs	r1, #0
 80029e0:	200f      	movs	r0, #15
 80029e2:	f000 fcf8 	bl	80033d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80029e6:	2200      	movs	r2, #0
 80029e8:	2100      	movs	r1, #0
 80029ea:	2011      	movs	r0, #17
 80029ec:	f000 fcf3 	bl	80033d6 <HAL_NVIC_SetPriority>

    ws2812_timer2_init();
 80029f0:	f7ff fca4 	bl	800233c <ws2812_timer2_init>
}
 80029f4:	bf00      	nop
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40021000 	.word	0x40021000

08002a00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002a00:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002a02:	e003      	b.n	8002a0c <LoopCopyDataInit>

08002a04 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002a06:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002a08:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002a0a:	3104      	adds	r1, #4

08002a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002a0c:	480a      	ldr	r0, [pc, #40]	; (8002a38 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002a0e:	4b0b      	ldr	r3, [pc, #44]	; (8002a3c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002a10:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002a12:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002a14:	d3f6      	bcc.n	8002a04 <CopyDataInit>
  ldr r2, =_sbss
 8002a16:	4a0a      	ldr	r2, [pc, #40]	; (8002a40 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002a18:	e002      	b.n	8002a20 <LoopFillZerobss>

08002a1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002a1a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002a1c:	f842 3b04 	str.w	r3, [r2], #4

08002a20 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002a20:	4b08      	ldr	r3, [pc, #32]	; (8002a44 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002a22:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002a24:	d3f9      	bcc.n	8002a1a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a26:	f7ff fc83 	bl	8002330 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a2a:	f006 fb51 	bl	80090d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a2e:	f7fe fa51 	bl	8000ed4 <main>
  bx lr
 8002a32:	4770      	bx	lr
  ldr r3, =_sidata
 8002a34:	08009d64 	.word	0x08009d64
  ldr r0, =_sdata
 8002a38:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002a3c:	200001ec 	.word	0x200001ec
  ldr r2, =_sbss
 8002a40:	200001ec 	.word	0x200001ec
  ldr r3, = _ebss
 8002a44:	20001ed4 	.word	0x20001ed4

08002a48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a48:	e7fe      	b.n	8002a48 <ADC1_2_IRQHandler>
	...

08002a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a50:	4b08      	ldr	r3, [pc, #32]	; (8002a74 <HAL_Init+0x28>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a07      	ldr	r2, [pc, #28]	; (8002a74 <HAL_Init+0x28>)
 8002a56:	f043 0310 	orr.w	r3, r3, #16
 8002a5a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a5c:	2003      	movs	r0, #3
 8002a5e:	f000 fcaf 	bl	80033c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a62:	2000      	movs	r0, #0
 8002a64:	f7ff fb82 	bl	800216c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a68:	f7ff f964 	bl	8001d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40022000 	.word	0x40022000

08002a78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a7c:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <HAL_IncTick+0x1c>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	461a      	mov	r2, r3
 8002a82:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <HAL_IncTick+0x20>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4413      	add	r3, r2
 8002a88:	4a03      	ldr	r2, [pc, #12]	; (8002a98 <HAL_IncTick+0x20>)
 8002a8a:	6013      	str	r3, [r2, #0]
}
 8002a8c:	bf00      	nop
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr
 8002a94:	20000014 	.word	0x20000014
 8002a98:	20001e8c 	.word	0x20001e8c

08002a9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002aa0:	4b02      	ldr	r3, [pc, #8]	; (8002aac <HAL_GetTick+0x10>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr
 8002aac:	20001e8c 	.word	0x20001e8c

08002ab0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ab8:	f7ff fff0 	bl	8002a9c <HAL_GetTick>
 8002abc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ac8:	d005      	beq.n	8002ad6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aca:	4b09      	ldr	r3, [pc, #36]	; (8002af0 <HAL_Delay+0x40>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	4413      	add	r3, r2
 8002ad4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ad6:	bf00      	nop
 8002ad8:	f7ff ffe0 	bl	8002a9c <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	68fa      	ldr	r2, [r7, #12]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d8f7      	bhi.n	8002ad8 <HAL_Delay+0x28>
  {
  }
}
 8002ae8:	bf00      	nop
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	20000014 	.word	0x20000014

08002af4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e0be      	b.n	8002c94 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d109      	bne.n	8002b38 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7ff f936 	bl	8001da4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 faf7 	bl	800312c <ADC_ConversionStop_Disable>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b46:	f003 0310 	and.w	r3, r3, #16
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f040 8099 	bne.w	8002c82 <HAL_ADC_Init+0x18e>
 8002b50:	7dfb      	ldrb	r3, [r7, #23]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f040 8095 	bne.w	8002c82 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b60:	f023 0302 	bic.w	r3, r3, #2
 8002b64:	f043 0202 	orr.w	r2, r3, #2
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b74:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	7b1b      	ldrb	r3, [r3, #12]
 8002b7a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b7c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b7e:	68ba      	ldr	r2, [r7, #8]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b8c:	d003      	beq.n	8002b96 <HAL_ADC_Init+0xa2>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d102      	bne.n	8002b9c <HAL_ADC_Init+0xa8>
 8002b96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b9a:	e000      	b.n	8002b9e <HAL_ADC_Init+0xaa>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	7d1b      	ldrb	r3, [r3, #20]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d119      	bne.n	8002be0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	7b1b      	ldrb	r3, [r3, #12]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d109      	bne.n	8002bc8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	035a      	lsls	r2, r3, #13
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bc4:	613b      	str	r3, [r7, #16]
 8002bc6:	e00b      	b.n	8002be0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bcc:	f043 0220 	orr.w	r2, r3, #32
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd8:	f043 0201 	orr.w	r2, r3, #1
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	689a      	ldr	r2, [r3, #8]
 8002bfa:	4b28      	ldr	r3, [pc, #160]	; (8002c9c <HAL_ADC_Init+0x1a8>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	6812      	ldr	r2, [r2, #0]
 8002c02:	68b9      	ldr	r1, [r7, #8]
 8002c04:	430b      	orrs	r3, r1
 8002c06:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c10:	d003      	beq.n	8002c1a <HAL_ADC_Init+0x126>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d104      	bne.n	8002c24 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	051b      	lsls	r3, r3, #20
 8002c22:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c2a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	430a      	orrs	r2, r1
 8002c36:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	4b18      	ldr	r3, [pc, #96]	; (8002ca0 <HAL_ADC_Init+0x1ac>)
 8002c40:	4013      	ands	r3, r2
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d10b      	bne.n	8002c60 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c52:	f023 0303 	bic.w	r3, r3, #3
 8002c56:	f043 0201 	orr.w	r2, r3, #1
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c5e:	e018      	b.n	8002c92 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c64:	f023 0312 	bic.w	r3, r3, #18
 8002c68:	f043 0210 	orr.w	r2, r3, #16
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c74:	f043 0201 	orr.w	r2, r3, #1
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c80:	e007      	b.n	8002c92 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c86:	f043 0210 	orr.w	r2, r3, #16
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3718      	adds	r7, #24
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	ffe1f7fd 	.word	0xffe1f7fd
 8002ca0:	ff1f0efe 	.word	0xff1f0efe

08002ca4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a64      	ldr	r2, [pc, #400]	; (8002e4c <HAL_ADC_Start_DMA+0x1a8>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d004      	beq.n	8002cc8 <HAL_ADC_Start_DMA+0x24>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a63      	ldr	r2, [pc, #396]	; (8002e50 <HAL_ADC_Start_DMA+0x1ac>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d106      	bne.n	8002cd6 <HAL_ADC_Start_DMA+0x32>
 8002cc8:	4b60      	ldr	r3, [pc, #384]	; (8002e4c <HAL_ADC_Start_DMA+0x1a8>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f040 80b3 	bne.w	8002e3c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d101      	bne.n	8002ce4 <HAL_ADC_Start_DMA+0x40>
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	e0ae      	b.n	8002e42 <HAL_ADC_Start_DMA+0x19e>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 f9cb 	bl	8003088 <ADC_Enable>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002cf6:	7dfb      	ldrb	r3, [r7, #23]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f040 809a 	bne.w	8002e32 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d02:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d06:	f023 0301 	bic.w	r3, r3, #1
 8002d0a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a4e      	ldr	r2, [pc, #312]	; (8002e50 <HAL_ADC_Start_DMA+0x1ac>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d105      	bne.n	8002d28 <HAL_ADC_Start_DMA+0x84>
 8002d1c:	4b4b      	ldr	r3, [pc, #300]	; (8002e4c <HAL_ADC_Start_DMA+0x1a8>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d115      	bne.n	8002d54 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d026      	beq.n	8002d90 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d46:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d4a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d52:	e01d      	b.n	8002d90 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d58:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a39      	ldr	r2, [pc, #228]	; (8002e4c <HAL_ADC_Start_DMA+0x1a8>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d004      	beq.n	8002d74 <HAL_ADC_Start_DMA+0xd0>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a38      	ldr	r2, [pc, #224]	; (8002e50 <HAL_ADC_Start_DMA+0x1ac>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d10d      	bne.n	8002d90 <HAL_ADC_Start_DMA+0xec>
 8002d74:	4b35      	ldr	r3, [pc, #212]	; (8002e4c <HAL_ADC_Start_DMA+0x1a8>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d007      	beq.n	8002d90 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d84:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d88:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d006      	beq.n	8002daa <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da0:	f023 0206 	bic.w	r2, r3, #6
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	62da      	str	r2, [r3, #44]	; 0x2c
 8002da8:	e002      	b.n	8002db0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	4a25      	ldr	r2, [pc, #148]	; (8002e54 <HAL_ADC_Start_DMA+0x1b0>)
 8002dbe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	4a24      	ldr	r2, [pc, #144]	; (8002e58 <HAL_ADC_Start_DMA+0x1b4>)
 8002dc6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	4a23      	ldr	r2, [pc, #140]	; (8002e5c <HAL_ADC_Start_DMA+0x1b8>)
 8002dce:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f06f 0202 	mvn.w	r2, #2
 8002dd8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002de8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6a18      	ldr	r0, [r3, #32]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	334c      	adds	r3, #76	; 0x4c
 8002df4:	4619      	mov	r1, r3
 8002df6:	68ba      	ldr	r2, [r7, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f000 fbb3 	bl	8003564 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002e08:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002e0c:	d108      	bne.n	8002e20 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002e1c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002e1e:	e00f      	b.n	8002e40 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689a      	ldr	r2, [r3, #8]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002e2e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002e30:	e006      	b.n	8002e40 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002e3a:	e001      	b.n	8002e40 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002e40:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40012400 	.word	0x40012400
 8002e50:	40012800 	.word	0x40012800
 8002e54:	080031a1 	.word	0x080031a1
 8002e58:	0800321d 	.word	0x0800321d
 8002e5c:	08003239 	.word	0x08003239

08002e60 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bc80      	pop	{r7}
 8002e70:	4770      	bx	lr

08002e72 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e72:	b480      	push	{r7}
 8002e74:	b083      	sub	sp, #12
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002e7a:	bf00      	nop
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr

08002e84 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr
	...

08002e98 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x20>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e0dc      	b.n	8003072 <HAL_ADC_ConfigChannel+0x1da>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	2b06      	cmp	r3, #6
 8002ec6:	d81c      	bhi.n	8002f02 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	3b05      	subs	r3, #5
 8002eda:	221f      	movs	r2, #31
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	43db      	mvns	r3, r3
 8002ee2:	4019      	ands	r1, r3
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	6818      	ldr	r0, [r3, #0]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	4613      	mov	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4413      	add	r3, r2
 8002ef2:	3b05      	subs	r3, #5
 8002ef4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	635a      	str	r2, [r3, #52]	; 0x34
 8002f00:	e03c      	b.n	8002f7c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	2b0c      	cmp	r3, #12
 8002f08:	d81c      	bhi.n	8002f44 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685a      	ldr	r2, [r3, #4]
 8002f14:	4613      	mov	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	4413      	add	r3, r2
 8002f1a:	3b23      	subs	r3, #35	; 0x23
 8002f1c:	221f      	movs	r2, #31
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	43db      	mvns	r3, r3
 8002f24:	4019      	ands	r1, r3
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	6818      	ldr	r0, [r3, #0]
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4413      	add	r3, r2
 8002f34:	3b23      	subs	r3, #35	; 0x23
 8002f36:	fa00 f203 	lsl.w	r2, r0, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	631a      	str	r2, [r3, #48]	; 0x30
 8002f42:	e01b      	b.n	8002f7c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	3b41      	subs	r3, #65	; 0x41
 8002f56:	221f      	movs	r2, #31
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	4019      	ands	r1, r3
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	6818      	ldr	r0, [r3, #0]
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	4413      	add	r3, r2
 8002f6e:	3b41      	subs	r3, #65	; 0x41
 8002f70:	fa00 f203 	lsl.w	r2, r0, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b09      	cmp	r3, #9
 8002f82:	d91c      	bls.n	8002fbe <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68d9      	ldr	r1, [r3, #12]
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	4413      	add	r3, r2
 8002f94:	3b1e      	subs	r3, #30
 8002f96:	2207      	movs	r2, #7
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	4019      	ands	r1, r3
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	6898      	ldr	r0, [r3, #8]
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	005b      	lsls	r3, r3, #1
 8002fac:	4413      	add	r3, r2
 8002fae:	3b1e      	subs	r3, #30
 8002fb0:	fa00 f203 	lsl.w	r2, r0, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	60da      	str	r2, [r3, #12]
 8002fbc:	e019      	b.n	8002ff2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6919      	ldr	r1, [r3, #16]
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	4413      	add	r3, r2
 8002fce:	2207      	movs	r2, #7
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	43db      	mvns	r3, r3
 8002fd6:	4019      	ands	r1, r3
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	6898      	ldr	r0, [r3, #8]
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	4413      	add	r3, r2
 8002fe6:	fa00 f203 	lsl.w	r2, r0, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2b10      	cmp	r3, #16
 8002ff8:	d003      	beq.n	8003002 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ffe:	2b11      	cmp	r3, #17
 8003000:	d132      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a1d      	ldr	r2, [pc, #116]	; (800307c <HAL_ADC_ConfigChannel+0x1e4>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d125      	bne.n	8003058 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d126      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003028:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2b10      	cmp	r3, #16
 8003030:	d11a      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003032:	4b13      	ldr	r3, [pc, #76]	; (8003080 <HAL_ADC_ConfigChannel+0x1e8>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a13      	ldr	r2, [pc, #76]	; (8003084 <HAL_ADC_ConfigChannel+0x1ec>)
 8003038:	fba2 2303 	umull	r2, r3, r2, r3
 800303c:	0c9a      	lsrs	r2, r3, #18
 800303e:	4613      	mov	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003048:	e002      	b.n	8003050 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	3b01      	subs	r3, #1
 800304e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1f9      	bne.n	800304a <HAL_ADC_ConfigChannel+0x1b2>
 8003056:	e007      	b.n	8003068 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305c:	f043 0220 	orr.w	r2, r3, #32
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003070:	7bfb      	ldrb	r3, [r7, #15]
}
 8003072:	4618      	mov	r0, r3
 8003074:	3714      	adds	r7, #20
 8003076:	46bd      	mov	sp, r7
 8003078:	bc80      	pop	{r7}
 800307a:	4770      	bx	lr
 800307c:	40012400 	.word	0x40012400
 8003080:	2000000c 	.word	0x2000000c
 8003084:	431bde83 	.word	0x431bde83

08003088 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003090:	2300      	movs	r3, #0
 8003092:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003094:	2300      	movs	r3, #0
 8003096:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d039      	beq.n	800311a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f042 0201 	orr.w	r2, r2, #1
 80030b4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030b6:	4b1b      	ldr	r3, [pc, #108]	; (8003124 <ADC_Enable+0x9c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a1b      	ldr	r2, [pc, #108]	; (8003128 <ADC_Enable+0xa0>)
 80030bc:	fba2 2303 	umull	r2, r3, r2, r3
 80030c0:	0c9b      	lsrs	r3, r3, #18
 80030c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80030c4:	e002      	b.n	80030cc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	3b01      	subs	r3, #1
 80030ca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1f9      	bne.n	80030c6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80030d2:	f7ff fce3 	bl	8002a9c <HAL_GetTick>
 80030d6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030d8:	e018      	b.n	800310c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030da:	f7ff fcdf 	bl	8002a9c <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d911      	bls.n	800310c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ec:	f043 0210 	orr.w	r2, r3, #16
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f8:	f043 0201 	orr.w	r2, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e007      	b.n	800311c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b01      	cmp	r3, #1
 8003118:	d1df      	bne.n	80030da <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	2000000c 	.word	0x2000000c
 8003128:	431bde83 	.word	0x431bde83

0800312c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	2b01      	cmp	r3, #1
 8003144:	d127      	bne.n	8003196 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 0201 	bic.w	r2, r2, #1
 8003154:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003156:	f7ff fca1 	bl	8002a9c <HAL_GetTick>
 800315a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800315c:	e014      	b.n	8003188 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800315e:	f7ff fc9d 	bl	8002a9c <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d90d      	bls.n	8003188 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003170:	f043 0210 	orr.w	r2, r3, #16
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317c:	f043 0201 	orr.w	r2, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e007      	b.n	8003198 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b01      	cmp	r3, #1
 8003194:	d0e3      	beq.n	800315e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ac:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d127      	bne.n	800320a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031be:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80031d0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80031d4:	d115      	bne.n	8003202 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d111      	bne.n	8003202 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d105      	bne.n	8003202 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fa:	f043 0201 	orr.w	r2, r3, #1
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f7ff fe2c 	bl	8002e60 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003208:	e004      	b.n	8003214 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6a1b      	ldr	r3, [r3, #32]
 800320e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	4798      	blx	r3
}
 8003214:	bf00      	nop
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003228:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f7ff fe21 	bl	8002e72 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003230:	bf00      	nop
 8003232:	3710      	adds	r7, #16
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003244:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003256:	f043 0204 	orr.w	r2, r3, #4
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800325e:	68f8      	ldr	r0, [r7, #12]
 8003260:	f7ff fe10 	bl	8002e84 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003264:	bf00      	nop
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800327c:	4b0c      	ldr	r3, [pc, #48]	; (80032b0 <__NVIC_SetPriorityGrouping+0x44>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003288:	4013      	ands	r3, r2
 800328a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003294:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003298:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800329c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800329e:	4a04      	ldr	r2, [pc, #16]	; (80032b0 <__NVIC_SetPriorityGrouping+0x44>)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	60d3      	str	r3, [r2, #12]
}
 80032a4:	bf00      	nop
 80032a6:	3714      	adds	r7, #20
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bc80      	pop	{r7}
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	e000ed00 	.word	0xe000ed00

080032b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032b8:	4b04      	ldr	r3, [pc, #16]	; (80032cc <__NVIC_GetPriorityGrouping+0x18>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	0a1b      	lsrs	r3, r3, #8
 80032be:	f003 0307 	and.w	r3, r3, #7
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bc80      	pop	{r7}
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	e000ed00 	.word	0xe000ed00

080032d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4603      	mov	r3, r0
 80032d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	db0b      	blt.n	80032fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032e2:	79fb      	ldrb	r3, [r7, #7]
 80032e4:	f003 021f 	and.w	r2, r3, #31
 80032e8:	4906      	ldr	r1, [pc, #24]	; (8003304 <__NVIC_EnableIRQ+0x34>)
 80032ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ee:	095b      	lsrs	r3, r3, #5
 80032f0:	2001      	movs	r0, #1
 80032f2:	fa00 f202 	lsl.w	r2, r0, r2
 80032f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032fa:	bf00      	nop
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	bc80      	pop	{r7}
 8003302:	4770      	bx	lr
 8003304:	e000e100 	.word	0xe000e100

08003308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	6039      	str	r1, [r7, #0]
 8003312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003318:	2b00      	cmp	r3, #0
 800331a:	db0a      	blt.n	8003332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	b2da      	uxtb	r2, r3
 8003320:	490c      	ldr	r1, [pc, #48]	; (8003354 <__NVIC_SetPriority+0x4c>)
 8003322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003326:	0112      	lsls	r2, r2, #4
 8003328:	b2d2      	uxtb	r2, r2
 800332a:	440b      	add	r3, r1
 800332c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003330:	e00a      	b.n	8003348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	b2da      	uxtb	r2, r3
 8003336:	4908      	ldr	r1, [pc, #32]	; (8003358 <__NVIC_SetPriority+0x50>)
 8003338:	79fb      	ldrb	r3, [r7, #7]
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	3b04      	subs	r3, #4
 8003340:	0112      	lsls	r2, r2, #4
 8003342:	b2d2      	uxtb	r2, r2
 8003344:	440b      	add	r3, r1
 8003346:	761a      	strb	r2, [r3, #24]
}
 8003348:	bf00      	nop
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	bc80      	pop	{r7}
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	e000e100 	.word	0xe000e100
 8003358:	e000ed00 	.word	0xe000ed00

0800335c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800335c:	b480      	push	{r7}
 800335e:	b089      	sub	sp, #36	; 0x24
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	f1c3 0307 	rsb	r3, r3, #7
 8003376:	2b04      	cmp	r3, #4
 8003378:	bf28      	it	cs
 800337a:	2304      	movcs	r3, #4
 800337c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	3304      	adds	r3, #4
 8003382:	2b06      	cmp	r3, #6
 8003384:	d902      	bls.n	800338c <NVIC_EncodePriority+0x30>
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	3b03      	subs	r3, #3
 800338a:	e000      	b.n	800338e <NVIC_EncodePriority+0x32>
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003390:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	43da      	mvns	r2, r3
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	401a      	ands	r2, r3
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	fa01 f303 	lsl.w	r3, r1, r3
 80033ae:	43d9      	mvns	r1, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b4:	4313      	orrs	r3, r2
         );
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3724      	adds	r7, #36	; 0x24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr

080033c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f7ff ff4f 	bl	800326c <__NVIC_SetPriorityGrouping>
}
 80033ce:	bf00      	nop
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b086      	sub	sp, #24
 80033da:	af00      	add	r7, sp, #0
 80033dc:	4603      	mov	r3, r0
 80033de:	60b9      	str	r1, [r7, #8]
 80033e0:	607a      	str	r2, [r7, #4]
 80033e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033e4:	2300      	movs	r3, #0
 80033e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033e8:	f7ff ff64 	bl	80032b4 <__NVIC_GetPriorityGrouping>
 80033ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	68b9      	ldr	r1, [r7, #8]
 80033f2:	6978      	ldr	r0, [r7, #20]
 80033f4:	f7ff ffb2 	bl	800335c <NVIC_EncodePriority>
 80033f8:	4602      	mov	r2, r0
 80033fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033fe:	4611      	mov	r1, r2
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff ff81 	bl	8003308 <__NVIC_SetPriority>
}
 8003406:	bf00      	nop
 8003408:	3718      	adds	r7, #24
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
 8003414:	4603      	mov	r3, r0
 8003416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff ff57 	bl	80032d0 <__NVIC_EnableIRQ>
}
 8003422:	bf00      	nop
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
	...

0800342c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003434:	2300      	movs	r3, #0
 8003436:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e043      	b.n	80034ca <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	4b22      	ldr	r3, [pc, #136]	; (80034d4 <HAL_DMA_Init+0xa8>)
 800344a:	4413      	add	r3, r2
 800344c:	4a22      	ldr	r2, [pc, #136]	; (80034d8 <HAL_DMA_Init+0xac>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	091b      	lsrs	r3, r3, #4
 8003454:	009a      	lsls	r2, r3, #2
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a1f      	ldr	r2, [pc, #124]	; (80034dc <HAL_DMA_Init+0xb0>)
 800345e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2202      	movs	r2, #2
 8003464:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003476:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800347a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003484:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003490:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800349c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68fa      	ldr	r2, [r7, #12]
 80034b0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3714      	adds	r7, #20
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bc80      	pop	{r7}
 80034d2:	4770      	bx	lr
 80034d4:	bffdfff8 	.word	0xbffdfff8
 80034d8:	cccccccd 	.word	0xcccccccd
 80034dc:	40020000 	.word	0x40020000

080034e0 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
 80034ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034ee:	2300      	movs	r3, #0
 80034f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d101      	bne.n	8003500 <HAL_DMA_Start+0x20>
 80034fc:	2302      	movs	r3, #2
 80034fe:	e02d      	b.n	800355c <HAL_DMA_Start+0x7c>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800350e:	2b01      	cmp	r3, #1
 8003510:	d11d      	bne.n	800354e <HAL_DMA_Start+0x6e>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2202      	movs	r2, #2
 8003516:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	639a      	str	r2, [r3, #56]	; 0x38
            
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 f9f0 	bl	800391c <DMA_SetConfig>
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	e005      	b.n	800355a <HAL_DMA_Start+0x7a>
  }
  else
  {
   /* Process Unlocked */
   __HAL_UNLOCK(hdma);  
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 2020 	strb.w	r2, [r3, #32]
   status = HAL_BUSY;
 8003556:	2302      	movs	r3, #2
 8003558:	75fb      	strb	r3, [r7, #23]
  }  
  return status;
 800355a:	7dfb      	ldrb	r3, [r7, #23]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3718      	adds	r7, #24
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
 8003570:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003572:	2300      	movs	r3, #0
 8003574:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f893 3020 	ldrb.w	r3, [r3, #32]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d101      	bne.n	8003584 <HAL_DMA_Start_IT+0x20>
 8003580:	2302      	movs	r3, #2
 8003582:	e04a      	b.n	800361a <HAL_DMA_Start_IT+0xb6>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003592:	2b01      	cmp	r3, #1
 8003594:	d13a      	bne.n	800360c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2202      	movs	r2, #2
 800359a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2200      	movs	r2, #0
 80035a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 0201 	bic.w	r2, r2, #1
 80035b2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	68b9      	ldr	r1, [r7, #8]
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 f9ae 	bl	800391c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f042 020e 	orr.w	r2, r2, #14
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	e00f      	b.n	80035fa <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0204 	bic.w	r2, r2, #4
 80035e8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f042 020a 	orr.w	r2, r2, #10
 80035f8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f042 0201 	orr.w	r2, r2, #1
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	e005      	b.n	8003618 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003614:	2302      	movs	r3, #2
 8003616:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003618:	7dfb      	ldrb	r3, [r7, #23]
}
 800361a:	4618      	mov	r0, r3
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
	...

08003624 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800362c:	2300      	movs	r3, #0
 800362e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003636:	2b02      	cmp	r3, #2
 8003638:	d005      	beq.n	8003646 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2204      	movs	r2, #4
 800363e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	73fb      	strb	r3, [r7, #15]
 8003644:	e051      	b.n	80036ea <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 020e 	bic.w	r2, r2, #14
 8003654:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 0201 	bic.w	r2, r2, #1
 8003664:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a22      	ldr	r2, [pc, #136]	; (80036f4 <HAL_DMA_Abort_IT+0xd0>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d029      	beq.n	80036c4 <HAL_DMA_Abort_IT+0xa0>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a20      	ldr	r2, [pc, #128]	; (80036f8 <HAL_DMA_Abort_IT+0xd4>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d022      	beq.n	80036c0 <HAL_DMA_Abort_IT+0x9c>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a1f      	ldr	r2, [pc, #124]	; (80036fc <HAL_DMA_Abort_IT+0xd8>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d01a      	beq.n	80036ba <HAL_DMA_Abort_IT+0x96>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a1d      	ldr	r2, [pc, #116]	; (8003700 <HAL_DMA_Abort_IT+0xdc>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d012      	beq.n	80036b4 <HAL_DMA_Abort_IT+0x90>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a1c      	ldr	r2, [pc, #112]	; (8003704 <HAL_DMA_Abort_IT+0xe0>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d00a      	beq.n	80036ae <HAL_DMA_Abort_IT+0x8a>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a1a      	ldr	r2, [pc, #104]	; (8003708 <HAL_DMA_Abort_IT+0xe4>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d102      	bne.n	80036a8 <HAL_DMA_Abort_IT+0x84>
 80036a2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80036a6:	e00e      	b.n	80036c6 <HAL_DMA_Abort_IT+0xa2>
 80036a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036ac:	e00b      	b.n	80036c6 <HAL_DMA_Abort_IT+0xa2>
 80036ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036b2:	e008      	b.n	80036c6 <HAL_DMA_Abort_IT+0xa2>
 80036b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036b8:	e005      	b.n	80036c6 <HAL_DMA_Abort_IT+0xa2>
 80036ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036be:	e002      	b.n	80036c6 <HAL_DMA_Abort_IT+0xa2>
 80036c0:	2310      	movs	r3, #16
 80036c2:	e000      	b.n	80036c6 <HAL_DMA_Abort_IT+0xa2>
 80036c4:	2301      	movs	r3, #1
 80036c6:	4a11      	ldr	r2, [pc, #68]	; (800370c <HAL_DMA_Abort_IT+0xe8>)
 80036c8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d003      	beq.n	80036ea <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	4798      	blx	r3
    } 
  }
  return status;
 80036ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	40020008 	.word	0x40020008
 80036f8:	4002001c 	.word	0x4002001c
 80036fc:	40020030 	.word	0x40020030
 8003700:	40020044 	.word	0x40020044
 8003704:	40020058 	.word	0x40020058
 8003708:	4002006c 	.word	0x4002006c
 800370c:	40020000 	.word	0x40020000

08003710 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372c:	2204      	movs	r2, #4
 800372e:	409a      	lsls	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4013      	ands	r3, r2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d04f      	beq.n	80037d8 <HAL_DMA_IRQHandler+0xc8>
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	f003 0304 	and.w	r3, r3, #4
 800373e:	2b00      	cmp	r3, #0
 8003740:	d04a      	beq.n	80037d8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0320 	and.w	r3, r3, #32
 800374c:	2b00      	cmp	r3, #0
 800374e:	d107      	bne.n	8003760 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f022 0204 	bic.w	r2, r2, #4
 800375e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a66      	ldr	r2, [pc, #408]	; (8003900 <HAL_DMA_IRQHandler+0x1f0>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d029      	beq.n	80037be <HAL_DMA_IRQHandler+0xae>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a65      	ldr	r2, [pc, #404]	; (8003904 <HAL_DMA_IRQHandler+0x1f4>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d022      	beq.n	80037ba <HAL_DMA_IRQHandler+0xaa>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a63      	ldr	r2, [pc, #396]	; (8003908 <HAL_DMA_IRQHandler+0x1f8>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d01a      	beq.n	80037b4 <HAL_DMA_IRQHandler+0xa4>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a62      	ldr	r2, [pc, #392]	; (800390c <HAL_DMA_IRQHandler+0x1fc>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d012      	beq.n	80037ae <HAL_DMA_IRQHandler+0x9e>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a60      	ldr	r2, [pc, #384]	; (8003910 <HAL_DMA_IRQHandler+0x200>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d00a      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x98>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a5f      	ldr	r2, [pc, #380]	; (8003914 <HAL_DMA_IRQHandler+0x204>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d102      	bne.n	80037a2 <HAL_DMA_IRQHandler+0x92>
 800379c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80037a0:	e00e      	b.n	80037c0 <HAL_DMA_IRQHandler+0xb0>
 80037a2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80037a6:	e00b      	b.n	80037c0 <HAL_DMA_IRQHandler+0xb0>
 80037a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80037ac:	e008      	b.n	80037c0 <HAL_DMA_IRQHandler+0xb0>
 80037ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80037b2:	e005      	b.n	80037c0 <HAL_DMA_IRQHandler+0xb0>
 80037b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037b8:	e002      	b.n	80037c0 <HAL_DMA_IRQHandler+0xb0>
 80037ba:	2340      	movs	r3, #64	; 0x40
 80037bc:	e000      	b.n	80037c0 <HAL_DMA_IRQHandler+0xb0>
 80037be:	2304      	movs	r3, #4
 80037c0:	4a55      	ldr	r2, [pc, #340]	; (8003918 <HAL_DMA_IRQHandler+0x208>)
 80037c2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f000 8094 	beq.w	80038f6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80037d6:	e08e      	b.n	80038f6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037dc:	2202      	movs	r2, #2
 80037de:	409a      	lsls	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	4013      	ands	r3, r2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d056      	beq.n	8003896 <HAL_DMA_IRQHandler+0x186>
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d051      	beq.n	8003896 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0320 	and.w	r3, r3, #32
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d10b      	bne.n	8003818 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 020a 	bic.w	r2, r2, #10
 800380e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a38      	ldr	r2, [pc, #224]	; (8003900 <HAL_DMA_IRQHandler+0x1f0>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d029      	beq.n	8003876 <HAL_DMA_IRQHandler+0x166>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a37      	ldr	r2, [pc, #220]	; (8003904 <HAL_DMA_IRQHandler+0x1f4>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d022      	beq.n	8003872 <HAL_DMA_IRQHandler+0x162>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a35      	ldr	r2, [pc, #212]	; (8003908 <HAL_DMA_IRQHandler+0x1f8>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d01a      	beq.n	800386c <HAL_DMA_IRQHandler+0x15c>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a34      	ldr	r2, [pc, #208]	; (800390c <HAL_DMA_IRQHandler+0x1fc>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d012      	beq.n	8003866 <HAL_DMA_IRQHandler+0x156>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a32      	ldr	r2, [pc, #200]	; (8003910 <HAL_DMA_IRQHandler+0x200>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d00a      	beq.n	8003860 <HAL_DMA_IRQHandler+0x150>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a31      	ldr	r2, [pc, #196]	; (8003914 <HAL_DMA_IRQHandler+0x204>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d102      	bne.n	800385a <HAL_DMA_IRQHandler+0x14a>
 8003854:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003858:	e00e      	b.n	8003878 <HAL_DMA_IRQHandler+0x168>
 800385a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800385e:	e00b      	b.n	8003878 <HAL_DMA_IRQHandler+0x168>
 8003860:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003864:	e008      	b.n	8003878 <HAL_DMA_IRQHandler+0x168>
 8003866:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800386a:	e005      	b.n	8003878 <HAL_DMA_IRQHandler+0x168>
 800386c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003870:	e002      	b.n	8003878 <HAL_DMA_IRQHandler+0x168>
 8003872:	2320      	movs	r3, #32
 8003874:	e000      	b.n	8003878 <HAL_DMA_IRQHandler+0x168>
 8003876:	2302      	movs	r3, #2
 8003878:	4a27      	ldr	r2, [pc, #156]	; (8003918 <HAL_DMA_IRQHandler+0x208>)
 800387a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003888:	2b00      	cmp	r3, #0
 800388a:	d034      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003894:	e02f      	b.n	80038f6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	2208      	movs	r2, #8
 800389c:	409a      	lsls	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4013      	ands	r3, r2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d028      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x1e8>
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	f003 0308 	and.w	r3, r3, #8
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d023      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 020e 	bic.w	r2, r2, #14
 80038be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038c8:	2101      	movs	r1, #1
 80038ca:	fa01 f202 	lsl.w	r2, r1, r2
 80038ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d004      	beq.n	80038f8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	4798      	blx	r3
    }
  }
  return;
 80038f6:	bf00      	nop
 80038f8:	bf00      	nop
}
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40020008 	.word	0x40020008
 8003904:	4002001c 	.word	0x4002001c
 8003908:	40020030 	.word	0x40020030
 800390c:	40020044 	.word	0x40020044
 8003910:	40020058 	.word	0x40020058
 8003914:	4002006c 	.word	0x4002006c
 8003918:	40020000 	.word	0x40020000

0800391c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
 8003928:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003932:	2101      	movs	r1, #1
 8003934:	fa01 f202 	lsl.w	r2, r1, r2
 8003938:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b10      	cmp	r3, #16
 8003948:	d108      	bne.n	800395c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68ba      	ldr	r2, [r7, #8]
 8003958:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800395a:	e007      	b.n	800396c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	60da      	str	r2, [r3, #12]
}
 800396c:	bf00      	nop
 800396e:	3714      	adds	r7, #20
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr
	...

08003978 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003978:	b480      	push	{r7}
 800397a:	b08b      	sub	sp, #44	; 0x2c
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003982:	2300      	movs	r3, #0
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003986:	2300      	movs	r3, #0
 8003988:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800398a:	e127      	b.n	8003bdc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800398c:	2201      	movs	r2, #1
 800398e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	69fa      	ldr	r2, [r7, #28]
 800399c:	4013      	ands	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	f040 8116 	bne.w	8003bd6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b12      	cmp	r3, #18
 80039b0:	d034      	beq.n	8003a1c <HAL_GPIO_Init+0xa4>
 80039b2:	2b12      	cmp	r3, #18
 80039b4:	d80d      	bhi.n	80039d2 <HAL_GPIO_Init+0x5a>
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d02b      	beq.n	8003a12 <HAL_GPIO_Init+0x9a>
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d804      	bhi.n	80039c8 <HAL_GPIO_Init+0x50>
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d031      	beq.n	8003a26 <HAL_GPIO_Init+0xae>
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d01c      	beq.n	8003a00 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80039c6:	e048      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80039c8:	2b03      	cmp	r3, #3
 80039ca:	d043      	beq.n	8003a54 <HAL_GPIO_Init+0xdc>
 80039cc:	2b11      	cmp	r3, #17
 80039ce:	d01b      	beq.n	8003a08 <HAL_GPIO_Init+0x90>
          break;
 80039d0:	e043      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80039d2:	4a89      	ldr	r2, [pc, #548]	; (8003bf8 <HAL_GPIO_Init+0x280>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d026      	beq.n	8003a26 <HAL_GPIO_Init+0xae>
 80039d8:	4a87      	ldr	r2, [pc, #540]	; (8003bf8 <HAL_GPIO_Init+0x280>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d806      	bhi.n	80039ec <HAL_GPIO_Init+0x74>
 80039de:	4a87      	ldr	r2, [pc, #540]	; (8003bfc <HAL_GPIO_Init+0x284>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d020      	beq.n	8003a26 <HAL_GPIO_Init+0xae>
 80039e4:	4a86      	ldr	r2, [pc, #536]	; (8003c00 <HAL_GPIO_Init+0x288>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d01d      	beq.n	8003a26 <HAL_GPIO_Init+0xae>
          break;
 80039ea:	e036      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80039ec:	4a85      	ldr	r2, [pc, #532]	; (8003c04 <HAL_GPIO_Init+0x28c>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d019      	beq.n	8003a26 <HAL_GPIO_Init+0xae>
 80039f2:	4a85      	ldr	r2, [pc, #532]	; (8003c08 <HAL_GPIO_Init+0x290>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d016      	beq.n	8003a26 <HAL_GPIO_Init+0xae>
 80039f8:	4a84      	ldr	r2, [pc, #528]	; (8003c0c <HAL_GPIO_Init+0x294>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d013      	beq.n	8003a26 <HAL_GPIO_Init+0xae>
          break;
 80039fe:	e02c      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	623b      	str	r3, [r7, #32]
          break;
 8003a06:	e028      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	3304      	adds	r3, #4
 8003a0e:	623b      	str	r3, [r7, #32]
          break;
 8003a10:	e023      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	3308      	adds	r3, #8
 8003a18:	623b      	str	r3, [r7, #32]
          break;
 8003a1a:	e01e      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	330c      	adds	r3, #12
 8003a22:	623b      	str	r3, [r7, #32]
          break;
 8003a24:	e019      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d102      	bne.n	8003a34 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a2e:	2304      	movs	r3, #4
 8003a30:	623b      	str	r3, [r7, #32]
          break;
 8003a32:	e012      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d105      	bne.n	8003a48 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a3c:	2308      	movs	r3, #8
 8003a3e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	69fa      	ldr	r2, [r7, #28]
 8003a44:	611a      	str	r2, [r3, #16]
          break;
 8003a46:	e008      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a48:	2308      	movs	r3, #8
 8003a4a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	69fa      	ldr	r2, [r7, #28]
 8003a50:	615a      	str	r2, [r3, #20]
          break;
 8003a52:	e002      	b.n	8003a5a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a54:	2300      	movs	r3, #0
 8003a56:	623b      	str	r3, [r7, #32]
          break;
 8003a58:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	2bff      	cmp	r3, #255	; 0xff
 8003a5e:	d801      	bhi.n	8003a64 <HAL_GPIO_Init+0xec>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	e001      	b.n	8003a68 <HAL_GPIO_Init+0xf0>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	3304      	adds	r3, #4
 8003a68:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	2bff      	cmp	r3, #255	; 0xff
 8003a6e:	d802      	bhi.n	8003a76 <HAL_GPIO_Init+0xfe>
 8003a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	e002      	b.n	8003a7c <HAL_GPIO_Init+0x104>
 8003a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a78:	3b08      	subs	r3, #8
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	210f      	movs	r1, #15
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8a:	43db      	mvns	r3, r3
 8003a8c:	401a      	ands	r2, r3
 8003a8e:	6a39      	ldr	r1, [r7, #32]
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	fa01 f303 	lsl.w	r3, r1, r3
 8003a96:	431a      	orrs	r2, r3
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f000 8096 	beq.w	8003bd6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003aaa:	4b59      	ldr	r3, [pc, #356]	; (8003c10 <HAL_GPIO_Init+0x298>)
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	4a58      	ldr	r2, [pc, #352]	; (8003c10 <HAL_GPIO_Init+0x298>)
 8003ab0:	f043 0301 	orr.w	r3, r3, #1
 8003ab4:	6193      	str	r3, [r2, #24]
 8003ab6:	4b56      	ldr	r3, [pc, #344]	; (8003c10 <HAL_GPIO_Init+0x298>)
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	60bb      	str	r3, [r7, #8]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003ac2:	4a54      	ldr	r2, [pc, #336]	; (8003c14 <HAL_GPIO_Init+0x29c>)
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac6:	089b      	lsrs	r3, r3, #2
 8003ac8:	3302      	adds	r3, #2
 8003aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ace:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad2:	f003 0303 	and.w	r3, r3, #3
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	220f      	movs	r2, #15
 8003ada:	fa02 f303 	lsl.w	r3, r2, r3
 8003ade:	43db      	mvns	r3, r3
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a4b      	ldr	r2, [pc, #300]	; (8003c18 <HAL_GPIO_Init+0x2a0>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d013      	beq.n	8003b16 <HAL_GPIO_Init+0x19e>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a4a      	ldr	r2, [pc, #296]	; (8003c1c <HAL_GPIO_Init+0x2a4>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d00d      	beq.n	8003b12 <HAL_GPIO_Init+0x19a>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a49      	ldr	r2, [pc, #292]	; (8003c20 <HAL_GPIO_Init+0x2a8>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d007      	beq.n	8003b0e <HAL_GPIO_Init+0x196>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a48      	ldr	r2, [pc, #288]	; (8003c24 <HAL_GPIO_Init+0x2ac>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d101      	bne.n	8003b0a <HAL_GPIO_Init+0x192>
 8003b06:	2303      	movs	r3, #3
 8003b08:	e006      	b.n	8003b18 <HAL_GPIO_Init+0x1a0>
 8003b0a:	2304      	movs	r3, #4
 8003b0c:	e004      	b.n	8003b18 <HAL_GPIO_Init+0x1a0>
 8003b0e:	2302      	movs	r3, #2
 8003b10:	e002      	b.n	8003b18 <HAL_GPIO_Init+0x1a0>
 8003b12:	2301      	movs	r3, #1
 8003b14:	e000      	b.n	8003b18 <HAL_GPIO_Init+0x1a0>
 8003b16:	2300      	movs	r3, #0
 8003b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b1a:	f002 0203 	and.w	r2, r2, #3
 8003b1e:	0092      	lsls	r2, r2, #2
 8003b20:	4093      	lsls	r3, r2
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b28:	493a      	ldr	r1, [pc, #232]	; (8003c14 <HAL_GPIO_Init+0x29c>)
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2c:	089b      	lsrs	r3, r3, #2
 8003b2e:	3302      	adds	r3, #2
 8003b30:	68fa      	ldr	r2, [r7, #12]
 8003b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d006      	beq.n	8003b50 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b42:	4b39      	ldr	r3, [pc, #228]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	4938      	ldr	r1, [pc, #224]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	600b      	str	r3, [r1, #0]
 8003b4e:	e006      	b.n	8003b5e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b50:	4b35      	ldr	r3, [pc, #212]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	43db      	mvns	r3, r3
 8003b58:	4933      	ldr	r1, [pc, #204]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d006      	beq.n	8003b78 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b6a:	4b2f      	ldr	r3, [pc, #188]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	492e      	ldr	r1, [pc, #184]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	604b      	str	r3, [r1, #4]
 8003b76:	e006      	b.n	8003b86 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b78:	4b2b      	ldr	r3, [pc, #172]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b7a:	685a      	ldr	r2, [r3, #4]
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	4929      	ldr	r1, [pc, #164]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b82:	4013      	ands	r3, r2
 8003b84:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d006      	beq.n	8003ba0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b92:	4b25      	ldr	r3, [pc, #148]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b94:	689a      	ldr	r2, [r3, #8]
 8003b96:	4924      	ldr	r1, [pc, #144]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	608b      	str	r3, [r1, #8]
 8003b9e:	e006      	b.n	8003bae <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ba0:	4b21      	ldr	r3, [pc, #132]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003ba2:	689a      	ldr	r2, [r3, #8]
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	491f      	ldr	r1, [pc, #124]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003baa:	4013      	ands	r3, r2
 8003bac:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d006      	beq.n	8003bc8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003bba:	4b1b      	ldr	r3, [pc, #108]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	491a      	ldr	r1, [pc, #104]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	60cb      	str	r3, [r1, #12]
 8003bc6:	e006      	b.n	8003bd6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003bc8:	4b17      	ldr	r3, [pc, #92]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003bca:	68da      	ldr	r2, [r3, #12]
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	43db      	mvns	r3, r3
 8003bd0:	4915      	ldr	r1, [pc, #84]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd8:	3301      	adds	r3, #1
 8003bda:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be2:	fa22 f303 	lsr.w	r3, r2, r3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f47f aed0 	bne.w	800398c <HAL_GPIO_Init+0x14>
  }
}
 8003bec:	bf00      	nop
 8003bee:	372c      	adds	r7, #44	; 0x2c
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bc80      	pop	{r7}
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	10210000 	.word	0x10210000
 8003bfc:	10110000 	.word	0x10110000
 8003c00:	10120000 	.word	0x10120000
 8003c04:	10310000 	.word	0x10310000
 8003c08:	10320000 	.word	0x10320000
 8003c0c:	10220000 	.word	0x10220000
 8003c10:	40021000 	.word	0x40021000
 8003c14:	40010000 	.word	0x40010000
 8003c18:	40010800 	.word	0x40010800
 8003c1c:	40010c00 	.word	0x40010c00
 8003c20:	40011000 	.word	0x40011000
 8003c24:	40011400 	.word	0x40011400
 8003c28:	40010400 	.word	0x40010400

08003c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	460b      	mov	r3, r1
 8003c36:	807b      	strh	r3, [r7, #2]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c3c:	787b      	ldrb	r3, [r7, #1]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c42:	887a      	ldrh	r2, [r7, #2]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c48:	e003      	b.n	8003c52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c4a:	887b      	ldrh	r3, [r7, #2]
 8003c4c:	041a      	lsls	r2, r3, #16
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	611a      	str	r2, [r3, #16]
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bc80      	pop	{r7}
 8003c5a:	4770      	bx	lr

08003c5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b086      	sub	sp, #24
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e26c      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f000 8087 	beq.w	8003d8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c7c:	4b92      	ldr	r3, [pc, #584]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f003 030c 	and.w	r3, r3, #12
 8003c84:	2b04      	cmp	r3, #4
 8003c86:	d00c      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003c88:	4b8f      	ldr	r3, [pc, #572]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f003 030c 	and.w	r3, r3, #12
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d112      	bne.n	8003cba <HAL_RCC_OscConfig+0x5e>
 8003c94:	4b8c      	ldr	r3, [pc, #560]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca0:	d10b      	bne.n	8003cba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ca2:	4b89      	ldr	r3, [pc, #548]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d06c      	beq.n	8003d88 <HAL_RCC_OscConfig+0x12c>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d168      	bne.n	8003d88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e246      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cc2:	d106      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x76>
 8003cc4:	4b80      	ldr	r3, [pc, #512]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a7f      	ldr	r2, [pc, #508]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003cca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cce:	6013      	str	r3, [r2, #0]
 8003cd0:	e02e      	b.n	8003d30 <HAL_RCC_OscConfig+0xd4>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d10c      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x98>
 8003cda:	4b7b      	ldr	r3, [pc, #492]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a7a      	ldr	r2, [pc, #488]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003ce0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ce4:	6013      	str	r3, [r2, #0]
 8003ce6:	4b78      	ldr	r3, [pc, #480]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a77      	ldr	r2, [pc, #476]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003cec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cf0:	6013      	str	r3, [r2, #0]
 8003cf2:	e01d      	b.n	8003d30 <HAL_RCC_OscConfig+0xd4>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cfc:	d10c      	bne.n	8003d18 <HAL_RCC_OscConfig+0xbc>
 8003cfe:	4b72      	ldr	r3, [pc, #456]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a71      	ldr	r2, [pc, #452]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d08:	6013      	str	r3, [r2, #0]
 8003d0a:	4b6f      	ldr	r3, [pc, #444]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a6e      	ldr	r2, [pc, #440]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d14:	6013      	str	r3, [r2, #0]
 8003d16:	e00b      	b.n	8003d30 <HAL_RCC_OscConfig+0xd4>
 8003d18:	4b6b      	ldr	r3, [pc, #428]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a6a      	ldr	r2, [pc, #424]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d22:	6013      	str	r3, [r2, #0]
 8003d24:	4b68      	ldr	r3, [pc, #416]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a67      	ldr	r2, [pc, #412]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d013      	beq.n	8003d60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d38:	f7fe feb0 	bl	8002a9c <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d40:	f7fe feac 	bl	8002a9c <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b64      	cmp	r3, #100	; 0x64
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e1fa      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d52:	4b5d      	ldr	r3, [pc, #372]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0f0      	beq.n	8003d40 <HAL_RCC_OscConfig+0xe4>
 8003d5e:	e014      	b.n	8003d8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d60:	f7fe fe9c 	bl	8002a9c <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d68:	f7fe fe98 	bl	8002a9c <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b64      	cmp	r3, #100	; 0x64
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e1e6      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d7a:	4b53      	ldr	r3, [pc, #332]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1f0      	bne.n	8003d68 <HAL_RCC_OscConfig+0x10c>
 8003d86:	e000      	b.n	8003d8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d063      	beq.n	8003e5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d96:	4b4c      	ldr	r3, [pc, #304]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00b      	beq.n	8003dba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003da2:	4b49      	ldr	r3, [pc, #292]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f003 030c 	and.w	r3, r3, #12
 8003daa:	2b08      	cmp	r3, #8
 8003dac:	d11c      	bne.n	8003de8 <HAL_RCC_OscConfig+0x18c>
 8003dae:	4b46      	ldr	r3, [pc, #280]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d116      	bne.n	8003de8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dba:	4b43      	ldr	r3, [pc, #268]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d005      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x176>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d001      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e1ba      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dd2:	4b3d      	ldr	r3, [pc, #244]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	4939      	ldr	r1, [pc, #228]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003de6:	e03a      	b.n	8003e5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d020      	beq.n	8003e32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003df0:	4b36      	ldr	r3, [pc, #216]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003df2:	2201      	movs	r2, #1
 8003df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df6:	f7fe fe51 	bl	8002a9c <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dfe:	f7fe fe4d 	bl	8002a9c <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e19b      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e10:	4b2d      	ldr	r3, [pc, #180]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0302 	and.w	r3, r3, #2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e1c:	4b2a      	ldr	r3, [pc, #168]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	00db      	lsls	r3, r3, #3
 8003e2a:	4927      	ldr	r1, [pc, #156]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	600b      	str	r3, [r1, #0]
 8003e30:	e015      	b.n	8003e5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e32:	4b26      	ldr	r3, [pc, #152]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e38:	f7fe fe30 	bl	8002a9c <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e40:	f7fe fe2c 	bl	8002a9c <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e17a      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e52:	4b1d      	ldr	r3, [pc, #116]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f0      	bne.n	8003e40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0308 	and.w	r3, r3, #8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d03a      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d019      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e72:	4b17      	ldr	r3, [pc, #92]	; (8003ed0 <HAL_RCC_OscConfig+0x274>)
 8003e74:	2201      	movs	r2, #1
 8003e76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e78:	f7fe fe10 	bl	8002a9c <HAL_GetTick>
 8003e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e7e:	e008      	b.n	8003e92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e80:	f7fe fe0c 	bl	8002a9c <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e15a      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e92:	4b0d      	ldr	r3, [pc, #52]	; (8003ec8 <HAL_RCC_OscConfig+0x26c>)
 8003e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0f0      	beq.n	8003e80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003e9e:	2001      	movs	r0, #1
 8003ea0:	f000 fb0a 	bl	80044b8 <RCC_Delay>
 8003ea4:	e01c      	b.n	8003ee0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ea6:	4b0a      	ldr	r3, [pc, #40]	; (8003ed0 <HAL_RCC_OscConfig+0x274>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eac:	f7fe fdf6 	bl	8002a9c <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eb2:	e00f      	b.n	8003ed4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eb4:	f7fe fdf2 	bl	8002a9c <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d908      	bls.n	8003ed4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e140      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
 8003ec6:	bf00      	nop
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	42420000 	.word	0x42420000
 8003ed0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ed4:	4b9e      	ldr	r3, [pc, #632]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1e9      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0304 	and.w	r3, r3, #4
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f000 80a6 	beq.w	800403a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ef2:	4b97      	ldr	r3, [pc, #604]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10d      	bne.n	8003f1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003efe:	4b94      	ldr	r3, [pc, #592]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f00:	69db      	ldr	r3, [r3, #28]
 8003f02:	4a93      	ldr	r2, [pc, #588]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f08:	61d3      	str	r3, [r2, #28]
 8003f0a:	4b91      	ldr	r3, [pc, #580]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f12:	60bb      	str	r3, [r7, #8]
 8003f14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f16:	2301      	movs	r3, #1
 8003f18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1a:	4b8e      	ldr	r3, [pc, #568]	; (8004154 <HAL_RCC_OscConfig+0x4f8>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d118      	bne.n	8003f58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f26:	4b8b      	ldr	r3, [pc, #556]	; (8004154 <HAL_RCC_OscConfig+0x4f8>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a8a      	ldr	r2, [pc, #552]	; (8004154 <HAL_RCC_OscConfig+0x4f8>)
 8003f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f32:	f7fe fdb3 	bl	8002a9c <HAL_GetTick>
 8003f36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f38:	e008      	b.n	8003f4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f3a:	f7fe fdaf 	bl	8002a9c <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b64      	cmp	r3, #100	; 0x64
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e0fd      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f4c:	4b81      	ldr	r3, [pc, #516]	; (8004154 <HAL_RCC_OscConfig+0x4f8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0f0      	beq.n	8003f3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d106      	bne.n	8003f6e <HAL_RCC_OscConfig+0x312>
 8003f60:	4b7b      	ldr	r3, [pc, #492]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	4a7a      	ldr	r2, [pc, #488]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f66:	f043 0301 	orr.w	r3, r3, #1
 8003f6a:	6213      	str	r3, [r2, #32]
 8003f6c:	e02d      	b.n	8003fca <HAL_RCC_OscConfig+0x36e>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10c      	bne.n	8003f90 <HAL_RCC_OscConfig+0x334>
 8003f76:	4b76      	ldr	r3, [pc, #472]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	4a75      	ldr	r2, [pc, #468]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f7c:	f023 0301 	bic.w	r3, r3, #1
 8003f80:	6213      	str	r3, [r2, #32]
 8003f82:	4b73      	ldr	r3, [pc, #460]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f84:	6a1b      	ldr	r3, [r3, #32]
 8003f86:	4a72      	ldr	r2, [pc, #456]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f88:	f023 0304 	bic.w	r3, r3, #4
 8003f8c:	6213      	str	r3, [r2, #32]
 8003f8e:	e01c      	b.n	8003fca <HAL_RCC_OscConfig+0x36e>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	2b05      	cmp	r3, #5
 8003f96:	d10c      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x356>
 8003f98:	4b6d      	ldr	r3, [pc, #436]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	4a6c      	ldr	r2, [pc, #432]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003f9e:	f043 0304 	orr.w	r3, r3, #4
 8003fa2:	6213      	str	r3, [r2, #32]
 8003fa4:	4b6a      	ldr	r3, [pc, #424]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	4a69      	ldr	r2, [pc, #420]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003faa:	f043 0301 	orr.w	r3, r3, #1
 8003fae:	6213      	str	r3, [r2, #32]
 8003fb0:	e00b      	b.n	8003fca <HAL_RCC_OscConfig+0x36e>
 8003fb2:	4b67      	ldr	r3, [pc, #412]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	4a66      	ldr	r2, [pc, #408]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003fb8:	f023 0301 	bic.w	r3, r3, #1
 8003fbc:	6213      	str	r3, [r2, #32]
 8003fbe:	4b64      	ldr	r3, [pc, #400]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	4a63      	ldr	r2, [pc, #396]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003fc4:	f023 0304 	bic.w	r3, r3, #4
 8003fc8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d015      	beq.n	8003ffe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fd2:	f7fe fd63 	bl	8002a9c <HAL_GetTick>
 8003fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fd8:	e00a      	b.n	8003ff0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fda:	f7fe fd5f 	bl	8002a9c <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d901      	bls.n	8003ff0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e0ab      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff0:	4b57      	ldr	r3, [pc, #348]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d0ee      	beq.n	8003fda <HAL_RCC_OscConfig+0x37e>
 8003ffc:	e014      	b.n	8004028 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ffe:	f7fe fd4d 	bl	8002a9c <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004004:	e00a      	b.n	800401c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004006:	f7fe fd49 	bl	8002a9c <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	f241 3288 	movw	r2, #5000	; 0x1388
 8004014:	4293      	cmp	r3, r2
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e095      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800401c:	4b4c      	ldr	r3, [pc, #304]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b00      	cmp	r3, #0
 8004026:	d1ee      	bne.n	8004006 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004028:	7dfb      	ldrb	r3, [r7, #23]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d105      	bne.n	800403a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800402e:	4b48      	ldr	r3, [pc, #288]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	4a47      	ldr	r2, [pc, #284]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8004034:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004038:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	69db      	ldr	r3, [r3, #28]
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 8081 	beq.w	8004146 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004044:	4b42      	ldr	r3, [pc, #264]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 030c 	and.w	r3, r3, #12
 800404c:	2b08      	cmp	r3, #8
 800404e:	d061      	beq.n	8004114 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	2b02      	cmp	r3, #2
 8004056:	d146      	bne.n	80040e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004058:	4b3f      	ldr	r3, [pc, #252]	; (8004158 <HAL_RCC_OscConfig+0x4fc>)
 800405a:	2200      	movs	r2, #0
 800405c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800405e:	f7fe fd1d 	bl	8002a9c <HAL_GetTick>
 8004062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004064:	e008      	b.n	8004078 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004066:	f7fe fd19 	bl	8002a9c <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	2b02      	cmp	r3, #2
 8004072:	d901      	bls.n	8004078 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e067      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004078:	4b35      	ldr	r3, [pc, #212]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1f0      	bne.n	8004066 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800408c:	d108      	bne.n	80040a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800408e:	4b30      	ldr	r3, [pc, #192]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	492d      	ldr	r1, [pc, #180]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 800409c:	4313      	orrs	r3, r2
 800409e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040a0:	4b2b      	ldr	r3, [pc, #172]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a19      	ldr	r1, [r3, #32]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b0:	430b      	orrs	r3, r1
 80040b2:	4927      	ldr	r1, [pc, #156]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040b8:	4b27      	ldr	r3, [pc, #156]	; (8004158 <HAL_RCC_OscConfig+0x4fc>)
 80040ba:	2201      	movs	r2, #1
 80040bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040be:	f7fe fced 	bl	8002a9c <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040c6:	f7fe fce9 	bl	8002a9c <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e037      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040d8:	4b1d      	ldr	r3, [pc, #116]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0f0      	beq.n	80040c6 <HAL_RCC_OscConfig+0x46a>
 80040e4:	e02f      	b.n	8004146 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e6:	4b1c      	ldr	r3, [pc, #112]	; (8004158 <HAL_RCC_OscConfig+0x4fc>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ec:	f7fe fcd6 	bl	8002a9c <HAL_GetTick>
 80040f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f4:	f7fe fcd2 	bl	8002a9c <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e020      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004106:	4b12      	ldr	r3, [pc, #72]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1f0      	bne.n	80040f4 <HAL_RCC_OscConfig+0x498>
 8004112:	e018      	b.n	8004146 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	69db      	ldr	r3, [r3, #28]
 8004118:	2b01      	cmp	r3, #1
 800411a:	d101      	bne.n	8004120 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e013      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004120:	4b0b      	ldr	r3, [pc, #44]	; (8004150 <HAL_RCC_OscConfig+0x4f4>)
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	429a      	cmp	r2, r3
 8004132:	d106      	bne.n	8004142 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800413e:	429a      	cmp	r2, r3
 8004140:	d001      	beq.n	8004146 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e000      	b.n	8004148 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3718      	adds	r7, #24
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	40021000 	.word	0x40021000
 8004154:	40007000 	.word	0x40007000
 8004158:	42420060 	.word	0x42420060

0800415c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d101      	bne.n	8004170 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e0d0      	b.n	8004312 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004170:	4b6a      	ldr	r3, [pc, #424]	; (800431c <HAL_RCC_ClockConfig+0x1c0>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	683a      	ldr	r2, [r7, #0]
 800417a:	429a      	cmp	r2, r3
 800417c:	d910      	bls.n	80041a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800417e:	4b67      	ldr	r3, [pc, #412]	; (800431c <HAL_RCC_ClockConfig+0x1c0>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f023 0207 	bic.w	r2, r3, #7
 8004186:	4965      	ldr	r1, [pc, #404]	; (800431c <HAL_RCC_ClockConfig+0x1c0>)
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	4313      	orrs	r3, r2
 800418c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800418e:	4b63      	ldr	r3, [pc, #396]	; (800431c <HAL_RCC_ClockConfig+0x1c0>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	429a      	cmp	r2, r3
 800419a:	d001      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e0b8      	b.n	8004312 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d020      	beq.n	80041ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d005      	beq.n	80041c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041b8:	4b59      	ldr	r3, [pc, #356]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	4a58      	ldr	r2, [pc, #352]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80041be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80041c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0308 	and.w	r3, r3, #8
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d005      	beq.n	80041dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041d0:	4b53      	ldr	r3, [pc, #332]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	4a52      	ldr	r2, [pc, #328]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80041d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80041da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041dc:	4b50      	ldr	r3, [pc, #320]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	494d      	ldr	r1, [pc, #308]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d040      	beq.n	800427c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d107      	bne.n	8004212 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004202:	4b47      	ldr	r3, [pc, #284]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d115      	bne.n	800423a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e07f      	b.n	8004312 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	2b02      	cmp	r3, #2
 8004218:	d107      	bne.n	800422a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800421a:	4b41      	ldr	r3, [pc, #260]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d109      	bne.n	800423a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e073      	b.n	8004312 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800422a:	4b3d      	ldr	r3, [pc, #244]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e06b      	b.n	8004312 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800423a:	4b39      	ldr	r3, [pc, #228]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	f023 0203 	bic.w	r2, r3, #3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	4936      	ldr	r1, [pc, #216]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 8004248:	4313      	orrs	r3, r2
 800424a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800424c:	f7fe fc26 	bl	8002a9c <HAL_GetTick>
 8004250:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004252:	e00a      	b.n	800426a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004254:	f7fe fc22 	bl	8002a9c <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004262:	4293      	cmp	r3, r2
 8004264:	d901      	bls.n	800426a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e053      	b.n	8004312 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800426a:	4b2d      	ldr	r3, [pc, #180]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f003 020c 	and.w	r2, r3, #12
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	429a      	cmp	r2, r3
 800427a:	d1eb      	bne.n	8004254 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800427c:	4b27      	ldr	r3, [pc, #156]	; (800431c <HAL_RCC_ClockConfig+0x1c0>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	683a      	ldr	r2, [r7, #0]
 8004286:	429a      	cmp	r2, r3
 8004288:	d210      	bcs.n	80042ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800428a:	4b24      	ldr	r3, [pc, #144]	; (800431c <HAL_RCC_ClockConfig+0x1c0>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f023 0207 	bic.w	r2, r3, #7
 8004292:	4922      	ldr	r1, [pc, #136]	; (800431c <HAL_RCC_ClockConfig+0x1c0>)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	4313      	orrs	r3, r2
 8004298:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800429a:	4b20      	ldr	r3, [pc, #128]	; (800431c <HAL_RCC_ClockConfig+0x1c0>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d001      	beq.n	80042ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e032      	b.n	8004312 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d008      	beq.n	80042ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042b8:	4b19      	ldr	r3, [pc, #100]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	4916      	ldr	r1, [pc, #88]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0308 	and.w	r3, r3, #8
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d009      	beq.n	80042ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80042d6:	4b12      	ldr	r3, [pc, #72]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	490e      	ldr	r1, [pc, #56]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042ea:	f000 f821 	bl	8004330 <HAL_RCC_GetSysClockFreq>
 80042ee:	4601      	mov	r1, r0
 80042f0:	4b0b      	ldr	r3, [pc, #44]	; (8004320 <HAL_RCC_ClockConfig+0x1c4>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	091b      	lsrs	r3, r3, #4
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	4a0a      	ldr	r2, [pc, #40]	; (8004324 <HAL_RCC_ClockConfig+0x1c8>)
 80042fc:	5cd3      	ldrb	r3, [r2, r3]
 80042fe:	fa21 f303 	lsr.w	r3, r1, r3
 8004302:	4a09      	ldr	r2, [pc, #36]	; (8004328 <HAL_RCC_ClockConfig+0x1cc>)
 8004304:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004306:	4b09      	ldr	r3, [pc, #36]	; (800432c <HAL_RCC_ClockConfig+0x1d0>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4618      	mov	r0, r3
 800430c:	f7fd ff2e 	bl	800216c <HAL_InitTick>

  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	40022000 	.word	0x40022000
 8004320:	40021000 	.word	0x40021000
 8004324:	08009bf4 	.word	0x08009bf4
 8004328:	2000000c 	.word	0x2000000c
 800432c:	20000010 	.word	0x20000010

08004330 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004330:	b490      	push	{r4, r7}
 8004332:	b08a      	sub	sp, #40	; 0x28
 8004334:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004336:	4b2a      	ldr	r3, [pc, #168]	; (80043e0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004338:	1d3c      	adds	r4, r7, #4
 800433a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800433c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004340:	4b28      	ldr	r3, [pc, #160]	; (80043e4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004342:	881b      	ldrh	r3, [r3, #0]
 8004344:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004346:	2300      	movs	r3, #0
 8004348:	61fb      	str	r3, [r7, #28]
 800434a:	2300      	movs	r3, #0
 800434c:	61bb      	str	r3, [r7, #24]
 800434e:	2300      	movs	r3, #0
 8004350:	627b      	str	r3, [r7, #36]	; 0x24
 8004352:	2300      	movs	r3, #0
 8004354:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004356:	2300      	movs	r3, #0
 8004358:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800435a:	4b23      	ldr	r3, [pc, #140]	; (80043e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	f003 030c 	and.w	r3, r3, #12
 8004366:	2b04      	cmp	r3, #4
 8004368:	d002      	beq.n	8004370 <HAL_RCC_GetSysClockFreq+0x40>
 800436a:	2b08      	cmp	r3, #8
 800436c:	d003      	beq.n	8004376 <HAL_RCC_GetSysClockFreq+0x46>
 800436e:	e02d      	b.n	80043cc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004370:	4b1e      	ldr	r3, [pc, #120]	; (80043ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8004372:	623b      	str	r3, [r7, #32]
      break;
 8004374:	e02d      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	0c9b      	lsrs	r3, r3, #18
 800437a:	f003 030f 	and.w	r3, r3, #15
 800437e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004382:	4413      	add	r3, r2
 8004384:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004388:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d013      	beq.n	80043bc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004394:	4b14      	ldr	r3, [pc, #80]	; (80043e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	0c5b      	lsrs	r3, r3, #17
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80043a2:	4413      	add	r3, r2
 80043a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80043a8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	4a0f      	ldr	r2, [pc, #60]	; (80043ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80043ae:	fb02 f203 	mul.w	r2, r2, r3
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b8:	627b      	str	r3, [r7, #36]	; 0x24
 80043ba:	e004      	b.n	80043c6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	4a0c      	ldr	r2, [pc, #48]	; (80043f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80043c0:	fb02 f303 	mul.w	r3, r2, r3
 80043c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80043c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c8:	623b      	str	r3, [r7, #32]
      break;
 80043ca:	e002      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80043cc:	4b07      	ldr	r3, [pc, #28]	; (80043ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80043ce:	623b      	str	r3, [r7, #32]
      break;
 80043d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043d2:	6a3b      	ldr	r3, [r7, #32]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3728      	adds	r7, #40	; 0x28
 80043d8:	46bd      	mov	sp, r7
 80043da:	bc90      	pop	{r4, r7}
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	08009bc4 	.word	0x08009bc4
 80043e4:	08009bd4 	.word	0x08009bd4
 80043e8:	40021000 	.word	0x40021000
 80043ec:	007a1200 	.word	0x007a1200
 80043f0:	003d0900 	.word	0x003d0900

080043f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043f8:	4b02      	ldr	r3, [pc, #8]	; (8004404 <HAL_RCC_GetHCLKFreq+0x10>)
 80043fa:	681b      	ldr	r3, [r3, #0]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	46bd      	mov	sp, r7
 8004400:	bc80      	pop	{r7}
 8004402:	4770      	bx	lr
 8004404:	2000000c 	.word	0x2000000c

08004408 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800440c:	f7ff fff2 	bl	80043f4 <HAL_RCC_GetHCLKFreq>
 8004410:	4601      	mov	r1, r0
 8004412:	4b05      	ldr	r3, [pc, #20]	; (8004428 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	0a1b      	lsrs	r3, r3, #8
 8004418:	f003 0307 	and.w	r3, r3, #7
 800441c:	4a03      	ldr	r2, [pc, #12]	; (800442c <HAL_RCC_GetPCLK1Freq+0x24>)
 800441e:	5cd3      	ldrb	r3, [r2, r3]
 8004420:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004424:	4618      	mov	r0, r3
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40021000 	.word	0x40021000
 800442c:	08009c04 	.word	0x08009c04

08004430 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004434:	f7ff ffde 	bl	80043f4 <HAL_RCC_GetHCLKFreq>
 8004438:	4601      	mov	r1, r0
 800443a:	4b05      	ldr	r3, [pc, #20]	; (8004450 <HAL_RCC_GetPCLK2Freq+0x20>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	0adb      	lsrs	r3, r3, #11
 8004440:	f003 0307 	and.w	r3, r3, #7
 8004444:	4a03      	ldr	r2, [pc, #12]	; (8004454 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004446:	5cd3      	ldrb	r3, [r2, r3]
 8004448:	fa21 f303 	lsr.w	r3, r1, r3
}
 800444c:	4618      	mov	r0, r3
 800444e:	bd80      	pop	{r7, pc}
 8004450:	40021000 	.word	0x40021000
 8004454:	08009c04 	.word	0x08009c04

08004458 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	220f      	movs	r2, #15
 8004466:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004468:	4b11      	ldr	r3, [pc, #68]	; (80044b0 <HAL_RCC_GetClockConfig+0x58>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f003 0203 	and.w	r2, r3, #3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004474:	4b0e      	ldr	r3, [pc, #56]	; (80044b0 <HAL_RCC_GetClockConfig+0x58>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004480:	4b0b      	ldr	r3, [pc, #44]	; (80044b0 <HAL_RCC_GetClockConfig+0x58>)
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800448c:	4b08      	ldr	r3, [pc, #32]	; (80044b0 <HAL_RCC_GetClockConfig+0x58>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	08db      	lsrs	r3, r3, #3
 8004492:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800449a:	4b06      	ldr	r3, [pc, #24]	; (80044b4 <HAL_RCC_GetClockConfig+0x5c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0207 	and.w	r2, r3, #7
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80044a6:	bf00      	nop
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bc80      	pop	{r7}
 80044ae:	4770      	bx	lr
 80044b0:	40021000 	.word	0x40021000
 80044b4:	40022000 	.word	0x40022000

080044b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b085      	sub	sp, #20
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80044c0:	4b0a      	ldr	r3, [pc, #40]	; (80044ec <RCC_Delay+0x34>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a0a      	ldr	r2, [pc, #40]	; (80044f0 <RCC_Delay+0x38>)
 80044c6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ca:	0a5b      	lsrs	r3, r3, #9
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	fb02 f303 	mul.w	r3, r2, r3
 80044d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80044d4:	bf00      	nop
  }
  while (Delay --);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	1e5a      	subs	r2, r3, #1
 80044da:	60fa      	str	r2, [r7, #12]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1f9      	bne.n	80044d4 <RCC_Delay+0x1c>
}
 80044e0:	bf00      	nop
 80044e2:	3714      	adds	r7, #20
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bc80      	pop	{r7}
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	2000000c 	.word	0x2000000c
 80044f0:	10624dd3 	.word	0x10624dd3

080044f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b086      	sub	sp, #24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	613b      	str	r3, [r7, #16]
 8004500:	2300      	movs	r3, #0
 8004502:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	d07d      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004510:	2300      	movs	r3, #0
 8004512:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004514:	4b4f      	ldr	r3, [pc, #316]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d10d      	bne.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004520:	4b4c      	ldr	r3, [pc, #304]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004522:	69db      	ldr	r3, [r3, #28]
 8004524:	4a4b      	ldr	r2, [pc, #300]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800452a:	61d3      	str	r3, [r2, #28]
 800452c:	4b49      	ldr	r3, [pc, #292]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800452e:	69db      	ldr	r3, [r3, #28]
 8004530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004534:	60bb      	str	r3, [r7, #8]
 8004536:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004538:	2301      	movs	r3, #1
 800453a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800453c:	4b46      	ldr	r3, [pc, #280]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004544:	2b00      	cmp	r3, #0
 8004546:	d118      	bne.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004548:	4b43      	ldr	r3, [pc, #268]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a42      	ldr	r2, [pc, #264]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800454e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004552:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004554:	f7fe faa2 	bl	8002a9c <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800455a:	e008      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800455c:	f7fe fa9e 	bl	8002a9c <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b64      	cmp	r3, #100	; 0x64
 8004568:	d901      	bls.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e06d      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456e:	4b3a      	ldr	r3, [pc, #232]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004576:	2b00      	cmp	r3, #0
 8004578:	d0f0      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800457a:	4b36      	ldr	r3, [pc, #216]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004582:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d02e      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	429a      	cmp	r2, r3
 8004596:	d027      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004598:	4b2e      	ldr	r3, [pc, #184]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045a0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045a2:	4b2e      	ldr	r3, [pc, #184]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80045a4:	2201      	movs	r2, #1
 80045a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045a8:	4b2c      	ldr	r3, [pc, #176]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80045ae:	4a29      	ldr	r2, [pc, #164]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d014      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045be:	f7fe fa6d 	bl	8002a9c <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c4:	e00a      	b.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045c6:	f7fe fa69 	bl	8002a9c <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d901      	bls.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e036      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045dc:	4b1d      	ldr	r3, [pc, #116]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d0ee      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045e8:	4b1a      	ldr	r3, [pc, #104]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	4917      	ldr	r1, [pc, #92]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80045fa:	7dfb      	ldrb	r3, [r7, #23]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d105      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004600:	4b14      	ldr	r3, [pc, #80]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004602:	69db      	ldr	r3, [r3, #28]
 8004604:	4a13      	ldr	r2, [pc, #76]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004606:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800460a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d008      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004618:	4b0e      	ldr	r3, [pc, #56]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	490b      	ldr	r1, [pc, #44]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004626:	4313      	orrs	r3, r2
 8004628:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0310 	and.w	r3, r3, #16
 8004632:	2b00      	cmp	r3, #0
 8004634:	d008      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004636:	4b07      	ldr	r3, [pc, #28]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	4904      	ldr	r1, [pc, #16]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004644:	4313      	orrs	r3, r2
 8004646:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3718      	adds	r7, #24
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40021000 	.word	0x40021000
 8004658:	40007000 	.word	0x40007000
 800465c:	42420440 	.word	0x42420440

08004660 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e041      	b.n	80046f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d106      	bne.n	800468c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7fd fbf4 	bl	8001e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2202      	movs	r2, #2
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3304      	adds	r3, #4
 800469c:	4619      	mov	r1, r3
 800469e:	4610      	mov	r0, r2
 80046a0:	f000 fc66 	bl	8004f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
	...

08004700 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d001      	beq.n	8004718 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e032      	b.n	800477e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a18      	ldr	r2, [pc, #96]	; (8004788 <HAL_TIM_Base_Start+0x88>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d00e      	beq.n	8004748 <HAL_TIM_Base_Start+0x48>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004732:	d009      	beq.n	8004748 <HAL_TIM_Base_Start+0x48>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a14      	ldr	r2, [pc, #80]	; (800478c <HAL_TIM_Base_Start+0x8c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d004      	beq.n	8004748 <HAL_TIM_Base_Start+0x48>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a13      	ldr	r2, [pc, #76]	; (8004790 <HAL_TIM_Base_Start+0x90>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d111      	bne.n	800476c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f003 0307 	and.w	r3, r3, #7
 8004752:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2b06      	cmp	r3, #6
 8004758:	d010      	beq.n	800477c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f042 0201 	orr.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800476a:	e007      	b.n	800477c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3714      	adds	r7, #20
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr
 8004788:	40012c00 	.word	0x40012c00
 800478c:	40000400 	.word	0x40000400
 8004790:	40000800 	.word	0x40000800

08004794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d001      	beq.n	80047ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e03a      	b.n	8004822 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2202      	movs	r2, #2
 80047b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68da      	ldr	r2, [r3, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f042 0201 	orr.w	r2, r2, #1
 80047c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a18      	ldr	r2, [pc, #96]	; (800482c <HAL_TIM_Base_Start_IT+0x98>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d00e      	beq.n	80047ec <HAL_TIM_Base_Start_IT+0x58>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d6:	d009      	beq.n	80047ec <HAL_TIM_Base_Start_IT+0x58>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a14      	ldr	r2, [pc, #80]	; (8004830 <HAL_TIM_Base_Start_IT+0x9c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d004      	beq.n	80047ec <HAL_TIM_Base_Start_IT+0x58>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a13      	ldr	r2, [pc, #76]	; (8004834 <HAL_TIM_Base_Start_IT+0xa0>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d111      	bne.n	8004810 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2b06      	cmp	r3, #6
 80047fc:	d010      	beq.n	8004820 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f042 0201 	orr.w	r2, r2, #1
 800480c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800480e:	e007      	b.n	8004820 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0201 	orr.w	r2, r2, #1
 800481e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	bc80      	pop	{r7}
 800482a:	4770      	bx	lr
 800482c:	40012c00 	.word	0x40012c00
 8004830:	40000400 	.word	0x40000400
 8004834:	40000800 	.word	0x40000800

08004838 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e041      	b.n	80048ce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d106      	bne.n	8004864 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 f839 	bl	80048d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2202      	movs	r2, #2
 8004868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3304      	adds	r3, #4
 8004874:	4619      	mov	r1, r3
 8004876:	4610      	mov	r0, r2
 8004878:	f000 fb7a 	bl	8004f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3708      	adds	r7, #8
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b083      	sub	sp, #12
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048de:	bf00      	nop
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bc80      	pop	{r7}
 80048e6:	4770      	bx	lr

080048e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d109      	bne.n	800490c <HAL_TIM_PWM_Start+0x24>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	2b01      	cmp	r3, #1
 8004902:	bf14      	ite	ne
 8004904:	2301      	movne	r3, #1
 8004906:	2300      	moveq	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	e022      	b.n	8004952 <HAL_TIM_PWM_Start+0x6a>
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	2b04      	cmp	r3, #4
 8004910:	d109      	bne.n	8004926 <HAL_TIM_PWM_Start+0x3e>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004918:	b2db      	uxtb	r3, r3
 800491a:	2b01      	cmp	r3, #1
 800491c:	bf14      	ite	ne
 800491e:	2301      	movne	r3, #1
 8004920:	2300      	moveq	r3, #0
 8004922:	b2db      	uxtb	r3, r3
 8004924:	e015      	b.n	8004952 <HAL_TIM_PWM_Start+0x6a>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	2b08      	cmp	r3, #8
 800492a:	d109      	bne.n	8004940 <HAL_TIM_PWM_Start+0x58>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004932:	b2db      	uxtb	r3, r3
 8004934:	2b01      	cmp	r3, #1
 8004936:	bf14      	ite	ne
 8004938:	2301      	movne	r3, #1
 800493a:	2300      	moveq	r3, #0
 800493c:	b2db      	uxtb	r3, r3
 800493e:	e008      	b.n	8004952 <HAL_TIM_PWM_Start+0x6a>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b01      	cmp	r3, #1
 800494a:	bf14      	ite	ne
 800494c:	2301      	movne	r3, #1
 800494e:	2300      	moveq	r3, #0
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d001      	beq.n	800495a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e05e      	b.n	8004a18 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d104      	bne.n	800496a <HAL_TIM_PWM_Start+0x82>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004968:	e013      	b.n	8004992 <HAL_TIM_PWM_Start+0xaa>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b04      	cmp	r3, #4
 800496e:	d104      	bne.n	800497a <HAL_TIM_PWM_Start+0x92>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2202      	movs	r2, #2
 8004974:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004978:	e00b      	b.n	8004992 <HAL_TIM_PWM_Start+0xaa>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d104      	bne.n	800498a <HAL_TIM_PWM_Start+0xa2>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004988:	e003      	b.n	8004992 <HAL_TIM_PWM_Start+0xaa>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2202      	movs	r2, #2
 800498e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2201      	movs	r2, #1
 8004998:	6839      	ldr	r1, [r7, #0]
 800499a:	4618      	mov	r0, r3
 800499c:	f000 fd68 	bl	8005470 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a1e      	ldr	r2, [pc, #120]	; (8004a20 <HAL_TIM_PWM_Start+0x138>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d107      	bne.n	80049ba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a18      	ldr	r2, [pc, #96]	; (8004a20 <HAL_TIM_PWM_Start+0x138>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d00e      	beq.n	80049e2 <HAL_TIM_PWM_Start+0xfa>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049cc:	d009      	beq.n	80049e2 <HAL_TIM_PWM_Start+0xfa>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a14      	ldr	r2, [pc, #80]	; (8004a24 <HAL_TIM_PWM_Start+0x13c>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d004      	beq.n	80049e2 <HAL_TIM_PWM_Start+0xfa>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a12      	ldr	r2, [pc, #72]	; (8004a28 <HAL_TIM_PWM_Start+0x140>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d111      	bne.n	8004a06 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f003 0307 	and.w	r3, r3, #7
 80049ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2b06      	cmp	r3, #6
 80049f2:	d010      	beq.n	8004a16 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f042 0201 	orr.w	r2, r2, #1
 8004a02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a04:	e007      	b.n	8004a16 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f042 0201 	orr.w	r2, r2, #1
 8004a14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40012c00 	.word	0x40012c00
 8004a24:	40000400 	.word	0x40000400
 8004a28:	40000800 	.word	0x40000800

08004a2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d122      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f003 0302 	and.w	r3, r3, #2
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d11b      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f06f 0202 	mvn.w	r2, #2
 8004a58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	f003 0303 	and.w	r3, r3, #3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 fa62 	bl	8004f38 <HAL_TIM_IC_CaptureCallback>
 8004a74:	e005      	b.n	8004a82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 fa55 	bl	8004f26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 fa64 	bl	8004f4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	f003 0304 	and.w	r3, r3, #4
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	d122      	bne.n	8004adc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d11b      	bne.n	8004adc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0204 	mvn.w	r2, #4
 8004aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 fa38 	bl	8004f38 <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 fa2b 	bl	8004f26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 fa3a 	bl	8004f4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d122      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d11b      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0208 	mvn.w	r2, #8
 8004b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2204      	movs	r2, #4
 8004b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 fa0e 	bl	8004f38 <HAL_TIM_IC_CaptureCallback>
 8004b1c:	e005      	b.n	8004b2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 fa01 	bl	8004f26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 fa10 	bl	8004f4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f003 0310 	and.w	r3, r3, #16
 8004b3a:	2b10      	cmp	r3, #16
 8004b3c:	d122      	bne.n	8004b84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	2b10      	cmp	r3, #16
 8004b4a:	d11b      	bne.n	8004b84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f06f 0210 	mvn.w	r2, #16
 8004b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2208      	movs	r2, #8
 8004b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f9e4 	bl	8004f38 <HAL_TIM_IC_CaptureCallback>
 8004b70:	e005      	b.n	8004b7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f9d7 	bl	8004f26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f9e6 	bl	8004f4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d10e      	bne.n	8004bb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d107      	bne.n	8004bb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0201 	mvn.w	r2, #1
 8004ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fd f8aa 	bl	8001d04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bba:	2b80      	cmp	r3, #128	; 0x80
 8004bbc:	d10e      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc8:	2b80      	cmp	r3, #128	; 0x80
 8004bca:	d107      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 fd26 	bl	8005628 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be6:	2b40      	cmp	r3, #64	; 0x40
 8004be8:	d10e      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf4:	2b40      	cmp	r3, #64	; 0x40
 8004bf6:	d107      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f9aa 	bl	8004f5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b20      	cmp	r3, #32
 8004c14:	d10e      	bne.n	8004c34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	f003 0320 	and.w	r3, r3, #32
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	d107      	bne.n	8004c34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f06f 0220 	mvn.w	r2, #32
 8004c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 fcf1 	bl	8005616 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c34:	bf00      	nop
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d101      	bne.n	8004c56 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004c52:	2302      	movs	r3, #2
 8004c54:	e0ac      	b.n	8004db0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b0c      	cmp	r3, #12
 8004c62:	f200 809f 	bhi.w	8004da4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004c66:	a201      	add	r2, pc, #4	; (adr r2, 8004c6c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6c:	08004ca1 	.word	0x08004ca1
 8004c70:	08004da5 	.word	0x08004da5
 8004c74:	08004da5 	.word	0x08004da5
 8004c78:	08004da5 	.word	0x08004da5
 8004c7c:	08004ce1 	.word	0x08004ce1
 8004c80:	08004da5 	.word	0x08004da5
 8004c84:	08004da5 	.word	0x08004da5
 8004c88:	08004da5 	.word	0x08004da5
 8004c8c:	08004d23 	.word	0x08004d23
 8004c90:	08004da5 	.word	0x08004da5
 8004c94:	08004da5 	.word	0x08004da5
 8004c98:	08004da5 	.word	0x08004da5
 8004c9c:	08004d63 	.word	0x08004d63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68b9      	ldr	r1, [r7, #8]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f000 f9c4 	bl	8005034 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	699a      	ldr	r2, [r3, #24]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f042 0208 	orr.w	r2, r2, #8
 8004cba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	699a      	ldr	r2, [r3, #24]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f022 0204 	bic.w	r2, r2, #4
 8004cca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	6999      	ldr	r1, [r3, #24]
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	691a      	ldr	r2, [r3, #16]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	619a      	str	r2, [r3, #24]
      break;
 8004cde:	e062      	b.n	8004da6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68b9      	ldr	r1, [r7, #8]
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f000 fa0a 	bl	8005100 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	699a      	ldr	r2, [r3, #24]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cfa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	699a      	ldr	r2, [r3, #24]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	6999      	ldr	r1, [r3, #24]
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	021a      	lsls	r2, r3, #8
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	619a      	str	r2, [r3, #24]
      break;
 8004d20:	e041      	b.n	8004da6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68b9      	ldr	r1, [r7, #8]
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f000 fa53 	bl	80051d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	69da      	ldr	r2, [r3, #28]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f042 0208 	orr.w	r2, r2, #8
 8004d3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69da      	ldr	r2, [r3, #28]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f022 0204 	bic.w	r2, r2, #4
 8004d4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	69d9      	ldr	r1, [r3, #28]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	691a      	ldr	r2, [r3, #16]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	61da      	str	r2, [r3, #28]
      break;
 8004d60:	e021      	b.n	8004da6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68b9      	ldr	r1, [r7, #8]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f000 fa9d 	bl	80052a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	69da      	ldr	r2, [r3, #28]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	69da      	ldr	r2, [r3, #28]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	69d9      	ldr	r1, [r3, #28]
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	021a      	lsls	r2, r3, #8
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	61da      	str	r2, [r3, #28]
      break;
 8004da2:	e000      	b.n	8004da6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004da4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d101      	bne.n	8004dd0 <HAL_TIM_ConfigClockSource+0x18>
 8004dcc:	2302      	movs	r3, #2
 8004dce:	e0a6      	b.n	8004f1e <HAL_TIM_ConfigClockSource+0x166>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2202      	movs	r2, #2
 8004ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004dee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004df6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b40      	cmp	r3, #64	; 0x40
 8004e06:	d067      	beq.n	8004ed8 <HAL_TIM_ConfigClockSource+0x120>
 8004e08:	2b40      	cmp	r3, #64	; 0x40
 8004e0a:	d80b      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x6c>
 8004e0c:	2b10      	cmp	r3, #16
 8004e0e:	d073      	beq.n	8004ef8 <HAL_TIM_ConfigClockSource+0x140>
 8004e10:	2b10      	cmp	r3, #16
 8004e12:	d802      	bhi.n	8004e1a <HAL_TIM_ConfigClockSource+0x62>
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d06f      	beq.n	8004ef8 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004e18:	e078      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e1a:	2b20      	cmp	r3, #32
 8004e1c:	d06c      	beq.n	8004ef8 <HAL_TIM_ConfigClockSource+0x140>
 8004e1e:	2b30      	cmp	r3, #48	; 0x30
 8004e20:	d06a      	beq.n	8004ef8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004e22:	e073      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e24:	2b70      	cmp	r3, #112	; 0x70
 8004e26:	d00d      	beq.n	8004e44 <HAL_TIM_ConfigClockSource+0x8c>
 8004e28:	2b70      	cmp	r3, #112	; 0x70
 8004e2a:	d804      	bhi.n	8004e36 <HAL_TIM_ConfigClockSource+0x7e>
 8004e2c:	2b50      	cmp	r3, #80	; 0x50
 8004e2e:	d033      	beq.n	8004e98 <HAL_TIM_ConfigClockSource+0xe0>
 8004e30:	2b60      	cmp	r3, #96	; 0x60
 8004e32:	d041      	beq.n	8004eb8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004e34:	e06a      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3a:	d066      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0x152>
 8004e3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e40:	d017      	beq.n	8004e72 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004e42:	e063      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6818      	ldr	r0, [r3, #0]
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	6899      	ldr	r1, [r3, #8]
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f000 faed 	bl	8005432 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e66:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	609a      	str	r2, [r3, #8]
      break;
 8004e70:	e04c      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6818      	ldr	r0, [r3, #0]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	6899      	ldr	r1, [r3, #8]
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	685a      	ldr	r2, [r3, #4]
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	f000 fad6 	bl	8005432 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	689a      	ldr	r2, [r3, #8]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e94:	609a      	str	r2, [r3, #8]
      break;
 8004e96:	e039      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6818      	ldr	r0, [r3, #0]
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	6859      	ldr	r1, [r3, #4]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	f000 fa4d 	bl	8005344 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	2150      	movs	r1, #80	; 0x50
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f000 faa4 	bl	80053fe <TIM_ITRx_SetConfig>
      break;
 8004eb6:	e029      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6818      	ldr	r0, [r3, #0]
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	6859      	ldr	r1, [r3, #4]
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	f000 fa6b 	bl	80053a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2160      	movs	r1, #96	; 0x60
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f000 fa94 	bl	80053fe <TIM_ITRx_SetConfig>
      break;
 8004ed6:	e019      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6818      	ldr	r0, [r3, #0]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	6859      	ldr	r1, [r3, #4]
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	f000 fa2d 	bl	8005344 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2140      	movs	r1, #64	; 0x40
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f000 fa84 	bl	80053fe <TIM_ITRx_SetConfig>
      break;
 8004ef6:	e009      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4619      	mov	r1, r3
 8004f02:	4610      	mov	r0, r2
 8004f04:	f000 fa7b 	bl	80053fe <TIM_ITRx_SetConfig>
        break;
 8004f08:	e000      	b.n	8004f0c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004f0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3710      	adds	r7, #16
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f26:	b480      	push	{r7}
 8004f28:	b083      	sub	sp, #12
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bc80      	pop	{r7}
 8004f36:	4770      	bx	lr

08004f38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f40:	bf00      	nop
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bc80      	pop	{r7}
 8004f48:	4770      	bx	lr

08004f4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b083      	sub	sp, #12
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f52:	bf00      	nop
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bc80      	pop	{r7}
 8004f5a:	4770      	bx	lr

08004f5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bc80      	pop	{r7}
 8004f6c:	4770      	bx	lr
	...

08004f70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a29      	ldr	r2, [pc, #164]	; (8005028 <TIM_Base_SetConfig+0xb8>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d00b      	beq.n	8004fa0 <TIM_Base_SetConfig+0x30>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f8e:	d007      	beq.n	8004fa0 <TIM_Base_SetConfig+0x30>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a26      	ldr	r2, [pc, #152]	; (800502c <TIM_Base_SetConfig+0xbc>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d003      	beq.n	8004fa0 <TIM_Base_SetConfig+0x30>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a25      	ldr	r2, [pc, #148]	; (8005030 <TIM_Base_SetConfig+0xc0>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d108      	bne.n	8004fb2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a1c      	ldr	r2, [pc, #112]	; (8005028 <TIM_Base_SetConfig+0xb8>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d00b      	beq.n	8004fd2 <TIM_Base_SetConfig+0x62>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fc0:	d007      	beq.n	8004fd2 <TIM_Base_SetConfig+0x62>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a19      	ldr	r2, [pc, #100]	; (800502c <TIM_Base_SetConfig+0xbc>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d003      	beq.n	8004fd2 <TIM_Base_SetConfig+0x62>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a18      	ldr	r2, [pc, #96]	; (8005030 <TIM_Base_SetConfig+0xc0>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d108      	bne.n	8004fe4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	68fa      	ldr	r2, [r7, #12]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a07      	ldr	r2, [pc, #28]	; (8005028 <TIM_Base_SetConfig+0xb8>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d103      	bne.n	8005018 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	691a      	ldr	r2, [r3, #16]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	615a      	str	r2, [r3, #20]
}
 800501e:	bf00      	nop
 8005020:	3714      	adds	r7, #20
 8005022:	46bd      	mov	sp, r7
 8005024:	bc80      	pop	{r7}
 8005026:	4770      	bx	lr
 8005028:	40012c00 	.word	0x40012c00
 800502c:	40000400 	.word	0x40000400
 8005030:	40000800 	.word	0x40000800

08005034 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005034:	b480      	push	{r7}
 8005036:	b087      	sub	sp, #28
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	f023 0201 	bic.w	r2, r3, #1
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f023 0303 	bic.w	r3, r3, #3
 800506a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68fa      	ldr	r2, [r7, #12]
 8005072:	4313      	orrs	r3, r2
 8005074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	f023 0302 	bic.w	r3, r3, #2
 800507c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a1c      	ldr	r2, [pc, #112]	; (80050fc <TIM_OC1_SetConfig+0xc8>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d10c      	bne.n	80050aa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f023 0308 	bic.w	r3, r3, #8
 8005096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	4313      	orrs	r3, r2
 80050a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f023 0304 	bic.w	r3, r3, #4
 80050a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a13      	ldr	r2, [pc, #76]	; (80050fc <TIM_OC1_SetConfig+0xc8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d111      	bne.n	80050d6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	697a      	ldr	r2, [r7, #20]
 80050ee:	621a      	str	r2, [r3, #32]
}
 80050f0:	bf00      	nop
 80050f2:	371c      	adds	r7, #28
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bc80      	pop	{r7}
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	40012c00 	.word	0x40012c00

08005100 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005100:	b480      	push	{r7}
 8005102:	b087      	sub	sp, #28
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	f023 0210 	bic.w	r2, r3, #16
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800512e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005136:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	021b      	lsls	r3, r3, #8
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	4313      	orrs	r3, r2
 8005142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	f023 0320 	bic.w	r3, r3, #32
 800514a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	011b      	lsls	r3, r3, #4
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	4313      	orrs	r3, r2
 8005156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	4a1d      	ldr	r2, [pc, #116]	; (80051d0 <TIM_OC2_SetConfig+0xd0>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d10d      	bne.n	800517c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005166:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	011b      	lsls	r3, r3, #4
 800516e:	697a      	ldr	r2, [r7, #20]
 8005170:	4313      	orrs	r3, r2
 8005172:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800517a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a14      	ldr	r2, [pc, #80]	; (80051d0 <TIM_OC2_SetConfig+0xd0>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d113      	bne.n	80051ac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800518a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005192:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	695b      	ldr	r3, [r3, #20]
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	4313      	orrs	r3, r2
 800519e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	621a      	str	r2, [r3, #32]
}
 80051c6:	bf00      	nop
 80051c8:	371c      	adds	r7, #28
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bc80      	pop	{r7}
 80051ce:	4770      	bx	lr
 80051d0:	40012c00 	.word	0x40012c00

080051d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f023 0303 	bic.w	r3, r3, #3
 800520a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	4313      	orrs	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800521c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	021b      	lsls	r3, r3, #8
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	4313      	orrs	r3, r2
 8005228:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a1d      	ldr	r2, [pc, #116]	; (80052a4 <TIM_OC3_SetConfig+0xd0>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d10d      	bne.n	800524e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005238:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	021b      	lsls	r3, r3, #8
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	4313      	orrs	r3, r2
 8005244:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800524c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a14      	ldr	r2, [pc, #80]	; (80052a4 <TIM_OC3_SetConfig+0xd0>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d113      	bne.n	800527e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800525c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005264:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	011b      	lsls	r3, r3, #4
 800526c:	693a      	ldr	r2, [r7, #16]
 800526e:	4313      	orrs	r3, r2
 8005270:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	693a      	ldr	r2, [r7, #16]
 800527a:	4313      	orrs	r3, r2
 800527c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	621a      	str	r2, [r3, #32]
}
 8005298:	bf00      	nop
 800529a:	371c      	adds	r7, #28
 800529c:	46bd      	mov	sp, r7
 800529e:	bc80      	pop	{r7}
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	40012c00 	.word	0x40012c00

080052a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b087      	sub	sp, #28
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	021b      	lsls	r3, r3, #8
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	031b      	lsls	r3, r3, #12
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a0f      	ldr	r2, [pc, #60]	; (8005340 <TIM_OC4_SetConfig+0x98>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d109      	bne.n	800531c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800530e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	695b      	ldr	r3, [r3, #20]
 8005314:	019b      	lsls	r3, r3, #6
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	4313      	orrs	r3, r2
 800531a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	697a      	ldr	r2, [r7, #20]
 8005320:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685a      	ldr	r2, [r3, #4]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	621a      	str	r2, [r3, #32]
}
 8005336:	bf00      	nop
 8005338:	371c      	adds	r7, #28
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr
 8005340:	40012c00 	.word	0x40012c00

08005344 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005344:	b480      	push	{r7}
 8005346:	b087      	sub	sp, #28
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	f023 0201 	bic.w	r2, r3, #1
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800536e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	011b      	lsls	r3, r3, #4
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	4313      	orrs	r3, r2
 8005378:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	f023 030a 	bic.w	r3, r3, #10
 8005380:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	4313      	orrs	r3, r2
 8005388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	693a      	ldr	r2, [r7, #16]
 800538e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	621a      	str	r2, [r3, #32]
}
 8005396:	bf00      	nop
 8005398:	371c      	adds	r7, #28
 800539a:	46bd      	mov	sp, r7
 800539c:	bc80      	pop	{r7}
 800539e:	4770      	bx	lr

080053a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b087      	sub	sp, #28
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	f023 0210 	bic.w	r2, r3, #16
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	699b      	ldr	r3, [r3, #24]
 80053bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80053ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	031b      	lsls	r3, r3, #12
 80053d0:	697a      	ldr	r2, [r7, #20]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80053dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	011b      	lsls	r3, r3, #4
 80053e2:	693a      	ldr	r2, [r7, #16]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	693a      	ldr	r2, [r7, #16]
 80053f2:	621a      	str	r2, [r3, #32]
}
 80053f4:	bf00      	nop
 80053f6:	371c      	adds	r7, #28
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bc80      	pop	{r7}
 80053fc:	4770      	bx	lr

080053fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053fe:	b480      	push	{r7}
 8005400:	b085      	sub	sp, #20
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
 8005406:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005414:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	4313      	orrs	r3, r2
 800541c:	f043 0307 	orr.w	r3, r3, #7
 8005420:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	609a      	str	r2, [r3, #8]
}
 8005428:	bf00      	nop
 800542a:	3714      	adds	r7, #20
 800542c:	46bd      	mov	sp, r7
 800542e:	bc80      	pop	{r7}
 8005430:	4770      	bx	lr

08005432 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005432:	b480      	push	{r7}
 8005434:	b087      	sub	sp, #28
 8005436:	af00      	add	r7, sp, #0
 8005438:	60f8      	str	r0, [r7, #12]
 800543a:	60b9      	str	r1, [r7, #8]
 800543c:	607a      	str	r2, [r7, #4]
 800543e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800544c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	021a      	lsls	r2, r3, #8
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	431a      	orrs	r2, r3
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	4313      	orrs	r3, r2
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	609a      	str	r2, [r3, #8]
}
 8005466:	bf00      	nop
 8005468:	371c      	adds	r7, #28
 800546a:	46bd      	mov	sp, r7
 800546c:	bc80      	pop	{r7}
 800546e:	4770      	bx	lr

08005470 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005470:	b480      	push	{r7}
 8005472:	b087      	sub	sp, #28
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	f003 031f 	and.w	r3, r3, #31
 8005482:	2201      	movs	r2, #1
 8005484:	fa02 f303 	lsl.w	r3, r2, r3
 8005488:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6a1a      	ldr	r2, [r3, #32]
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	43db      	mvns	r3, r3
 8005492:	401a      	ands	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6a1a      	ldr	r2, [r3, #32]
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	f003 031f 	and.w	r3, r3, #31
 80054a2:	6879      	ldr	r1, [r7, #4]
 80054a4:	fa01 f303 	lsl.w	r3, r1, r3
 80054a8:	431a      	orrs	r2, r3
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	621a      	str	r2, [r3, #32]
}
 80054ae:	bf00      	nop
 80054b0:	371c      	adds	r7, #28
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bc80      	pop	{r7}
 80054b6:	4770      	bx	lr

080054b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d101      	bne.n	80054d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054cc:	2302      	movs	r3, #2
 80054ce:	e046      	b.n	800555e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68fa      	ldr	r2, [r7, #12]
 8005508:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a16      	ldr	r2, [pc, #88]	; (8005568 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d00e      	beq.n	8005532 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800551c:	d009      	beq.n	8005532 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a12      	ldr	r2, [pc, #72]	; (800556c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d004      	beq.n	8005532 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a10      	ldr	r2, [pc, #64]	; (8005570 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d10c      	bne.n	800554c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005538:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	68ba      	ldr	r2, [r7, #8]
 8005540:	4313      	orrs	r3, r2
 8005542:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68ba      	ldr	r2, [r7, #8]
 800554a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3714      	adds	r7, #20
 8005562:	46bd      	mov	sp, r7
 8005564:	bc80      	pop	{r7}
 8005566:	4770      	bx	lr
 8005568:	40012c00 	.word	0x40012c00
 800556c:	40000400 	.word	0x40000400
 8005570:	40000800 	.word	0x40000800

08005574 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800557e:	2300      	movs	r3, #0
 8005580:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005588:	2b01      	cmp	r3, #1
 800558a:	d101      	bne.n	8005590 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800558c:	2302      	movs	r3, #2
 800558e:	e03d      	b.n	800560c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	4313      	orrs	r3, r2
 80055dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	3714      	adds	r7, #20
 8005610:	46bd      	mov	sp, r7
 8005612:	bc80      	pop	{r7}
 8005614:	4770      	bx	lr

08005616 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005616:	b480      	push	{r7}
 8005618:	b083      	sub	sp, #12
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800561e:	bf00      	nop
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	bc80      	pop	{r7}
 8005626:	4770      	bx	lr

08005628 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	bc80      	pop	{r7}
 8005638:	4770      	bx	lr

0800563a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800563a:	b580      	push	{r7, lr}
 800563c:	b082      	sub	sp, #8
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e03f      	b.n	80056cc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005652:	b2db      	uxtb	r3, r3
 8005654:	2b00      	cmp	r3, #0
 8005656:	d106      	bne.n	8005666 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f7fc fd2f 	bl	80020c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2224      	movs	r2, #36	; 0x24
 800566a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68da      	ldr	r2, [r3, #12]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800567c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 fb82 	bl	8005d88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	691a      	ldr	r2, [r3, #16]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005692:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	695a      	ldr	r2, [r3, #20]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056a2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056b2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2220      	movs	r2, #32
 80056be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2220      	movs	r2, #32
 80056c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3708      	adds	r7, #8
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b08a      	sub	sp, #40	; 0x28
 80056d8:	af02      	add	r7, sp, #8
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	603b      	str	r3, [r7, #0]
 80056e0:	4613      	mov	r3, r2
 80056e2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b20      	cmp	r3, #32
 80056f2:	d17c      	bne.n	80057ee <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d002      	beq.n	8005700 <HAL_UART_Transmit+0x2c>
 80056fa:	88fb      	ldrh	r3, [r7, #6]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d101      	bne.n	8005704 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e075      	b.n	80057f0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800570a:	2b01      	cmp	r3, #1
 800570c:	d101      	bne.n	8005712 <HAL_UART_Transmit+0x3e>
 800570e:	2302      	movs	r3, #2
 8005710:	e06e      	b.n	80057f0 <HAL_UART_Transmit+0x11c>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2221      	movs	r2, #33	; 0x21
 8005724:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005728:	f7fd f9b8 	bl	8002a9c <HAL_GetTick>
 800572c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	88fa      	ldrh	r2, [r7, #6]
 8005732:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	88fa      	ldrh	r2, [r7, #6]
 8005738:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005742:	d108      	bne.n	8005756 <HAL_UART_Transmit+0x82>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d104      	bne.n	8005756 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800574c:	2300      	movs	r3, #0
 800574e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	61bb      	str	r3, [r7, #24]
 8005754:	e003      	b.n	800575e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800575a:	2300      	movs	r3, #0
 800575c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005766:	e02a      	b.n	80057be <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	9300      	str	r3, [sp, #0]
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	2200      	movs	r2, #0
 8005770:	2180      	movs	r1, #128	; 0x80
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f000 f9a6 	bl	8005ac4 <UART_WaitOnFlagUntilTimeout>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e036      	b.n	80057f0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d10b      	bne.n	80057a0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005788:	69bb      	ldr	r3, [r7, #24]
 800578a:	881b      	ldrh	r3, [r3, #0]
 800578c:	461a      	mov	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005796:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	3302      	adds	r3, #2
 800579c:	61bb      	str	r3, [r7, #24]
 800579e:	e007      	b.n	80057b0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057a0:	69fb      	ldr	r3, [r7, #28]
 80057a2:	781a      	ldrb	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	3301      	adds	r3, #1
 80057ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	3b01      	subs	r3, #1
 80057b8:	b29a      	uxth	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1cf      	bne.n	8005768 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	9300      	str	r3, [sp, #0]
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	2200      	movs	r2, #0
 80057d0:	2140      	movs	r1, #64	; 0x40
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f000 f976 	bl	8005ac4 <UART_WaitOnFlagUntilTimeout>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d001      	beq.n	80057e2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e006      	b.n	80057f0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2220      	movs	r2, #32
 80057e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80057ea:	2300      	movs	r3, #0
 80057ec:	e000      	b.n	80057f0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80057ee:	2302      	movs	r3, #2
  }
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3720      	adds	r7, #32
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	4613      	mov	r3, r2
 8005804:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800580c:	b2db      	uxtb	r3, r3
 800580e:	2b20      	cmp	r3, #32
 8005810:	d140      	bne.n	8005894 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d002      	beq.n	800581e <HAL_UART_Receive_IT+0x26>
 8005818:	88fb      	ldrh	r3, [r7, #6]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d101      	bne.n	8005822 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e039      	b.n	8005896 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005828:	2b01      	cmp	r3, #1
 800582a:	d101      	bne.n	8005830 <HAL_UART_Receive_IT+0x38>
 800582c:	2302      	movs	r3, #2
 800582e:	e032      	b.n	8005896 <HAL_UART_Receive_IT+0x9e>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	88fa      	ldrh	r2, [r7, #6]
 8005842:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	88fa      	ldrh	r2, [r7, #6]
 8005848:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2222      	movs	r2, #34	; 0x22
 8005854:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800586e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	695a      	ldr	r2, [r3, #20]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f042 0201 	orr.w	r2, r2, #1
 800587e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68da      	ldr	r2, [r3, #12]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f042 0220 	orr.w	r2, r2, #32
 800588e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005890:	2300      	movs	r3, #0
 8005892:	e000      	b.n	8005896 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005894:	2302      	movs	r3, #2
  }
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	bc80      	pop	{r7}
 800589e:	4770      	bx	lr

080058a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b088      	sub	sp, #32
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80058c0:	2300      	movs	r3, #0
 80058c2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80058c4:	2300      	movs	r3, #0
 80058c6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	f003 030f 	and.w	r3, r3, #15
 80058ce:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d10d      	bne.n	80058f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	f003 0320 	and.w	r3, r3, #32
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d008      	beq.n	80058f2 <HAL_UART_IRQHandler+0x52>
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	f003 0320 	and.w	r3, r3, #32
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d003      	beq.n	80058f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f9cc 	bl	8005c88 <UART_Receive_IT>
      return;
 80058f0:	e0d1      	b.n	8005a96 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 80b0 	beq.w	8005a5a <HAL_UART_IRQHandler+0x1ba>
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f003 0301 	and.w	r3, r3, #1
 8005900:	2b00      	cmp	r3, #0
 8005902:	d105      	bne.n	8005910 <HAL_UART_IRQHandler+0x70>
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800590a:	2b00      	cmp	r3, #0
 800590c:	f000 80a5 	beq.w	8005a5a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00a      	beq.n	8005930 <HAL_UART_IRQHandler+0x90>
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005920:	2b00      	cmp	r3, #0
 8005922:	d005      	beq.n	8005930 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005928:	f043 0201 	orr.w	r2, r3, #1
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	f003 0304 	and.w	r3, r3, #4
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00a      	beq.n	8005950 <HAL_UART_IRQHandler+0xb0>
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f003 0301 	and.w	r3, r3, #1
 8005940:	2b00      	cmp	r3, #0
 8005942:	d005      	beq.n	8005950 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005948:	f043 0202 	orr.w	r2, r3, #2
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	f003 0302 	and.w	r3, r3, #2
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00a      	beq.n	8005970 <HAL_UART_IRQHandler+0xd0>
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	f003 0301 	and.w	r3, r3, #1
 8005960:	2b00      	cmp	r3, #0
 8005962:	d005      	beq.n	8005970 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005968:	f043 0204 	orr.w	r2, r3, #4
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	f003 0308 	and.w	r3, r3, #8
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00f      	beq.n	800599a <HAL_UART_IRQHandler+0xfa>
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	f003 0320 	and.w	r3, r3, #32
 8005980:	2b00      	cmp	r3, #0
 8005982:	d104      	bne.n	800598e <HAL_UART_IRQHandler+0xee>
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	f003 0301 	and.w	r3, r3, #1
 800598a:	2b00      	cmp	r3, #0
 800598c:	d005      	beq.n	800599a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005992:	f043 0208 	orr.w	r2, r3, #8
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d078      	beq.n	8005a94 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	f003 0320 	and.w	r3, r3, #32
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d007      	beq.n	80059bc <HAL_UART_IRQHandler+0x11c>
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	f003 0320 	and.w	r3, r3, #32
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d002      	beq.n	80059bc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 f966 	bl	8005c88 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	bf14      	ite	ne
 80059ca:	2301      	movne	r3, #1
 80059cc:	2300      	moveq	r3, #0
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059d6:	f003 0308 	and.w	r3, r3, #8
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d102      	bne.n	80059e4 <HAL_UART_IRQHandler+0x144>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d031      	beq.n	8005a48 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 f8b7 	bl	8005b58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	695b      	ldr	r3, [r3, #20]
 80059f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d023      	beq.n	8005a40 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	695a      	ldr	r2, [r3, #20]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a06:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d013      	beq.n	8005a38 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a14:	4a21      	ldr	r2, [pc, #132]	; (8005a9c <HAL_UART_IRQHandler+0x1fc>)
 8005a16:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7fd fe01 	bl	8003624 <HAL_DMA_Abort_IT>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d016      	beq.n	8005a56 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a32:	4610      	mov	r0, r2
 8005a34:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a36:	e00e      	b.n	8005a56 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 f83a 	bl	8005ab2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a3e:	e00a      	b.n	8005a56 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f836 	bl	8005ab2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a46:	e006      	b.n	8005a56 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 f832 	bl	8005ab2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005a54:	e01e      	b.n	8005a94 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a56:	bf00      	nop
    return;
 8005a58:	e01c      	b.n	8005a94 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d008      	beq.n	8005a76 <HAL_UART_IRQHandler+0x1d6>
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f8a3 	bl	8005bba <UART_Transmit_IT>
    return;
 8005a74:	e00f      	b.n	8005a96 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00a      	beq.n	8005a96 <HAL_UART_IRQHandler+0x1f6>
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d005      	beq.n	8005a96 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 f8e4 	bl	8005c58 <UART_EndTransmit_IT>
    return;
 8005a90:	bf00      	nop
 8005a92:	e000      	b.n	8005a96 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005a94:	bf00      	nop
  }
}
 8005a96:	3720      	adds	r7, #32
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	08005b93 	.word	0x08005b93

08005aa0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bc80      	pop	{r7}
 8005ab0:	4770      	bx	lr

08005ab2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ab2:	b480      	push	{r7}
 8005ab4:	b083      	sub	sp, #12
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bc80      	pop	{r7}
 8005ac2:	4770      	bx	lr

08005ac4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ad4:	e02c      	b.n	8005b30 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ad6:	69bb      	ldr	r3, [r7, #24]
 8005ad8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005adc:	d028      	beq.n	8005b30 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ade:	69bb      	ldr	r3, [r7, #24]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d007      	beq.n	8005af4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ae4:	f7fc ffda 	bl	8002a9c <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	69ba      	ldr	r2, [r7, #24]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d21d      	bcs.n	8005b30 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68da      	ldr	r2, [r3, #12]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005b02:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	695a      	ldr	r2, [r3, #20]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 0201 	bic.w	r2, r2, #1
 8005b12:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2220      	movs	r2, #32
 8005b18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2220      	movs	r2, #32
 8005b20:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e00f      	b.n	8005b50 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	4013      	ands	r3, r2
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	bf0c      	ite	eq
 8005b40:	2301      	moveq	r3, #1
 8005b42:	2300      	movne	r3, #0
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	461a      	mov	r2, r3
 8005b48:	79fb      	ldrb	r3, [r7, #7]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d0c3      	beq.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3710      	adds	r7, #16
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b6e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	695a      	ldr	r2, [r3, #20]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0201 	bic.w	r2, r2, #1
 8005b7e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2220      	movs	r2, #32
 8005b84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005b88:	bf00      	nop
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bc80      	pop	{r7}
 8005b90:	4770      	bx	lr

08005b92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b92:	b580      	push	{r7, lr}
 8005b94:	b084      	sub	sp, #16
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005bac:	68f8      	ldr	r0, [r7, #12]
 8005bae:	f7ff ff80 	bl	8005ab2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bb2:	bf00      	nop
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b085      	sub	sp, #20
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b21      	cmp	r3, #33	; 0x21
 8005bcc:	d13e      	bne.n	8005c4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bd6:	d114      	bne.n	8005c02 <UART_Transmit_IT+0x48>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d110      	bne.n	8005c02 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a1b      	ldr	r3, [r3, #32]
 8005be4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	881b      	ldrh	r3, [r3, #0]
 8005bea:	461a      	mov	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bf4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	1c9a      	adds	r2, r3, #2
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	621a      	str	r2, [r3, #32]
 8005c00:	e008      	b.n	8005c14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	1c59      	adds	r1, r3, #1
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	6211      	str	r1, [r2, #32]
 8005c0c:	781a      	ldrb	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	4619      	mov	r1, r3
 8005c22:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10f      	bne.n	8005c48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68da      	ldr	r2, [r3, #12]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68da      	ldr	r2, [r3, #12]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	e000      	b.n	8005c4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c4c:	2302      	movs	r3, #2
  }
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3714      	adds	r7, #20
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bc80      	pop	{r7}
 8005c56:	4770      	bx	lr

08005c58 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68da      	ldr	r2, [r3, #12]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c6e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2220      	movs	r2, #32
 8005c74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f7ff ff11 	bl	8005aa0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3708      	adds	r7, #8
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	2b22      	cmp	r3, #34	; 0x22
 8005c9a:	d170      	bne.n	8005d7e <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ca4:	d117      	bne.n	8005cd6 <UART_Receive_IT+0x4e>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d113      	bne.n	8005cd6 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cb6:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cce:	1c9a      	adds	r2, r3, #2
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	629a      	str	r2, [r3, #40]	; 0x28
 8005cd4:	e026      	b.n	8005d24 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cda:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ce8:	d007      	beq.n	8005cfa <UART_Receive_IT+0x72>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10a      	bne.n	8005d08 <UART_Receive_IT+0x80>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	691b      	ldr	r3, [r3, #16]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d106      	bne.n	8005d08 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	701a      	strb	r2, [r3, #0]
 8005d06:	e008      	b.n	8005d1a <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d14:	b2da      	uxtb	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d1e:	1c5a      	adds	r2, r3, #1
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	4619      	mov	r1, r3
 8005d32:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d120      	bne.n	8005d7a <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68da      	ldr	r2, [r3, #12]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f022 0220 	bic.w	r2, r2, #32
 8005d46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	695a      	ldr	r2, [r3, #20]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f022 0201 	bic.w	r2, r2, #1
 8005d66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f7fa ff17 	bl	8000ba4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005d76:	2300      	movs	r3, #0
 8005d78:	e002      	b.n	8005d80 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	e000      	b.n	8005d80 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8005d7e:	2302      	movs	r3, #2
  }
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	68da      	ldr	r2, [r3, #12]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	430a      	orrs	r2, r1
 8005da4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	689a      	ldr	r2, [r3, #8]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	431a      	orrs	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005dc2:	f023 030c 	bic.w	r3, r3, #12
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	6812      	ldr	r2, [r2, #0]
 8005dca:	68b9      	ldr	r1, [r7, #8]
 8005dcc:	430b      	orrs	r3, r1
 8005dce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	699a      	ldr	r2, [r3, #24]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a2c      	ldr	r2, [pc, #176]	; (8005e9c <UART_SetConfig+0x114>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d103      	bne.n	8005df8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005df0:	f7fe fb1e 	bl	8004430 <HAL_RCC_GetPCLK2Freq>
 8005df4:	60f8      	str	r0, [r7, #12]
 8005df6:	e002      	b.n	8005dfe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005df8:	f7fe fb06 	bl	8004408 <HAL_RCC_GetPCLK1Freq>
 8005dfc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	4613      	mov	r3, r2
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	4413      	add	r3, r2
 8005e06:	009a      	lsls	r2, r3, #2
 8005e08:	441a      	add	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e14:	4a22      	ldr	r2, [pc, #136]	; (8005ea0 <UART_SetConfig+0x118>)
 8005e16:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1a:	095b      	lsrs	r3, r3, #5
 8005e1c:	0119      	lsls	r1, r3, #4
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	4613      	mov	r3, r2
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	4413      	add	r3, r2
 8005e26:	009a      	lsls	r2, r3, #2
 8005e28:	441a      	add	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e34:	4b1a      	ldr	r3, [pc, #104]	; (8005ea0 <UART_SetConfig+0x118>)
 8005e36:	fba3 0302 	umull	r0, r3, r3, r2
 8005e3a:	095b      	lsrs	r3, r3, #5
 8005e3c:	2064      	movs	r0, #100	; 0x64
 8005e3e:	fb00 f303 	mul.w	r3, r0, r3
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	011b      	lsls	r3, r3, #4
 8005e46:	3332      	adds	r3, #50	; 0x32
 8005e48:	4a15      	ldr	r2, [pc, #84]	; (8005ea0 <UART_SetConfig+0x118>)
 8005e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4e:	095b      	lsrs	r3, r3, #5
 8005e50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e54:	4419      	add	r1, r3
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	4613      	mov	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	4413      	add	r3, r2
 8005e5e:	009a      	lsls	r2, r3, #2
 8005e60:	441a      	add	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e6c:	4b0c      	ldr	r3, [pc, #48]	; (8005ea0 <UART_SetConfig+0x118>)
 8005e6e:	fba3 0302 	umull	r0, r3, r3, r2
 8005e72:	095b      	lsrs	r3, r3, #5
 8005e74:	2064      	movs	r0, #100	; 0x64
 8005e76:	fb00 f303 	mul.w	r3, r0, r3
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	011b      	lsls	r3, r3, #4
 8005e7e:	3332      	adds	r3, #50	; 0x32
 8005e80:	4a07      	ldr	r2, [pc, #28]	; (8005ea0 <UART_SetConfig+0x118>)
 8005e82:	fba2 2303 	umull	r2, r3, r2, r3
 8005e86:	095b      	lsrs	r3, r3, #5
 8005e88:	f003 020f 	and.w	r2, r3, #15
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	440a      	add	r2, r1
 8005e92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e94:	bf00      	nop
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	40013800 	.word	0x40013800
 8005ea0:	51eb851f 	.word	0x51eb851f

08005ea4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b085      	sub	sp, #20
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	4603      	mov	r3, r0
 8005eac:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005eb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005eb6:	2b84      	cmp	r3, #132	; 0x84
 8005eb8:	d005      	beq.n	8005ec6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005eba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	3303      	adds	r3, #3
 8005ec4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3714      	adds	r7, #20
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bc80      	pop	{r7}
 8005ed0:	4770      	bx	lr

08005ed2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ed8:	f3ef 8305 	mrs	r3, IPSR
 8005edc:	607b      	str	r3, [r7, #4]
  return(result);
 8005ede:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	bf14      	ite	ne
 8005ee4:	2301      	movne	r3, #1
 8005ee6:	2300      	moveq	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bc80      	pop	{r7}
 8005ef2:	4770      	bx	lr

08005ef4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005ef8:	f001 fb32 	bl	8007560 <vTaskStartScheduler>
  
  return osOK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005f02:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f04:	b089      	sub	sp, #36	; 0x24
 8005f06:	af04      	add	r7, sp, #16
 8005f08:	6078      	str	r0, [r7, #4]
 8005f0a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	695b      	ldr	r3, [r3, #20]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d020      	beq.n	8005f56 <osThreadCreate+0x54>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d01c      	beq.n	8005f56 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685c      	ldr	r4, [r3, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681d      	ldr	r5, [r3, #0]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	691e      	ldr	r6, [r3, #16]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7ff ffb8 	bl	8005ea4 <makeFreeRtosPriority>
 8005f34:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f3e:	9202      	str	r2, [sp, #8]
 8005f40:	9301      	str	r3, [sp, #4]
 8005f42:	9100      	str	r1, [sp, #0]
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	4632      	mov	r2, r6
 8005f48:	4629      	mov	r1, r5
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	f001 f94e 	bl	80071ec <xTaskCreateStatic>
 8005f50:	4603      	mov	r3, r0
 8005f52:	60fb      	str	r3, [r7, #12]
 8005f54:	e01c      	b.n	8005f90 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685c      	ldr	r4, [r3, #4]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f62:	b29e      	uxth	r6, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7ff ff9a 	bl	8005ea4 <makeFreeRtosPriority>
 8005f70:	4602      	mov	r2, r0
 8005f72:	f107 030c 	add.w	r3, r7, #12
 8005f76:	9301      	str	r3, [sp, #4]
 8005f78:	9200      	str	r2, [sp, #0]
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	4632      	mov	r2, r6
 8005f7e:	4629      	mov	r1, r5
 8005f80:	4620      	mov	r0, r4
 8005f82:	f001 f98c 	bl	800729e <xTaskCreate>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d001      	beq.n	8005f90 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	e000      	b.n	8005f92 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005f90:	68fb      	ldr	r3, [r7, #12]
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3714      	adds	r7, #20
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005f9a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b084      	sub	sp, #16
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d001      	beq.n	8005fb0 <osDelay+0x16>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	e000      	b.n	8005fb2 <osDelay+0x18>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f001 faa0 	bl	80074f8 <vTaskDelay>
  
  return osOK;
 8005fb8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
	...

08005fc4 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af02      	add	r7, sp, #8
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	460b      	mov	r3, r1
 8005fce:	607a      	str	r2, [r7, #4]
 8005fd0:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d013      	beq.n	8006002 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 8005fda:	7afb      	ldrb	r3, [r7, #11]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d101      	bne.n	8005fe4 <osTimerCreate+0x20>
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	e000      	b.n	8005fe6 <osTimerCreate+0x22>
 8005fe4:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8005fee:	9201      	str	r2, [sp, #4]
 8005ff0:	9300      	str	r3, [sp, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	460a      	mov	r2, r1
 8005ff6:	2101      	movs	r1, #1
 8005ff8:	480b      	ldr	r0, [pc, #44]	; (8006028 <osTimerCreate+0x64>)
 8005ffa:	f002 f994 	bl	8008326 <xTimerCreateStatic>
 8005ffe:	4603      	mov	r3, r0
 8006000:	e00e      	b.n	8006020 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 8006002:	7afb      	ldrb	r3, [r7, #11]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d101      	bne.n	800600c <osTimerCreate+0x48>
 8006008:	2201      	movs	r2, #1
 800600a:	e000      	b.n	800600e <osTimerCreate+0x4a>
 800600c:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 8006012:	9300      	str	r3, [sp, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2101      	movs	r1, #1
 8006018:	4803      	ldr	r0, [pc, #12]	; (8006028 <osTimerCreate+0x64>)
 800601a:	f002 f963 	bl	80082e4 <xTimerCreate>
 800601e:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8006020:	4618      	mov	r0, r3
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	08009bd8 	.word	0x08009bd8

0800602c <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b088      	sub	sp, #32
 8006030:	af02      	add	r7, sp, #8
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8006036:	2300      	movs	r3, #0
 8006038:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 800603a:	2300      	movs	r3, #0
 800603c:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d101      	bne.n	800604c <osTimerStart+0x20>
    ticks = 1;
 8006048:	2301      	movs	r3, #1
 800604a:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 800604c:	f7ff ff41 	bl	8005ed2 <inHandlerMode>
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d01b      	beq.n	800608e <osTimerStart+0x62>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8006056:	f107 020c 	add.w	r2, r7, #12
 800605a:	2300      	movs	r3, #0
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	4613      	mov	r3, r2
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	2109      	movs	r1, #9
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f002 f9cb 	bl	8008400 <xTimerGenericCommand>
 800606a:	4603      	mov	r3, r0
 800606c:	2b01      	cmp	r3, #1
 800606e:	d002      	beq.n	8006076 <osTimerStart+0x4a>
    {
      result = osErrorOS;
 8006070:	23ff      	movs	r3, #255	; 0xff
 8006072:	617b      	str	r3, [r7, #20]
 8006074:	e018      	b.n	80060a8 <osTimerStart+0x7c>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d015      	beq.n	80060a8 <osTimerStart+0x7c>
 800607c:	4b0d      	ldr	r3, [pc, #52]	; (80060b4 <osTimerStart+0x88>)
 800607e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006082:	601a      	str	r2, [r3, #0]
 8006084:	f3bf 8f4f 	dsb	sy
 8006088:	f3bf 8f6f 	isb	sy
 800608c:	e00c      	b.n	80060a8 <osTimerStart+0x7c>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 800608e:	2300      	movs	r3, #0
 8006090:	9300      	str	r3, [sp, #0]
 8006092:	2300      	movs	r3, #0
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	2104      	movs	r1, #4
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f002 f9b1 	bl	8008400 <xTimerGenericCommand>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d001      	beq.n	80060a8 <osTimerStart+0x7c>
      result = osErrorOS;
 80060a4:	23ff      	movs	r3, #255	; 0xff
 80060a6:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 80060a8:	697b      	ldr	r3, [r7, #20]
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3718      	adds	r7, #24
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	e000ed04 	.word	0xe000ed04

080060b8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b086      	sub	sp, #24
 80060bc:	af02      	add	r7, sp, #8
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d010      	beq.n	80060ec <osSemaphoreCreate+0x34>
    if (count == 1) {
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d10b      	bne.n	80060e8 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	2303      	movs	r3, #3
 80060d6:	9300      	str	r3, [sp, #0]
 80060d8:	4613      	mov	r3, r2
 80060da:	2200      	movs	r2, #0
 80060dc:	2100      	movs	r1, #0
 80060de:	2001      	movs	r0, #1
 80060e0:	f000 f9ba 	bl	8006458 <xQueueGenericCreateStatic>
 80060e4:	4603      	mov	r3, r0
 80060e6:	e016      	b.n	8006116 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80060e8:	2300      	movs	r3, #0
 80060ea:	e014      	b.n	8006116 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d110      	bne.n	8006114 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 80060f2:	2203      	movs	r2, #3
 80060f4:	2100      	movs	r1, #0
 80060f6:	2001      	movs	r0, #1
 80060f8:	f000 fa20 	bl	800653c <xQueueGenericCreate>
 80060fc:	60f8      	str	r0, [r7, #12]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d005      	beq.n	8006110 <osSemaphoreCreate+0x58>
 8006104:	2300      	movs	r3, #0
 8006106:	2200      	movs	r2, #0
 8006108:	2100      	movs	r1, #0
 800610a:	68f8      	ldr	r0, [r7, #12]
 800610c:	f000 fa72 	bl	80065f4 <xQueueGenericSend>
      return sema;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	e000      	b.n	8006116 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8006114:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8006116:	4618      	mov	r0, r3
 8006118:	3710      	adds	r7, #16
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
	...

08006120 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800612a:	2300      	movs	r3, #0
 800612c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d101      	bne.n	8006138 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8006134:	2380      	movs	r3, #128	; 0x80
 8006136:	e03a      	b.n	80061ae <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8006138:	2300      	movs	r3, #0
 800613a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006142:	d103      	bne.n	800614c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8006144:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006148:	60fb      	str	r3, [r7, #12]
 800614a:	e009      	b.n	8006160 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d006      	beq.n	8006160 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d101      	bne.n	8006160 <osSemaphoreWait+0x40>
      ticks = 1;
 800615c:	2301      	movs	r3, #1
 800615e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006160:	f7ff feb7 	bl	8005ed2 <inHandlerMode>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d017      	beq.n	800619a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800616a:	f107 0308 	add.w	r3, r7, #8
 800616e:	461a      	mov	r2, r3
 8006170:	2100      	movs	r1, #0
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f000 fe3a 	bl	8006dec <xQueueReceiveFromISR>
 8006178:	4603      	mov	r3, r0
 800617a:	2b01      	cmp	r3, #1
 800617c:	d001      	beq.n	8006182 <osSemaphoreWait+0x62>
      return osErrorOS;
 800617e:	23ff      	movs	r3, #255	; 0xff
 8006180:	e015      	b.n	80061ae <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d011      	beq.n	80061ac <osSemaphoreWait+0x8c>
 8006188:	4b0b      	ldr	r3, [pc, #44]	; (80061b8 <osSemaphoreWait+0x98>)
 800618a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800618e:	601a      	str	r2, [r3, #0]
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	f3bf 8f6f 	isb	sy
 8006198:	e008      	b.n	80061ac <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800619a:	68f9      	ldr	r1, [r7, #12]
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 fd1d 	bl	8006bdc <xQueueSemaphoreTake>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d001      	beq.n	80061ac <osSemaphoreWait+0x8c>
    return osErrorOS;
 80061a8:	23ff      	movs	r3, #255	; 0xff
 80061aa:	e000      	b.n	80061ae <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80061ac:	2300      	movs	r3, #0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	e000ed04 	.word	0xe000ed04

080061bc <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80061c4:	2300      	movs	r3, #0
 80061c6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80061c8:	2300      	movs	r3, #0
 80061ca:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80061cc:	f7ff fe81 	bl	8005ed2 <inHandlerMode>
 80061d0:	4603      	mov	r3, r0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d016      	beq.n	8006204 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80061d6:	f107 0308 	add.w	r3, r7, #8
 80061da:	4619      	mov	r1, r3
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 fb97 	bl	8006910 <xQueueGiveFromISR>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d001      	beq.n	80061ec <osSemaphoreRelease+0x30>
      return osErrorOS;
 80061e8:	23ff      	movs	r3, #255	; 0xff
 80061ea:	e017      	b.n	800621c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d013      	beq.n	800621a <osSemaphoreRelease+0x5e>
 80061f2:	4b0c      	ldr	r3, [pc, #48]	; (8006224 <osSemaphoreRelease+0x68>)
 80061f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061f8:	601a      	str	r2, [r3, #0]
 80061fa:	f3bf 8f4f 	dsb	sy
 80061fe:	f3bf 8f6f 	isb	sy
 8006202:	e00a      	b.n	800621a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006204:	2300      	movs	r3, #0
 8006206:	2200      	movs	r2, #0
 8006208:	2100      	movs	r1, #0
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 f9f2 	bl	80065f4 <xQueueGenericSend>
 8006210:	4603      	mov	r3, r0
 8006212:	2b01      	cmp	r3, #1
 8006214:	d001      	beq.n	800621a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8006216:	23ff      	movs	r3, #255	; 0xff
 8006218:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800621a:	68fb      	ldr	r3, [r7, #12]
}
 800621c:	4618      	mov	r0, r3
 800621e:	3710      	adds	r7, #16
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	e000ed04 	.word	0xe000ed04

08006228 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f103 0208 	add.w	r2, r3, #8
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006240:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f103 0208 	add.w	r2, r3, #8
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f103 0208 	add.w	r2, r3, #8
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2200      	movs	r2, #0
 800625a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	bc80      	pop	{r7}
 8006264:	4770      	bx	lr

08006266 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006266:	b480      	push	{r7}
 8006268:	b083      	sub	sp, #12
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	bc80      	pop	{r7}
 800627c:	4770      	bx	lr

0800627e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800627e:	b480      	push	{r7}
 8006280:	b085      	sub	sp, #20
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
 8006286:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	689a      	ldr	r2, [r3, #8]
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	683a      	ldr	r2, [r7, #0]
 80062a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	683a      	ldr	r2, [r7, #0]
 80062a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	1c5a      	adds	r2, r3, #1
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	601a      	str	r2, [r3, #0]
}
 80062ba:	bf00      	nop
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	bc80      	pop	{r7}
 80062c2:	4770      	bx	lr

080062c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062c4:	b480      	push	{r7}
 80062c6:	b085      	sub	sp, #20
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062da:	d103      	bne.n	80062e4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	60fb      	str	r3, [r7, #12]
 80062e2:	e00c      	b.n	80062fe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	3308      	adds	r3, #8
 80062e8:	60fb      	str	r3, [r7, #12]
 80062ea:	e002      	b.n	80062f2 <vListInsert+0x2e>
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	60fb      	str	r3, [r7, #12]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d2f6      	bcs.n	80062ec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	685a      	ldr	r2, [r3, #4]
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	683a      	ldr	r2, [r7, #0]
 8006318:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	1c5a      	adds	r2, r3, #1
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	601a      	str	r2, [r3, #0]
}
 800632a:	bf00      	nop
 800632c:	3714      	adds	r7, #20
 800632e:	46bd      	mov	sp, r7
 8006330:	bc80      	pop	{r7}
 8006332:	4770      	bx	lr

08006334 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	6892      	ldr	r2, [r2, #8]
 800634a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	6852      	ldr	r2, [r2, #4]
 8006354:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	687a      	ldr	r2, [r7, #4]
 800635c:	429a      	cmp	r2, r3
 800635e:	d103      	bne.n	8006368 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	689a      	ldr	r2, [r3, #8]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	1e5a      	subs	r2, r3, #1
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
}
 800637c:	4618      	mov	r0, r3
 800637e:	3714      	adds	r7, #20
 8006380:	46bd      	mov	sp, r7
 8006382:	bc80      	pop	{r7}
 8006384:	4770      	bx	lr
	...

08006388 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d109      	bne.n	80063b0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800639c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a0:	f383 8811 	msr	BASEPRI, r3
 80063a4:	f3bf 8f6f 	isb	sy
 80063a8:	f3bf 8f4f 	dsb	sy
 80063ac:	60bb      	str	r3, [r7, #8]
 80063ae:	e7fe      	b.n	80063ae <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80063b0:	f002 fbba 	bl	8008b28 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063bc:	68f9      	ldr	r1, [r7, #12]
 80063be:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80063c0:	fb01 f303 	mul.w	r3, r1, r3
 80063c4:	441a      	add	r2, r3
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063e0:	3b01      	subs	r3, #1
 80063e2:	68f9      	ldr	r1, [r7, #12]
 80063e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80063e6:	fb01 f303 	mul.w	r3, r1, r3
 80063ea:	441a      	add	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	22ff      	movs	r2, #255	; 0xff
 80063f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	22ff      	movs	r2, #255	; 0xff
 80063fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d114      	bne.n	8006430 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d01a      	beq.n	8006444 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	3310      	adds	r3, #16
 8006412:	4618      	mov	r0, r3
 8006414:	f001 fb24 	bl	8007a60 <xTaskRemoveFromEventList>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d012      	beq.n	8006444 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800641e:	4b0d      	ldr	r3, [pc, #52]	; (8006454 <xQueueGenericReset+0xcc>)
 8006420:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006424:	601a      	str	r2, [r3, #0]
 8006426:	f3bf 8f4f 	dsb	sy
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	e009      	b.n	8006444 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	3310      	adds	r3, #16
 8006434:	4618      	mov	r0, r3
 8006436:	f7ff fef7 	bl	8006228 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	3324      	adds	r3, #36	; 0x24
 800643e:	4618      	mov	r0, r3
 8006440:	f7ff fef2 	bl	8006228 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006444:	f002 fb9e 	bl	8008b84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006448:	2301      	movs	r3, #1
}
 800644a:	4618      	mov	r0, r3
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	e000ed04 	.word	0xe000ed04

08006458 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006458:	b580      	push	{r7, lr}
 800645a:	b08e      	sub	sp, #56	; 0x38
 800645c:	af02      	add	r7, sp, #8
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	607a      	str	r2, [r7, #4]
 8006464:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d109      	bne.n	8006480 <xQueueGenericCreateStatic+0x28>
 800646c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006470:	f383 8811 	msr	BASEPRI, r3
 8006474:	f3bf 8f6f 	isb	sy
 8006478:	f3bf 8f4f 	dsb	sy
 800647c:	62bb      	str	r3, [r7, #40]	; 0x28
 800647e:	e7fe      	b.n	800647e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d109      	bne.n	800649a <xQueueGenericCreateStatic+0x42>
 8006486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648a:	f383 8811 	msr	BASEPRI, r3
 800648e:	f3bf 8f6f 	isb	sy
 8006492:	f3bf 8f4f 	dsb	sy
 8006496:	627b      	str	r3, [r7, #36]	; 0x24
 8006498:	e7fe      	b.n	8006498 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d002      	beq.n	80064a6 <xQueueGenericCreateStatic+0x4e>
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d001      	beq.n	80064aa <xQueueGenericCreateStatic+0x52>
 80064a6:	2301      	movs	r3, #1
 80064a8:	e000      	b.n	80064ac <xQueueGenericCreateStatic+0x54>
 80064aa:	2300      	movs	r3, #0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d109      	bne.n	80064c4 <xQueueGenericCreateStatic+0x6c>
 80064b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b4:	f383 8811 	msr	BASEPRI, r3
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	623b      	str	r3, [r7, #32]
 80064c2:	e7fe      	b.n	80064c2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d102      	bne.n	80064d0 <xQueueGenericCreateStatic+0x78>
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d101      	bne.n	80064d4 <xQueueGenericCreateStatic+0x7c>
 80064d0:	2301      	movs	r3, #1
 80064d2:	e000      	b.n	80064d6 <xQueueGenericCreateStatic+0x7e>
 80064d4:	2300      	movs	r3, #0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d109      	bne.n	80064ee <xQueueGenericCreateStatic+0x96>
 80064da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064de:	f383 8811 	msr	BASEPRI, r3
 80064e2:	f3bf 8f6f 	isb	sy
 80064e6:	f3bf 8f4f 	dsb	sy
 80064ea:	61fb      	str	r3, [r7, #28]
 80064ec:	e7fe      	b.n	80064ec <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80064ee:	2348      	movs	r3, #72	; 0x48
 80064f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	2b48      	cmp	r3, #72	; 0x48
 80064f6:	d009      	beq.n	800650c <xQueueGenericCreateStatic+0xb4>
 80064f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064fc:	f383 8811 	msr	BASEPRI, r3
 8006500:	f3bf 8f6f 	isb	sy
 8006504:	f3bf 8f4f 	dsb	sy
 8006508:	61bb      	str	r3, [r7, #24]
 800650a:	e7fe      	b.n	800650a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00d      	beq.n	8006532 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006518:	2201      	movs	r2, #1
 800651a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800651e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	4613      	mov	r3, r2
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	68b9      	ldr	r1, [r7, #8]
 800652c:	68f8      	ldr	r0, [r7, #12]
 800652e:	f000 f842 	bl	80065b6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006534:	4618      	mov	r0, r3
 8006536:	3730      	adds	r7, #48	; 0x30
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800653c:	b580      	push	{r7, lr}
 800653e:	b08a      	sub	sp, #40	; 0x28
 8006540:	af02      	add	r7, sp, #8
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	4613      	mov	r3, r2
 8006548:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d109      	bne.n	8006564 <xQueueGenericCreate+0x28>
 8006550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006554:	f383 8811 	msr	BASEPRI, r3
 8006558:	f3bf 8f6f 	isb	sy
 800655c:	f3bf 8f4f 	dsb	sy
 8006560:	613b      	str	r3, [r7, #16]
 8006562:	e7fe      	b.n	8006562 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d102      	bne.n	8006570 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800656a:	2300      	movs	r3, #0
 800656c:	61fb      	str	r3, [r7, #28]
 800656e:	e004      	b.n	800657a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	fb02 f303 	mul.w	r3, r2, r3
 8006578:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	3348      	adds	r3, #72	; 0x48
 800657e:	4618      	mov	r0, r3
 8006580:	f002 fbc8 	bl	8008d14 <pvPortMalloc>
 8006584:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00f      	beq.n	80065ac <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	3348      	adds	r3, #72	; 0x48
 8006590:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800659a:	79fa      	ldrb	r2, [r7, #7]
 800659c:	69bb      	ldr	r3, [r7, #24]
 800659e:	9300      	str	r3, [sp, #0]
 80065a0:	4613      	mov	r3, r2
 80065a2:	697a      	ldr	r2, [r7, #20]
 80065a4:	68b9      	ldr	r1, [r7, #8]
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f000 f805 	bl	80065b6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80065ac:	69bb      	ldr	r3, [r7, #24]
	}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3720      	adds	r7, #32
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80065b6:	b580      	push	{r7, lr}
 80065b8:	b084      	sub	sp, #16
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	60f8      	str	r0, [r7, #12]
 80065be:	60b9      	str	r1, [r7, #8]
 80065c0:	607a      	str	r2, [r7, #4]
 80065c2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d103      	bne.n	80065d2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	69ba      	ldr	r2, [r7, #24]
 80065ce:	601a      	str	r2, [r3, #0]
 80065d0:	e002      	b.n	80065d8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80065d2:	69bb      	ldr	r3, [r7, #24]
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80065e4:	2101      	movs	r1, #1
 80065e6:	69b8      	ldr	r0, [r7, #24]
 80065e8:	f7ff fece 	bl	8006388 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80065ec:	bf00      	nop
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08e      	sub	sp, #56	; 0x38
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006602:	2300      	movs	r3, #0
 8006604:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800660a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660c:	2b00      	cmp	r3, #0
 800660e:	d109      	bne.n	8006624 <xQueueGenericSend+0x30>
 8006610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006614:	f383 8811 	msr	BASEPRI, r3
 8006618:	f3bf 8f6f 	isb	sy
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	62bb      	str	r3, [r7, #40]	; 0x28
 8006622:	e7fe      	b.n	8006622 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d103      	bne.n	8006632 <xQueueGenericSend+0x3e>
 800662a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <xQueueGenericSend+0x42>
 8006632:	2301      	movs	r3, #1
 8006634:	e000      	b.n	8006638 <xQueueGenericSend+0x44>
 8006636:	2300      	movs	r3, #0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d109      	bne.n	8006650 <xQueueGenericSend+0x5c>
 800663c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	627b      	str	r3, [r7, #36]	; 0x24
 800664e:	e7fe      	b.n	800664e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2b02      	cmp	r3, #2
 8006654:	d103      	bne.n	800665e <xQueueGenericSend+0x6a>
 8006656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800665a:	2b01      	cmp	r3, #1
 800665c:	d101      	bne.n	8006662 <xQueueGenericSend+0x6e>
 800665e:	2301      	movs	r3, #1
 8006660:	e000      	b.n	8006664 <xQueueGenericSend+0x70>
 8006662:	2300      	movs	r3, #0
 8006664:	2b00      	cmp	r3, #0
 8006666:	d109      	bne.n	800667c <xQueueGenericSend+0x88>
 8006668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800666c:	f383 8811 	msr	BASEPRI, r3
 8006670:	f3bf 8f6f 	isb	sy
 8006674:	f3bf 8f4f 	dsb	sy
 8006678:	623b      	str	r3, [r7, #32]
 800667a:	e7fe      	b.n	800667a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800667c:	f001 fbaa 	bl	8007dd4 <xTaskGetSchedulerState>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d102      	bne.n	800668c <xQueueGenericSend+0x98>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d101      	bne.n	8006690 <xQueueGenericSend+0x9c>
 800668c:	2301      	movs	r3, #1
 800668e:	e000      	b.n	8006692 <xQueueGenericSend+0x9e>
 8006690:	2300      	movs	r3, #0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d109      	bne.n	80066aa <xQueueGenericSend+0xb6>
 8006696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800669a:	f383 8811 	msr	BASEPRI, r3
 800669e:	f3bf 8f6f 	isb	sy
 80066a2:	f3bf 8f4f 	dsb	sy
 80066a6:	61fb      	str	r3, [r7, #28]
 80066a8:	e7fe      	b.n	80066a8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066aa:	f002 fa3d 	bl	8008b28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80066ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d302      	bcc.n	80066c0 <xQueueGenericSend+0xcc>
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d129      	bne.n	8006714 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80066c0:	683a      	ldr	r2, [r7, #0]
 80066c2:	68b9      	ldr	r1, [r7, #8]
 80066c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066c6:	f000 fc25 	bl	8006f14 <prvCopyDataToQueue>
 80066ca:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d010      	beq.n	80066f6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d6:	3324      	adds	r3, #36	; 0x24
 80066d8:	4618      	mov	r0, r3
 80066da:	f001 f9c1 	bl	8007a60 <xTaskRemoveFromEventList>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d013      	beq.n	800670c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80066e4:	4b3f      	ldr	r3, [pc, #252]	; (80067e4 <xQueueGenericSend+0x1f0>)
 80066e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066ea:	601a      	str	r2, [r3, #0]
 80066ec:	f3bf 8f4f 	dsb	sy
 80066f0:	f3bf 8f6f 	isb	sy
 80066f4:	e00a      	b.n	800670c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80066f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d007      	beq.n	800670c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80066fc:	4b39      	ldr	r3, [pc, #228]	; (80067e4 <xQueueGenericSend+0x1f0>)
 80066fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006702:	601a      	str	r2, [r3, #0]
 8006704:	f3bf 8f4f 	dsb	sy
 8006708:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800670c:	f002 fa3a 	bl	8008b84 <vPortExitCritical>
				return pdPASS;
 8006710:	2301      	movs	r3, #1
 8006712:	e063      	b.n	80067dc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d103      	bne.n	8006722 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800671a:	f002 fa33 	bl	8008b84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800671e:	2300      	movs	r3, #0
 8006720:	e05c      	b.n	80067dc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006724:	2b00      	cmp	r3, #0
 8006726:	d106      	bne.n	8006736 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006728:	f107 0314 	add.w	r3, r7, #20
 800672c:	4618      	mov	r0, r3
 800672e:	f001 f9f9 	bl	8007b24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006732:	2301      	movs	r3, #1
 8006734:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006736:	f002 fa25 	bl	8008b84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800673a:	f000 ff75 	bl	8007628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800673e:	f002 f9f3 	bl	8008b28 <vPortEnterCritical>
 8006742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006744:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006748:	b25b      	sxtb	r3, r3
 800674a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800674e:	d103      	bne.n	8006758 <xQueueGenericSend+0x164>
 8006750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006752:	2200      	movs	r2, #0
 8006754:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800675a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800675e:	b25b      	sxtb	r3, r3
 8006760:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006764:	d103      	bne.n	800676e <xQueueGenericSend+0x17a>
 8006766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006768:	2200      	movs	r2, #0
 800676a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800676e:	f002 fa09 	bl	8008b84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006772:	1d3a      	adds	r2, r7, #4
 8006774:	f107 0314 	add.w	r3, r7, #20
 8006778:	4611      	mov	r1, r2
 800677a:	4618      	mov	r0, r3
 800677c:	f001 f9e8 	bl	8007b50 <xTaskCheckForTimeOut>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d124      	bne.n	80067d0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006786:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006788:	f000 fcbc 	bl	8007104 <prvIsQueueFull>
 800678c:	4603      	mov	r3, r0
 800678e:	2b00      	cmp	r3, #0
 8006790:	d018      	beq.n	80067c4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006794:	3310      	adds	r3, #16
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	4611      	mov	r1, r2
 800679a:	4618      	mov	r0, r3
 800679c:	f001 f912 	bl	80079c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80067a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067a2:	f000 fc47 	bl	8007034 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80067a6:	f000 ff4d 	bl	8007644 <xTaskResumeAll>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f47f af7c 	bne.w	80066aa <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80067b2:	4b0c      	ldr	r3, [pc, #48]	; (80067e4 <xQueueGenericSend+0x1f0>)
 80067b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067b8:	601a      	str	r2, [r3, #0]
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	f3bf 8f6f 	isb	sy
 80067c2:	e772      	b.n	80066aa <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80067c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067c6:	f000 fc35 	bl	8007034 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067ca:	f000 ff3b 	bl	8007644 <xTaskResumeAll>
 80067ce:	e76c      	b.n	80066aa <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80067d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067d2:	f000 fc2f 	bl	8007034 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067d6:	f000 ff35 	bl	8007644 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80067da:	2300      	movs	r3, #0
		}
	}
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3738      	adds	r7, #56	; 0x38
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	e000ed04 	.word	0xe000ed04

080067e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b08e      	sub	sp, #56	; 0x38
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	607a      	str	r2, [r7, #4]
 80067f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80067fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d109      	bne.n	8006814 <xQueueGenericSendFromISR+0x2c>
 8006800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006804:	f383 8811 	msr	BASEPRI, r3
 8006808:	f3bf 8f6f 	isb	sy
 800680c:	f3bf 8f4f 	dsb	sy
 8006810:	627b      	str	r3, [r7, #36]	; 0x24
 8006812:	e7fe      	b.n	8006812 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d103      	bne.n	8006822 <xQueueGenericSendFromISR+0x3a>
 800681a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681e:	2b00      	cmp	r3, #0
 8006820:	d101      	bne.n	8006826 <xQueueGenericSendFromISR+0x3e>
 8006822:	2301      	movs	r3, #1
 8006824:	e000      	b.n	8006828 <xQueueGenericSendFromISR+0x40>
 8006826:	2300      	movs	r3, #0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d109      	bne.n	8006840 <xQueueGenericSendFromISR+0x58>
 800682c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006830:	f383 8811 	msr	BASEPRI, r3
 8006834:	f3bf 8f6f 	isb	sy
 8006838:	f3bf 8f4f 	dsb	sy
 800683c:	623b      	str	r3, [r7, #32]
 800683e:	e7fe      	b.n	800683e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	2b02      	cmp	r3, #2
 8006844:	d103      	bne.n	800684e <xQueueGenericSendFromISR+0x66>
 8006846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800684a:	2b01      	cmp	r3, #1
 800684c:	d101      	bne.n	8006852 <xQueueGenericSendFromISR+0x6a>
 800684e:	2301      	movs	r3, #1
 8006850:	e000      	b.n	8006854 <xQueueGenericSendFromISR+0x6c>
 8006852:	2300      	movs	r3, #0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d109      	bne.n	800686c <xQueueGenericSendFromISR+0x84>
 8006858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800685c:	f383 8811 	msr	BASEPRI, r3
 8006860:	f3bf 8f6f 	isb	sy
 8006864:	f3bf 8f4f 	dsb	sy
 8006868:	61fb      	str	r3, [r7, #28]
 800686a:	e7fe      	b.n	800686a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800686c:	f002 fa16 	bl	8008c9c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006870:	f3ef 8211 	mrs	r2, BASEPRI
 8006874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006878:	f383 8811 	msr	BASEPRI, r3
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f3bf 8f4f 	dsb	sy
 8006884:	61ba      	str	r2, [r7, #24]
 8006886:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006888:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800688a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800688c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800688e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006894:	429a      	cmp	r2, r3
 8006896:	d302      	bcc.n	800689e <xQueueGenericSendFromISR+0xb6>
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	2b02      	cmp	r3, #2
 800689c:	d12c      	bne.n	80068f8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800689e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80068a8:	683a      	ldr	r2, [r7, #0]
 80068aa:	68b9      	ldr	r1, [r7, #8]
 80068ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80068ae:	f000 fb31 	bl	8006f14 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80068b2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80068b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068ba:	d112      	bne.n	80068e2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d016      	beq.n	80068f2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c6:	3324      	adds	r3, #36	; 0x24
 80068c8:	4618      	mov	r0, r3
 80068ca:	f001 f8c9 	bl	8007a60 <xTaskRemoveFromEventList>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00e      	beq.n	80068f2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00b      	beq.n	80068f2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2201      	movs	r2, #1
 80068de:	601a      	str	r2, [r3, #0]
 80068e0:	e007      	b.n	80068f2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80068e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80068e6:	3301      	adds	r3, #1
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	b25a      	sxtb	r2, r3
 80068ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80068f2:	2301      	movs	r3, #1
 80068f4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80068f6:	e001      	b.n	80068fc <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80068f8:	2300      	movs	r3, #0
 80068fa:	637b      	str	r3, [r7, #52]	; 0x34
 80068fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068fe:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006908:	4618      	mov	r0, r3
 800690a:	3738      	adds	r7, #56	; 0x38
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b08e      	sub	sp, #56	; 0x38
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800691e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006920:	2b00      	cmp	r3, #0
 8006922:	d109      	bne.n	8006938 <xQueueGiveFromISR+0x28>
	__asm volatile
 8006924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006928:	f383 8811 	msr	BASEPRI, r3
 800692c:	f3bf 8f6f 	isb	sy
 8006930:	f3bf 8f4f 	dsb	sy
 8006934:	623b      	str	r3, [r7, #32]
 8006936:	e7fe      	b.n	8006936 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800693a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800693c:	2b00      	cmp	r3, #0
 800693e:	d009      	beq.n	8006954 <xQueueGiveFromISR+0x44>
 8006940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006944:	f383 8811 	msr	BASEPRI, r3
 8006948:	f3bf 8f6f 	isb	sy
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	61fb      	str	r3, [r7, #28]
 8006952:	e7fe      	b.n	8006952 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8006954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d103      	bne.n	8006964 <xQueueGiveFromISR+0x54>
 800695c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d101      	bne.n	8006968 <xQueueGiveFromISR+0x58>
 8006964:	2301      	movs	r3, #1
 8006966:	e000      	b.n	800696a <xQueueGiveFromISR+0x5a>
 8006968:	2300      	movs	r3, #0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d109      	bne.n	8006982 <xQueueGiveFromISR+0x72>
 800696e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006972:	f383 8811 	msr	BASEPRI, r3
 8006976:	f3bf 8f6f 	isb	sy
 800697a:	f3bf 8f4f 	dsb	sy
 800697e:	61bb      	str	r3, [r7, #24]
 8006980:	e7fe      	b.n	8006980 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006982:	f002 f98b 	bl	8008c9c <vPortValidateInterruptPriority>
	__asm volatile
 8006986:	f3ef 8211 	mrs	r2, BASEPRI
 800698a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800698e:	f383 8811 	msr	BASEPRI, r3
 8006992:	f3bf 8f6f 	isb	sy
 8006996:	f3bf 8f4f 	dsb	sy
 800699a:	617a      	str	r2, [r7, #20]
 800699c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800699e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80069a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069a6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80069a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d22b      	bcs.n	8006a0a <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80069b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80069b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80069bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069be:	1c5a      	adds	r2, r3, #1
 80069c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80069c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80069c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069cc:	d112      	bne.n	80069f4 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80069ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d016      	beq.n	8006a04 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80069d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d8:	3324      	adds	r3, #36	; 0x24
 80069da:	4618      	mov	r0, r3
 80069dc:	f001 f840 	bl	8007a60 <xTaskRemoveFromEventList>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00e      	beq.n	8006a04 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00b      	beq.n	8006a04 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	2201      	movs	r2, #1
 80069f0:	601a      	str	r2, [r3, #0]
 80069f2:	e007      	b.n	8006a04 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80069f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80069f8:	3301      	adds	r3, #1
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	b25a      	sxtb	r2, r3
 80069fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006a04:	2301      	movs	r3, #1
 8006a06:	637b      	str	r3, [r7, #52]	; 0x34
 8006a08:	e001      	b.n	8006a0e <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	637b      	str	r3, [r7, #52]	; 0x34
 8006a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a10:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3738      	adds	r7, #56	; 0x38
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
	...

08006a24 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b08c      	sub	sp, #48	; 0x30
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006a30:	2300      	movs	r3, #0
 8006a32:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d109      	bne.n	8006a52 <xQueueReceive+0x2e>
	__asm volatile
 8006a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a42:	f383 8811 	msr	BASEPRI, r3
 8006a46:	f3bf 8f6f 	isb	sy
 8006a4a:	f3bf 8f4f 	dsb	sy
 8006a4e:	623b      	str	r3, [r7, #32]
 8006a50:	e7fe      	b.n	8006a50 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d103      	bne.n	8006a60 <xQueueReceive+0x3c>
 8006a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d101      	bne.n	8006a64 <xQueueReceive+0x40>
 8006a60:	2301      	movs	r3, #1
 8006a62:	e000      	b.n	8006a66 <xQueueReceive+0x42>
 8006a64:	2300      	movs	r3, #0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d109      	bne.n	8006a7e <xQueueReceive+0x5a>
 8006a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a6e:	f383 8811 	msr	BASEPRI, r3
 8006a72:	f3bf 8f6f 	isb	sy
 8006a76:	f3bf 8f4f 	dsb	sy
 8006a7a:	61fb      	str	r3, [r7, #28]
 8006a7c:	e7fe      	b.n	8006a7c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a7e:	f001 f9a9 	bl	8007dd4 <xTaskGetSchedulerState>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d102      	bne.n	8006a8e <xQueueReceive+0x6a>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <xQueueReceive+0x6e>
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e000      	b.n	8006a94 <xQueueReceive+0x70>
 8006a92:	2300      	movs	r3, #0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d109      	bne.n	8006aac <xQueueReceive+0x88>
 8006a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a9c:	f383 8811 	msr	BASEPRI, r3
 8006aa0:	f3bf 8f6f 	isb	sy
 8006aa4:	f3bf 8f4f 	dsb	sy
 8006aa8:	61bb      	str	r3, [r7, #24]
 8006aaa:	e7fe      	b.n	8006aaa <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006aac:	f002 f83c 	bl	8008b28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d01f      	beq.n	8006afc <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006abc:	68b9      	ldr	r1, [r7, #8]
 8006abe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ac0:	f000 fa92 	bl	8006fe8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac6:	1e5a      	subs	r2, r3, #1
 8006ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aca:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00f      	beq.n	8006af4 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ad6:	3310      	adds	r3, #16
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f000 ffc1 	bl	8007a60 <xTaskRemoveFromEventList>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d007      	beq.n	8006af4 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006ae4:	4b3c      	ldr	r3, [pc, #240]	; (8006bd8 <xQueueReceive+0x1b4>)
 8006ae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aea:	601a      	str	r2, [r3, #0]
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006af4:	f002 f846 	bl	8008b84 <vPortExitCritical>
				return pdPASS;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e069      	b.n	8006bd0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d103      	bne.n	8006b0a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006b02:	f002 f83f 	bl	8008b84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006b06:	2300      	movs	r3, #0
 8006b08:	e062      	b.n	8006bd0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d106      	bne.n	8006b1e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b10:	f107 0310 	add.w	r3, r7, #16
 8006b14:	4618      	mov	r0, r3
 8006b16:	f001 f805 	bl	8007b24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b1e:	f002 f831 	bl	8008b84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b22:	f000 fd81 	bl	8007628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b26:	f001 ffff 	bl	8008b28 <vPortEnterCritical>
 8006b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b30:	b25b      	sxtb	r3, r3
 8006b32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b36:	d103      	bne.n	8006b40 <xQueueReceive+0x11c>
 8006b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b46:	b25b      	sxtb	r3, r3
 8006b48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b4c:	d103      	bne.n	8006b56 <xQueueReceive+0x132>
 8006b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b56:	f002 f815 	bl	8008b84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b5a:	1d3a      	adds	r2, r7, #4
 8006b5c:	f107 0310 	add.w	r3, r7, #16
 8006b60:	4611      	mov	r1, r2
 8006b62:	4618      	mov	r0, r3
 8006b64:	f000 fff4 	bl	8007b50 <xTaskCheckForTimeOut>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d123      	bne.n	8006bb6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b70:	f000 fab2 	bl	80070d8 <prvIsQueueEmpty>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d017      	beq.n	8006baa <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b7c:	3324      	adds	r3, #36	; 0x24
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	4611      	mov	r1, r2
 8006b82:	4618      	mov	r0, r3
 8006b84:	f000 ff1e 	bl	80079c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006b88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b8a:	f000 fa53 	bl	8007034 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006b8e:	f000 fd59 	bl	8007644 <xTaskResumeAll>
 8006b92:	4603      	mov	r3, r0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d189      	bne.n	8006aac <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8006b98:	4b0f      	ldr	r3, [pc, #60]	; (8006bd8 <xQueueReceive+0x1b4>)
 8006b9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b9e:	601a      	str	r2, [r3, #0]
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	f3bf 8f6f 	isb	sy
 8006ba8:	e780      	b.n	8006aac <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006baa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bac:	f000 fa42 	bl	8007034 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006bb0:	f000 fd48 	bl	8007644 <xTaskResumeAll>
 8006bb4:	e77a      	b.n	8006aac <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006bb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bb8:	f000 fa3c 	bl	8007034 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006bbc:	f000 fd42 	bl	8007644 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006bc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bc2:	f000 fa89 	bl	80070d8 <prvIsQueueEmpty>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f43f af6f 	beq.w	8006aac <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006bce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	3730      	adds	r7, #48	; 0x30
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	e000ed04 	.word	0xe000ed04

08006bdc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b08e      	sub	sp, #56	; 0x38
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006be6:	2300      	movs	r3, #0
 8006be8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d109      	bne.n	8006c0c <xQueueSemaphoreTake+0x30>
 8006bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfc:	f383 8811 	msr	BASEPRI, r3
 8006c00:	f3bf 8f6f 	isb	sy
 8006c04:	f3bf 8f4f 	dsb	sy
 8006c08:	623b      	str	r3, [r7, #32]
 8006c0a:	e7fe      	b.n	8006c0a <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d009      	beq.n	8006c28 <xQueueSemaphoreTake+0x4c>
 8006c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c18:	f383 8811 	msr	BASEPRI, r3
 8006c1c:	f3bf 8f6f 	isb	sy
 8006c20:	f3bf 8f4f 	dsb	sy
 8006c24:	61fb      	str	r3, [r7, #28]
 8006c26:	e7fe      	b.n	8006c26 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c28:	f001 f8d4 	bl	8007dd4 <xTaskGetSchedulerState>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d102      	bne.n	8006c38 <xQueueSemaphoreTake+0x5c>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <xQueueSemaphoreTake+0x60>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e000      	b.n	8006c3e <xQueueSemaphoreTake+0x62>
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d109      	bne.n	8006c56 <xQueueSemaphoreTake+0x7a>
 8006c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c46:	f383 8811 	msr	BASEPRI, r3
 8006c4a:	f3bf 8f6f 	isb	sy
 8006c4e:	f3bf 8f4f 	dsb	sy
 8006c52:	61bb      	str	r3, [r7, #24]
 8006c54:	e7fe      	b.n	8006c54 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c56:	f001 ff67 	bl	8008b28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c5e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d024      	beq.n	8006cb0 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c68:	1e5a      	subs	r2, r3, #1
 8006c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c6c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d104      	bne.n	8006c80 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8006c76:	f001 fa73 	bl	8008160 <pvTaskIncrementMutexHeldCount>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c7e:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00f      	beq.n	8006ca8 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c8a:	3310      	adds	r3, #16
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f000 fee7 	bl	8007a60 <xTaskRemoveFromEventList>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d007      	beq.n	8006ca8 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006c98:	4b53      	ldr	r3, [pc, #332]	; (8006de8 <xQueueSemaphoreTake+0x20c>)
 8006c9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c9e:	601a      	str	r2, [r3, #0]
 8006ca0:	f3bf 8f4f 	dsb	sy
 8006ca4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ca8:	f001 ff6c 	bl	8008b84 <vPortExitCritical>
				return pdPASS;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e096      	b.n	8006dde <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d110      	bne.n	8006cd8 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d009      	beq.n	8006cd0 <xQueueSemaphoreTake+0xf4>
 8006cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc0:	f383 8811 	msr	BASEPRI, r3
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	f3bf 8f4f 	dsb	sy
 8006ccc:	617b      	str	r3, [r7, #20]
 8006cce:	e7fe      	b.n	8006cce <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006cd0:	f001 ff58 	bl	8008b84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	e082      	b.n	8006dde <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d106      	bne.n	8006cec <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006cde:	f107 030c 	add.w	r3, r7, #12
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f000 ff1e 	bl	8007b24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006cec:	f001 ff4a 	bl	8008b84 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006cf0:	f000 fc9a 	bl	8007628 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006cf4:	f001 ff18 	bl	8008b28 <vPortEnterCritical>
 8006cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cfa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cfe:	b25b      	sxtb	r3, r3
 8006d00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d04:	d103      	bne.n	8006d0e <xQueueSemaphoreTake+0x132>
 8006d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d14:	b25b      	sxtb	r3, r3
 8006d16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d1a:	d103      	bne.n	8006d24 <xQueueSemaphoreTake+0x148>
 8006d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d24:	f001 ff2e 	bl	8008b84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d28:	463a      	mov	r2, r7
 8006d2a:	f107 030c 	add.w	r3, r7, #12
 8006d2e:	4611      	mov	r1, r2
 8006d30:	4618      	mov	r0, r3
 8006d32:	f000 ff0d 	bl	8007b50 <xTaskCheckForTimeOut>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d132      	bne.n	8006da2 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d3c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d3e:	f000 f9cb 	bl	80070d8 <prvIsQueueEmpty>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d026      	beq.n	8006d96 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d109      	bne.n	8006d64 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8006d50:	f001 feea 	bl	8008b28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f001 f859 	bl	8007e10 <xTaskPriorityInherit>
 8006d5e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006d60:	f001 ff10 	bl	8008b84 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d66:	3324      	adds	r3, #36	; 0x24
 8006d68:	683a      	ldr	r2, [r7, #0]
 8006d6a:	4611      	mov	r1, r2
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f000 fe29 	bl	80079c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d74:	f000 f95e 	bl	8007034 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d78:	f000 fc64 	bl	8007644 <xTaskResumeAll>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	f47f af69 	bne.w	8006c56 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8006d84:	4b18      	ldr	r3, [pc, #96]	; (8006de8 <xQueueSemaphoreTake+0x20c>)
 8006d86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d8a:	601a      	str	r2, [r3, #0]
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	f3bf 8f6f 	isb	sy
 8006d94:	e75f      	b.n	8006c56 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006d96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d98:	f000 f94c 	bl	8007034 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d9c:	f000 fc52 	bl	8007644 <xTaskResumeAll>
 8006da0:	e759      	b.n	8006c56 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006da2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006da4:	f000 f946 	bl	8007034 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006da8:	f000 fc4c 	bl	8007644 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006dac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006dae:	f000 f993 	bl	80070d8 <prvIsQueueEmpty>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f43f af4e 	beq.w	8006c56 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00d      	beq.n	8006ddc <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8006dc0:	f001 feb2 	bl	8008b28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006dc4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006dc6:	f000 f88e 	bl	8006ee6 <prvGetDisinheritPriorityAfterTimeout>
 8006dca:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8006dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f001 f926 	bl	8008024 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006dd8:	f001 fed4 	bl	8008b84 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006ddc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3738      	adds	r7, #56	; 0x38
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	e000ed04 	.word	0xe000ed04

08006dec <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b08e      	sub	sp, #56	; 0x38
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d109      	bne.n	8006e16 <xQueueReceiveFromISR+0x2a>
 8006e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e06:	f383 8811 	msr	BASEPRI, r3
 8006e0a:	f3bf 8f6f 	isb	sy
 8006e0e:	f3bf 8f4f 	dsb	sy
 8006e12:	623b      	str	r3, [r7, #32]
 8006e14:	e7fe      	b.n	8006e14 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d103      	bne.n	8006e24 <xQueueReceiveFromISR+0x38>
 8006e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d101      	bne.n	8006e28 <xQueueReceiveFromISR+0x3c>
 8006e24:	2301      	movs	r3, #1
 8006e26:	e000      	b.n	8006e2a <xQueueReceiveFromISR+0x3e>
 8006e28:	2300      	movs	r3, #0
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d109      	bne.n	8006e42 <xQueueReceiveFromISR+0x56>
 8006e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e32:	f383 8811 	msr	BASEPRI, r3
 8006e36:	f3bf 8f6f 	isb	sy
 8006e3a:	f3bf 8f4f 	dsb	sy
 8006e3e:	61fb      	str	r3, [r7, #28]
 8006e40:	e7fe      	b.n	8006e40 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e42:	f001 ff2b 	bl	8008c9c <vPortValidateInterruptPriority>
	__asm volatile
 8006e46:	f3ef 8211 	mrs	r2, BASEPRI
 8006e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e4e:	f383 8811 	msr	BASEPRI, r3
 8006e52:	f3bf 8f6f 	isb	sy
 8006e56:	f3bf 8f4f 	dsb	sy
 8006e5a:	61ba      	str	r2, [r7, #24]
 8006e5c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006e5e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e60:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e66:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d02f      	beq.n	8006ece <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006e78:	68b9      	ldr	r1, [r7, #8]
 8006e7a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e7c:	f000 f8b4 	bl	8006fe8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e82:	1e5a      	subs	r2, r3, #1
 8006e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e86:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006e88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e90:	d112      	bne.n	8006eb8 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d016      	beq.n	8006ec8 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e9c:	3310      	adds	r3, #16
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f000 fdde 	bl	8007a60 <xTaskRemoveFromEventList>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d00e      	beq.n	8006ec8 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d00b      	beq.n	8006ec8 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	601a      	str	r2, [r3, #0]
 8006eb6:	e007      	b.n	8006ec8 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	b25a      	sxtb	r2, r3
 8006ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	637b      	str	r3, [r7, #52]	; 0x34
 8006ecc:	e001      	b.n	8006ed2 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	637b      	str	r3, [r7, #52]	; 0x34
 8006ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006edc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3738      	adds	r7, #56	; 0x38
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b085      	sub	sp, #20
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d006      	beq.n	8006f04 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f1c3 0307 	rsb	r3, r3, #7
 8006f00:	60fb      	str	r3, [r7, #12]
 8006f02:	e001      	b.n	8006f08 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006f04:	2300      	movs	r3, #0
 8006f06:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006f08:	68fb      	ldr	r3, [r7, #12]
	}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3714      	adds	r7, #20
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bc80      	pop	{r7}
 8006f12:	4770      	bx	lr

08006f14 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b086      	sub	sp, #24
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006f20:	2300      	movs	r3, #0
 8006f22:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f28:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10d      	bne.n	8006f4e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d14d      	bne.n	8006fd6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f000 ffec 	bl	8007f1c <xTaskPriorityDisinherit>
 8006f44:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	605a      	str	r2, [r3, #4]
 8006f4c:	e043      	b.n	8006fd6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d119      	bne.n	8006f88 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6898      	ldr	r0, [r3, #8]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	68b9      	ldr	r1, [r7, #8]
 8006f60:	f002 f8da 	bl	8009118 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	689a      	ldr	r2, [r3, #8]
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f6c:	441a      	add	r2, r3
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	689a      	ldr	r2, [r3, #8]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	d32b      	bcc.n	8006fd6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	609a      	str	r2, [r3, #8]
 8006f86:	e026      	b.n	8006fd6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	68d8      	ldr	r0, [r3, #12]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f90:	461a      	mov	r2, r3
 8006f92:	68b9      	ldr	r1, [r7, #8]
 8006f94:	f002 f8c0 	bl	8009118 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	68da      	ldr	r2, [r3, #12]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa0:	425b      	negs	r3, r3
 8006fa2:	441a      	add	r2, r3
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	68da      	ldr	r2, [r3, #12]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d207      	bcs.n	8006fc4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	685a      	ldr	r2, [r3, #4]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fbc:	425b      	negs	r3, r3
 8006fbe:	441a      	add	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2b02      	cmp	r3, #2
 8006fc8:	d105      	bne.n	8006fd6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d002      	beq.n	8006fd6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	3b01      	subs	r3, #1
 8006fd4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	1c5a      	adds	r2, r3, #1
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006fde:	697b      	ldr	r3, [r7, #20]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3718      	adds	r7, #24
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d018      	beq.n	800702c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	68da      	ldr	r2, [r3, #12]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007002:	441a      	add	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	68da      	ldr	r2, [r3, #12]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	429a      	cmp	r2, r3
 8007012:	d303      	bcc.n	800701c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	68d9      	ldr	r1, [r3, #12]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007024:	461a      	mov	r2, r3
 8007026:	6838      	ldr	r0, [r7, #0]
 8007028:	f002 f876 	bl	8009118 <memcpy>
	}
}
 800702c:	bf00      	nop
 800702e:	3708      	adds	r7, #8
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800703c:	f001 fd74 	bl	8008b28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007046:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007048:	e011      	b.n	800706e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704e:	2b00      	cmp	r3, #0
 8007050:	d012      	beq.n	8007078 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	3324      	adds	r3, #36	; 0x24
 8007056:	4618      	mov	r0, r3
 8007058:	f000 fd02 	bl	8007a60 <xTaskRemoveFromEventList>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d001      	beq.n	8007066 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007062:	f000 fdd5 	bl	8007c10 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007066:	7bfb      	ldrb	r3, [r7, #15]
 8007068:	3b01      	subs	r3, #1
 800706a:	b2db      	uxtb	r3, r3
 800706c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800706e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007072:	2b00      	cmp	r3, #0
 8007074:	dce9      	bgt.n	800704a <prvUnlockQueue+0x16>
 8007076:	e000      	b.n	800707a <prvUnlockQueue+0x46>
					break;
 8007078:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	22ff      	movs	r2, #255	; 0xff
 800707e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007082:	f001 fd7f 	bl	8008b84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007086:	f001 fd4f 	bl	8008b28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007090:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007092:	e011      	b.n	80070b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	691b      	ldr	r3, [r3, #16]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d012      	beq.n	80070c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	3310      	adds	r3, #16
 80070a0:	4618      	mov	r0, r3
 80070a2:	f000 fcdd 	bl	8007a60 <xTaskRemoveFromEventList>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d001      	beq.n	80070b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80070ac:	f000 fdb0 	bl	8007c10 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80070b0:	7bbb      	ldrb	r3, [r7, #14]
 80070b2:	3b01      	subs	r3, #1
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80070b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	dce9      	bgt.n	8007094 <prvUnlockQueue+0x60>
 80070c0:	e000      	b.n	80070c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80070c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	22ff      	movs	r2, #255	; 0xff
 80070c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80070cc:	f001 fd5a 	bl	8008b84 <vPortExitCritical>
}
 80070d0:	bf00      	nop
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80070e0:	f001 fd22 	bl	8008b28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d102      	bne.n	80070f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80070ec:	2301      	movs	r3, #1
 80070ee:	60fb      	str	r3, [r7, #12]
 80070f0:	e001      	b.n	80070f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80070f2:	2300      	movs	r3, #0
 80070f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80070f6:	f001 fd45 	bl	8008b84 <vPortExitCritical>

	return xReturn;
 80070fa:	68fb      	ldr	r3, [r7, #12]
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800710c:	f001 fd0c 	bl	8008b28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007118:	429a      	cmp	r2, r3
 800711a:	d102      	bne.n	8007122 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800711c:	2301      	movs	r3, #1
 800711e:	60fb      	str	r3, [r7, #12]
 8007120:	e001      	b.n	8007126 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007122:	2300      	movs	r3, #0
 8007124:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007126:	f001 fd2d 	bl	8008b84 <vPortExitCritical>

	return xReturn;
 800712a:	68fb      	ldr	r3, [r7, #12]
}
 800712c:	4618      	mov	r0, r3
 800712e:	3710      	adds	r7, #16
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}

08007134 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800713e:	2300      	movs	r3, #0
 8007140:	60fb      	str	r3, [r7, #12]
 8007142:	e014      	b.n	800716e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007144:	4a0e      	ldr	r2, [pc, #56]	; (8007180 <vQueueAddToRegistry+0x4c>)
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d10b      	bne.n	8007168 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007150:	490b      	ldr	r1, [pc, #44]	; (8007180 <vQueueAddToRegistry+0x4c>)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	683a      	ldr	r2, [r7, #0]
 8007156:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800715a:	4a09      	ldr	r2, [pc, #36]	; (8007180 <vQueueAddToRegistry+0x4c>)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	00db      	lsls	r3, r3, #3
 8007160:	4413      	add	r3, r2
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007166:	e005      	b.n	8007174 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	3301      	adds	r3, #1
 800716c:	60fb      	str	r3, [r7, #12]
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2b07      	cmp	r3, #7
 8007172:	d9e7      	bls.n	8007144 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007174:	bf00      	nop
 8007176:	3714      	adds	r7, #20
 8007178:	46bd      	mov	sp, r7
 800717a:	bc80      	pop	{r7}
 800717c:	4770      	bx	lr
 800717e:	bf00      	nop
 8007180:	20001e90 	.word	0x20001e90

08007184 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007184:	b580      	push	{r7, lr}
 8007186:	b086      	sub	sp, #24
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007194:	f001 fcc8 	bl	8008b28 <vPortEnterCritical>
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800719e:	b25b      	sxtb	r3, r3
 80071a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071a4:	d103      	bne.n	80071ae <vQueueWaitForMessageRestricted+0x2a>
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071b4:	b25b      	sxtb	r3, r3
 80071b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071ba:	d103      	bne.n	80071c4 <vQueueWaitForMessageRestricted+0x40>
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071c4:	f001 fcde 	bl	8008b84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d106      	bne.n	80071de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	3324      	adds	r3, #36	; 0x24
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	68b9      	ldr	r1, [r7, #8]
 80071d8:	4618      	mov	r0, r3
 80071da:	f000 fc17 	bl	8007a0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80071de:	6978      	ldr	r0, [r7, #20]
 80071e0:	f7ff ff28 	bl	8007034 <prvUnlockQueue>
	}
 80071e4:	bf00      	nop
 80071e6:	3718      	adds	r7, #24
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b08e      	sub	sp, #56	; 0x38
 80071f0:	af04      	add	r7, sp, #16
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	607a      	str	r2, [r7, #4]
 80071f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80071fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d109      	bne.n	8007214 <xTaskCreateStatic+0x28>
	__asm volatile
 8007200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007204:	f383 8811 	msr	BASEPRI, r3
 8007208:	f3bf 8f6f 	isb	sy
 800720c:	f3bf 8f4f 	dsb	sy
 8007210:	623b      	str	r3, [r7, #32]
 8007212:	e7fe      	b.n	8007212 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007216:	2b00      	cmp	r3, #0
 8007218:	d109      	bne.n	800722e <xTaskCreateStatic+0x42>
 800721a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721e:	f383 8811 	msr	BASEPRI, r3
 8007222:	f3bf 8f6f 	isb	sy
 8007226:	f3bf 8f4f 	dsb	sy
 800722a:	61fb      	str	r3, [r7, #28]
 800722c:	e7fe      	b.n	800722c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800722e:	2354      	movs	r3, #84	; 0x54
 8007230:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	2b54      	cmp	r3, #84	; 0x54
 8007236:	d009      	beq.n	800724c <xTaskCreateStatic+0x60>
 8007238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800723c:	f383 8811 	msr	BASEPRI, r3
 8007240:	f3bf 8f6f 	isb	sy
 8007244:	f3bf 8f4f 	dsb	sy
 8007248:	61bb      	str	r3, [r7, #24]
 800724a:	e7fe      	b.n	800724a <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800724c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724e:	2b00      	cmp	r3, #0
 8007250:	d01e      	beq.n	8007290 <xTaskCreateStatic+0xa4>
 8007252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007254:	2b00      	cmp	r3, #0
 8007256:	d01b      	beq.n	8007290 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800725a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800725c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007260:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007264:	2202      	movs	r2, #2
 8007266:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800726a:	2300      	movs	r3, #0
 800726c:	9303      	str	r3, [sp, #12]
 800726e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007270:	9302      	str	r3, [sp, #8]
 8007272:	f107 0314 	add.w	r3, r7, #20
 8007276:	9301      	str	r3, [sp, #4]
 8007278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800727a:	9300      	str	r3, [sp, #0]
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	68b9      	ldr	r1, [r7, #8]
 8007282:	68f8      	ldr	r0, [r7, #12]
 8007284:	f000 f850 	bl	8007328 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007288:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800728a:	f000 f8cb 	bl	8007424 <prvAddNewTaskToReadyList>
 800728e:	e001      	b.n	8007294 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8007290:	2300      	movs	r3, #0
 8007292:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007294:	697b      	ldr	r3, [r7, #20]
	}
 8007296:	4618      	mov	r0, r3
 8007298:	3728      	adds	r7, #40	; 0x28
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}

0800729e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800729e:	b580      	push	{r7, lr}
 80072a0:	b08c      	sub	sp, #48	; 0x30
 80072a2:	af04      	add	r7, sp, #16
 80072a4:	60f8      	str	r0, [r7, #12]
 80072a6:	60b9      	str	r1, [r7, #8]
 80072a8:	603b      	str	r3, [r7, #0]
 80072aa:	4613      	mov	r3, r2
 80072ac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072ae:	88fb      	ldrh	r3, [r7, #6]
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	4618      	mov	r0, r3
 80072b4:	f001 fd2e 	bl	8008d14 <pvPortMalloc>
 80072b8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00e      	beq.n	80072de <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80072c0:	2054      	movs	r0, #84	; 0x54
 80072c2:	f001 fd27 	bl	8008d14 <pvPortMalloc>
 80072c6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d003      	beq.n	80072d6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	697a      	ldr	r2, [r7, #20]
 80072d2:	631a      	str	r2, [r3, #48]	; 0x30
 80072d4:	e005      	b.n	80072e2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80072d6:	6978      	ldr	r0, [r7, #20]
 80072d8:	f001 fdde 	bl	8008e98 <vPortFree>
 80072dc:	e001      	b.n	80072e2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80072de:	2300      	movs	r3, #0
 80072e0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d017      	beq.n	8007318 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	2200      	movs	r2, #0
 80072ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80072f0:	88fa      	ldrh	r2, [r7, #6]
 80072f2:	2300      	movs	r3, #0
 80072f4:	9303      	str	r3, [sp, #12]
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	9302      	str	r3, [sp, #8]
 80072fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072fc:	9301      	str	r3, [sp, #4]
 80072fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f000 f80e 	bl	8007328 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800730c:	69f8      	ldr	r0, [r7, #28]
 800730e:	f000 f889 	bl	8007424 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007312:	2301      	movs	r3, #1
 8007314:	61bb      	str	r3, [r7, #24]
 8007316:	e002      	b.n	800731e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007318:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800731c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800731e:	69bb      	ldr	r3, [r7, #24]
	}
 8007320:	4618      	mov	r0, r3
 8007322:	3720      	adds	r7, #32
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b088      	sub	sp, #32
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
 8007334:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007340:	3b01      	subs	r3, #1
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	4413      	add	r3, r2
 8007346:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	f023 0307 	bic.w	r3, r3, #7
 800734e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	f003 0307 	and.w	r3, r3, #7
 8007356:	2b00      	cmp	r3, #0
 8007358:	d009      	beq.n	800736e <prvInitialiseNewTask+0x46>
 800735a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800735e:	f383 8811 	msr	BASEPRI, r3
 8007362:	f3bf 8f6f 	isb	sy
 8007366:	f3bf 8f4f 	dsb	sy
 800736a:	617b      	str	r3, [r7, #20]
 800736c:	e7fe      	b.n	800736c <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800736e:	2300      	movs	r3, #0
 8007370:	61fb      	str	r3, [r7, #28]
 8007372:	e012      	b.n	800739a <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007374:	68ba      	ldr	r2, [r7, #8]
 8007376:	69fb      	ldr	r3, [r7, #28]
 8007378:	4413      	add	r3, r2
 800737a:	7819      	ldrb	r1, [r3, #0]
 800737c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800737e:	69fb      	ldr	r3, [r7, #28]
 8007380:	4413      	add	r3, r2
 8007382:	3334      	adds	r3, #52	; 0x34
 8007384:	460a      	mov	r2, r1
 8007386:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007388:	68ba      	ldr	r2, [r7, #8]
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	4413      	add	r3, r2
 800738e:	781b      	ldrb	r3, [r3, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d006      	beq.n	80073a2 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	3301      	adds	r3, #1
 8007398:	61fb      	str	r3, [r7, #28]
 800739a:	69fb      	ldr	r3, [r7, #28]
 800739c:	2b0f      	cmp	r3, #15
 800739e:	d9e9      	bls.n	8007374 <prvInitialiseNewTask+0x4c>
 80073a0:	e000      	b.n	80073a4 <prvInitialiseNewTask+0x7c>
		{
			break;
 80073a2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80073a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a6:	2200      	movs	r2, #0
 80073a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80073ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ae:	2b06      	cmp	r3, #6
 80073b0:	d901      	bls.n	80073b6 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80073b2:	2306      	movs	r3, #6
 80073b4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80073b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073ba:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80073bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073c0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80073c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c4:	2200      	movs	r2, #0
 80073c6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80073c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ca:	3304      	adds	r3, #4
 80073cc:	4618      	mov	r0, r3
 80073ce:	f7fe ff4a 	bl	8006266 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80073d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d4:	3318      	adds	r3, #24
 80073d6:	4618      	mov	r0, r3
 80073d8:	f7fe ff45 	bl	8006266 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80073dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073e4:	f1c3 0207 	rsb	r2, r3, #7
 80073e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80073ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073f0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80073f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f4:	2200      	movs	r2, #0
 80073f6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80073f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fa:	2200      	movs	r2, #0
 80073fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007400:	683a      	ldr	r2, [r7, #0]
 8007402:	68f9      	ldr	r1, [r7, #12]
 8007404:	69b8      	ldr	r0, [r7, #24]
 8007406:	f001 faa3 	bl	8008950 <pxPortInitialiseStack>
 800740a:	4602      	mov	r2, r0
 800740c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007412:	2b00      	cmp	r3, #0
 8007414:	d002      	beq.n	800741c <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007418:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800741a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800741c:	bf00      	nop
 800741e:	3720      	adds	r7, #32
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800742c:	f001 fb7c 	bl	8008b28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007430:	4b2a      	ldr	r3, [pc, #168]	; (80074dc <prvAddNewTaskToReadyList+0xb8>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	3301      	adds	r3, #1
 8007436:	4a29      	ldr	r2, [pc, #164]	; (80074dc <prvAddNewTaskToReadyList+0xb8>)
 8007438:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800743a:	4b29      	ldr	r3, [pc, #164]	; (80074e0 <prvAddNewTaskToReadyList+0xbc>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d109      	bne.n	8007456 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007442:	4a27      	ldr	r2, [pc, #156]	; (80074e0 <prvAddNewTaskToReadyList+0xbc>)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007448:	4b24      	ldr	r3, [pc, #144]	; (80074dc <prvAddNewTaskToReadyList+0xb8>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d110      	bne.n	8007472 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007450:	f000 fc02 	bl	8007c58 <prvInitialiseTaskLists>
 8007454:	e00d      	b.n	8007472 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007456:	4b23      	ldr	r3, [pc, #140]	; (80074e4 <prvAddNewTaskToReadyList+0xc0>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d109      	bne.n	8007472 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800745e:	4b20      	ldr	r3, [pc, #128]	; (80074e0 <prvAddNewTaskToReadyList+0xbc>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007468:	429a      	cmp	r2, r3
 800746a:	d802      	bhi.n	8007472 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800746c:	4a1c      	ldr	r2, [pc, #112]	; (80074e0 <prvAddNewTaskToReadyList+0xbc>)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007472:	4b1d      	ldr	r3, [pc, #116]	; (80074e8 <prvAddNewTaskToReadyList+0xc4>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	3301      	adds	r3, #1
 8007478:	4a1b      	ldr	r2, [pc, #108]	; (80074e8 <prvAddNewTaskToReadyList+0xc4>)
 800747a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007480:	2201      	movs	r2, #1
 8007482:	409a      	lsls	r2, r3
 8007484:	4b19      	ldr	r3, [pc, #100]	; (80074ec <prvAddNewTaskToReadyList+0xc8>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4313      	orrs	r3, r2
 800748a:	4a18      	ldr	r2, [pc, #96]	; (80074ec <prvAddNewTaskToReadyList+0xc8>)
 800748c:	6013      	str	r3, [r2, #0]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007492:	4613      	mov	r3, r2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	4a15      	ldr	r2, [pc, #84]	; (80074f0 <prvAddNewTaskToReadyList+0xcc>)
 800749c:	441a      	add	r2, r3
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	3304      	adds	r3, #4
 80074a2:	4619      	mov	r1, r3
 80074a4:	4610      	mov	r0, r2
 80074a6:	f7fe feea 	bl	800627e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80074aa:	f001 fb6b 	bl	8008b84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80074ae:	4b0d      	ldr	r3, [pc, #52]	; (80074e4 <prvAddNewTaskToReadyList+0xc0>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d00e      	beq.n	80074d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80074b6:	4b0a      	ldr	r3, [pc, #40]	; (80074e0 <prvAddNewTaskToReadyList+0xbc>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d207      	bcs.n	80074d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80074c4:	4b0b      	ldr	r3, [pc, #44]	; (80074f4 <prvAddNewTaskToReadyList+0xd0>)
 80074c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ca:	601a      	str	r2, [r3, #0]
 80074cc:	f3bf 8f4f 	dsb	sy
 80074d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074d4:	bf00      	nop
 80074d6:	3708      	adds	r7, #8
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	200009e8 	.word	0x200009e8
 80074e0:	200008e8 	.word	0x200008e8
 80074e4:	200009f4 	.word	0x200009f4
 80074e8:	20000a04 	.word	0x20000a04
 80074ec:	200009f0 	.word	0x200009f0
 80074f0:	200008ec 	.word	0x200008ec
 80074f4:	e000ed04 	.word	0xe000ed04

080074f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007500:	2300      	movs	r3, #0
 8007502:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d016      	beq.n	8007538 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800750a:	4b13      	ldr	r3, [pc, #76]	; (8007558 <vTaskDelay+0x60>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d009      	beq.n	8007526 <vTaskDelay+0x2e>
 8007512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007516:	f383 8811 	msr	BASEPRI, r3
 800751a:	f3bf 8f6f 	isb	sy
 800751e:	f3bf 8f4f 	dsb	sy
 8007522:	60bb      	str	r3, [r7, #8]
 8007524:	e7fe      	b.n	8007524 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8007526:	f000 f87f 	bl	8007628 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800752a:	2100      	movs	r1, #0
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f000 fe2b 	bl	8008188 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007532:	f000 f887 	bl	8007644 <xTaskResumeAll>
 8007536:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d107      	bne.n	800754e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800753e:	4b07      	ldr	r3, [pc, #28]	; (800755c <vTaskDelay+0x64>)
 8007540:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007544:	601a      	str	r2, [r3, #0]
 8007546:	f3bf 8f4f 	dsb	sy
 800754a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800754e:	bf00      	nop
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	20000a10 	.word	0x20000a10
 800755c:	e000ed04 	.word	0xe000ed04

08007560 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b08a      	sub	sp, #40	; 0x28
 8007564:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007566:	2300      	movs	r3, #0
 8007568:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800756a:	2300      	movs	r3, #0
 800756c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800756e:	463a      	mov	r2, r7
 8007570:	1d39      	adds	r1, r7, #4
 8007572:	f107 0308 	add.w	r3, r7, #8
 8007576:	4618      	mov	r0, r3
 8007578:	f7f9 f9e8 	bl	800094c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800757c:	6839      	ldr	r1, [r7, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68ba      	ldr	r2, [r7, #8]
 8007582:	9202      	str	r2, [sp, #8]
 8007584:	9301      	str	r3, [sp, #4]
 8007586:	2300      	movs	r3, #0
 8007588:	9300      	str	r3, [sp, #0]
 800758a:	2300      	movs	r3, #0
 800758c:	460a      	mov	r2, r1
 800758e:	4920      	ldr	r1, [pc, #128]	; (8007610 <vTaskStartScheduler+0xb0>)
 8007590:	4820      	ldr	r0, [pc, #128]	; (8007614 <vTaskStartScheduler+0xb4>)
 8007592:	f7ff fe2b 	bl	80071ec <xTaskCreateStatic>
 8007596:	4602      	mov	r2, r0
 8007598:	4b1f      	ldr	r3, [pc, #124]	; (8007618 <vTaskStartScheduler+0xb8>)
 800759a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800759c:	4b1e      	ldr	r3, [pc, #120]	; (8007618 <vTaskStartScheduler+0xb8>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d002      	beq.n	80075aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80075a4:	2301      	movs	r3, #1
 80075a6:	617b      	str	r3, [r7, #20]
 80075a8:	e001      	b.n	80075ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80075aa:	2300      	movs	r3, #0
 80075ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d102      	bne.n	80075ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80075b4:	f000 fe4e 	bl	8008254 <xTimerCreateTimerTask>
 80075b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d115      	bne.n	80075ec <vTaskStartScheduler+0x8c>
 80075c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c4:	f383 8811 	msr	BASEPRI, r3
 80075c8:	f3bf 8f6f 	isb	sy
 80075cc:	f3bf 8f4f 	dsb	sy
 80075d0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80075d2:	4b12      	ldr	r3, [pc, #72]	; (800761c <vTaskStartScheduler+0xbc>)
 80075d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80075da:	4b11      	ldr	r3, [pc, #68]	; (8007620 <vTaskStartScheduler+0xc0>)
 80075dc:	2201      	movs	r2, #1
 80075de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80075e0:	4b10      	ldr	r3, [pc, #64]	; (8007624 <vTaskStartScheduler+0xc4>)
 80075e2:	2200      	movs	r2, #0
 80075e4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80075e6:	f001 fa2f 	bl	8008a48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80075ea:	e00d      	b.n	8007608 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075f2:	d109      	bne.n	8007608 <vTaskStartScheduler+0xa8>
 80075f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	60fb      	str	r3, [r7, #12]
 8007606:	e7fe      	b.n	8007606 <vTaskStartScheduler+0xa6>
}
 8007608:	bf00      	nop
 800760a:	3718      	adds	r7, #24
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}
 8007610:	08009bdc 	.word	0x08009bdc
 8007614:	08007c29 	.word	0x08007c29
 8007618:	20000a0c 	.word	0x20000a0c
 800761c:	20000a08 	.word	0x20000a08
 8007620:	200009f4 	.word	0x200009f4
 8007624:	200009ec 	.word	0x200009ec

08007628 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007628:	b480      	push	{r7}
 800762a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800762c:	4b04      	ldr	r3, [pc, #16]	; (8007640 <vTaskSuspendAll+0x18>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	3301      	adds	r3, #1
 8007632:	4a03      	ldr	r2, [pc, #12]	; (8007640 <vTaskSuspendAll+0x18>)
 8007634:	6013      	str	r3, [r2, #0]
}
 8007636:	bf00      	nop
 8007638:	46bd      	mov	sp, r7
 800763a:	bc80      	pop	{r7}
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	20000a10 	.word	0x20000a10

08007644 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800764a:	2300      	movs	r3, #0
 800764c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800764e:	2300      	movs	r3, #0
 8007650:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007652:	4b41      	ldr	r3, [pc, #260]	; (8007758 <xTaskResumeAll+0x114>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d109      	bne.n	800766e <xTaskResumeAll+0x2a>
 800765a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800765e:	f383 8811 	msr	BASEPRI, r3
 8007662:	f3bf 8f6f 	isb	sy
 8007666:	f3bf 8f4f 	dsb	sy
 800766a:	603b      	str	r3, [r7, #0]
 800766c:	e7fe      	b.n	800766c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800766e:	f001 fa5b 	bl	8008b28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007672:	4b39      	ldr	r3, [pc, #228]	; (8007758 <xTaskResumeAll+0x114>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	3b01      	subs	r3, #1
 8007678:	4a37      	ldr	r2, [pc, #220]	; (8007758 <xTaskResumeAll+0x114>)
 800767a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800767c:	4b36      	ldr	r3, [pc, #216]	; (8007758 <xTaskResumeAll+0x114>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d161      	bne.n	8007748 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007684:	4b35      	ldr	r3, [pc, #212]	; (800775c <xTaskResumeAll+0x118>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d05d      	beq.n	8007748 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800768c:	e02e      	b.n	80076ec <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800768e:	4b34      	ldr	r3, [pc, #208]	; (8007760 <xTaskResumeAll+0x11c>)
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	3318      	adds	r3, #24
 800769a:	4618      	mov	r0, r3
 800769c:	f7fe fe4a 	bl	8006334 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	3304      	adds	r3, #4
 80076a4:	4618      	mov	r0, r3
 80076a6:	f7fe fe45 	bl	8006334 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ae:	2201      	movs	r2, #1
 80076b0:	409a      	lsls	r2, r3
 80076b2:	4b2c      	ldr	r3, [pc, #176]	; (8007764 <xTaskResumeAll+0x120>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	4a2a      	ldr	r2, [pc, #168]	; (8007764 <xTaskResumeAll+0x120>)
 80076ba:	6013      	str	r3, [r2, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076c0:	4613      	mov	r3, r2
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	4413      	add	r3, r2
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	4a27      	ldr	r2, [pc, #156]	; (8007768 <xTaskResumeAll+0x124>)
 80076ca:	441a      	add	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	3304      	adds	r3, #4
 80076d0:	4619      	mov	r1, r3
 80076d2:	4610      	mov	r0, r2
 80076d4:	f7fe fdd3 	bl	800627e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076dc:	4b23      	ldr	r3, [pc, #140]	; (800776c <xTaskResumeAll+0x128>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d302      	bcc.n	80076ec <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80076e6:	4b22      	ldr	r3, [pc, #136]	; (8007770 <xTaskResumeAll+0x12c>)
 80076e8:	2201      	movs	r2, #1
 80076ea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076ec:	4b1c      	ldr	r3, [pc, #112]	; (8007760 <xTaskResumeAll+0x11c>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1cc      	bne.n	800768e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d001      	beq.n	80076fe <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80076fa:	f000 fb47 	bl	8007d8c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80076fe:	4b1d      	ldr	r3, [pc, #116]	; (8007774 <xTaskResumeAll+0x130>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d010      	beq.n	800772c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800770a:	f000 f845 	bl	8007798 <xTaskIncrementTick>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d002      	beq.n	800771a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8007714:	4b16      	ldr	r3, [pc, #88]	; (8007770 <xTaskResumeAll+0x12c>)
 8007716:	2201      	movs	r2, #1
 8007718:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	3b01      	subs	r3, #1
 800771e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1f1      	bne.n	800770a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8007726:	4b13      	ldr	r3, [pc, #76]	; (8007774 <xTaskResumeAll+0x130>)
 8007728:	2200      	movs	r2, #0
 800772a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800772c:	4b10      	ldr	r3, [pc, #64]	; (8007770 <xTaskResumeAll+0x12c>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d009      	beq.n	8007748 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007734:	2301      	movs	r3, #1
 8007736:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007738:	4b0f      	ldr	r3, [pc, #60]	; (8007778 <xTaskResumeAll+0x134>)
 800773a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800773e:	601a      	str	r2, [r3, #0]
 8007740:	f3bf 8f4f 	dsb	sy
 8007744:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007748:	f001 fa1c 	bl	8008b84 <vPortExitCritical>

	return xAlreadyYielded;
 800774c:	68bb      	ldr	r3, [r7, #8]
}
 800774e:	4618      	mov	r0, r3
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
 8007756:	bf00      	nop
 8007758:	20000a10 	.word	0x20000a10
 800775c:	200009e8 	.word	0x200009e8
 8007760:	200009a8 	.word	0x200009a8
 8007764:	200009f0 	.word	0x200009f0
 8007768:	200008ec 	.word	0x200008ec
 800776c:	200008e8 	.word	0x200008e8
 8007770:	200009fc 	.word	0x200009fc
 8007774:	200009f8 	.word	0x200009f8
 8007778:	e000ed04 	.word	0xe000ed04

0800777c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007782:	4b04      	ldr	r3, [pc, #16]	; (8007794 <xTaskGetTickCount+0x18>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007788:	687b      	ldr	r3, [r7, #4]
}
 800778a:	4618      	mov	r0, r3
 800778c:	370c      	adds	r7, #12
 800778e:	46bd      	mov	sp, r7
 8007790:	bc80      	pop	{r7}
 8007792:	4770      	bx	lr
 8007794:	200009ec 	.word	0x200009ec

08007798 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b086      	sub	sp, #24
 800779c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800779e:	2300      	movs	r3, #0
 80077a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077a2:	4b50      	ldr	r3, [pc, #320]	; (80078e4 <xTaskIncrementTick+0x14c>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f040 808c 	bne.w	80078c4 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80077ac:	4b4e      	ldr	r3, [pc, #312]	; (80078e8 <xTaskIncrementTick+0x150>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	3301      	adds	r3, #1
 80077b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80077b4:	4a4c      	ldr	r2, [pc, #304]	; (80078e8 <xTaskIncrementTick+0x150>)
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d11f      	bne.n	8007800 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80077c0:	4b4a      	ldr	r3, [pc, #296]	; (80078ec <xTaskIncrementTick+0x154>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d009      	beq.n	80077de <xTaskIncrementTick+0x46>
 80077ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	603b      	str	r3, [r7, #0]
 80077dc:	e7fe      	b.n	80077dc <xTaskIncrementTick+0x44>
 80077de:	4b43      	ldr	r3, [pc, #268]	; (80078ec <xTaskIncrementTick+0x154>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	60fb      	str	r3, [r7, #12]
 80077e4:	4b42      	ldr	r3, [pc, #264]	; (80078f0 <xTaskIncrementTick+0x158>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a40      	ldr	r2, [pc, #256]	; (80078ec <xTaskIncrementTick+0x154>)
 80077ea:	6013      	str	r3, [r2, #0]
 80077ec:	4a40      	ldr	r2, [pc, #256]	; (80078f0 <xTaskIncrementTick+0x158>)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	6013      	str	r3, [r2, #0]
 80077f2:	4b40      	ldr	r3, [pc, #256]	; (80078f4 <xTaskIncrementTick+0x15c>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	3301      	adds	r3, #1
 80077f8:	4a3e      	ldr	r2, [pc, #248]	; (80078f4 <xTaskIncrementTick+0x15c>)
 80077fa:	6013      	str	r3, [r2, #0]
 80077fc:	f000 fac6 	bl	8007d8c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007800:	4b3d      	ldr	r3, [pc, #244]	; (80078f8 <xTaskIncrementTick+0x160>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	693a      	ldr	r2, [r7, #16]
 8007806:	429a      	cmp	r2, r3
 8007808:	d34d      	bcc.n	80078a6 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800780a:	4b38      	ldr	r3, [pc, #224]	; (80078ec <xTaskIncrementTick+0x154>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d101      	bne.n	8007818 <xTaskIncrementTick+0x80>
 8007814:	2301      	movs	r3, #1
 8007816:	e000      	b.n	800781a <xTaskIncrementTick+0x82>
 8007818:	2300      	movs	r3, #0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d004      	beq.n	8007828 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800781e:	4b36      	ldr	r3, [pc, #216]	; (80078f8 <xTaskIncrementTick+0x160>)
 8007820:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007824:	601a      	str	r2, [r3, #0]
					break;
 8007826:	e03e      	b.n	80078a6 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007828:	4b30      	ldr	r3, [pc, #192]	; (80078ec <xTaskIncrementTick+0x154>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	429a      	cmp	r2, r3
 800783e:	d203      	bcs.n	8007848 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007840:	4a2d      	ldr	r2, [pc, #180]	; (80078f8 <xTaskIncrementTick+0x160>)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6013      	str	r3, [r2, #0]
						break;
 8007846:	e02e      	b.n	80078a6 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	3304      	adds	r3, #4
 800784c:	4618      	mov	r0, r3
 800784e:	f7fe fd71 	bl	8006334 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007856:	2b00      	cmp	r3, #0
 8007858:	d004      	beq.n	8007864 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	3318      	adds	r3, #24
 800785e:	4618      	mov	r0, r3
 8007860:	f7fe fd68 	bl	8006334 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007868:	2201      	movs	r2, #1
 800786a:	409a      	lsls	r2, r3
 800786c:	4b23      	ldr	r3, [pc, #140]	; (80078fc <xTaskIncrementTick+0x164>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4313      	orrs	r3, r2
 8007872:	4a22      	ldr	r2, [pc, #136]	; (80078fc <xTaskIncrementTick+0x164>)
 8007874:	6013      	str	r3, [r2, #0]
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800787a:	4613      	mov	r3, r2
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	4413      	add	r3, r2
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	4a1f      	ldr	r2, [pc, #124]	; (8007900 <xTaskIncrementTick+0x168>)
 8007884:	441a      	add	r2, r3
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	3304      	adds	r3, #4
 800788a:	4619      	mov	r1, r3
 800788c:	4610      	mov	r0, r2
 800788e:	f7fe fcf6 	bl	800627e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007896:	4b1b      	ldr	r3, [pc, #108]	; (8007904 <xTaskIncrementTick+0x16c>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800789c:	429a      	cmp	r2, r3
 800789e:	d3b4      	bcc.n	800780a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80078a0:	2301      	movs	r3, #1
 80078a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078a4:	e7b1      	b.n	800780a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80078a6:	4b17      	ldr	r3, [pc, #92]	; (8007904 <xTaskIncrementTick+0x16c>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078ac:	4914      	ldr	r1, [pc, #80]	; (8007900 <xTaskIncrementTick+0x168>)
 80078ae:	4613      	mov	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	4413      	add	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	440b      	add	r3, r1
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d907      	bls.n	80078ce <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80078be:	2301      	movs	r3, #1
 80078c0:	617b      	str	r3, [r7, #20]
 80078c2:	e004      	b.n	80078ce <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80078c4:	4b10      	ldr	r3, [pc, #64]	; (8007908 <xTaskIncrementTick+0x170>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	3301      	adds	r3, #1
 80078ca:	4a0f      	ldr	r2, [pc, #60]	; (8007908 <xTaskIncrementTick+0x170>)
 80078cc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80078ce:	4b0f      	ldr	r3, [pc, #60]	; (800790c <xTaskIncrementTick+0x174>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d001      	beq.n	80078da <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80078d6:	2301      	movs	r3, #1
 80078d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80078da:	697b      	ldr	r3, [r7, #20]
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3718      	adds	r7, #24
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}
 80078e4:	20000a10 	.word	0x20000a10
 80078e8:	200009ec 	.word	0x200009ec
 80078ec:	200009a0 	.word	0x200009a0
 80078f0:	200009a4 	.word	0x200009a4
 80078f4:	20000a00 	.word	0x20000a00
 80078f8:	20000a08 	.word	0x20000a08
 80078fc:	200009f0 	.word	0x200009f0
 8007900:	200008ec 	.word	0x200008ec
 8007904:	200008e8 	.word	0x200008e8
 8007908:	200009f8 	.word	0x200009f8
 800790c:	200009fc 	.word	0x200009fc

08007910 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007910:	b480      	push	{r7}
 8007912:	b087      	sub	sp, #28
 8007914:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007916:	4b26      	ldr	r3, [pc, #152]	; (80079b0 <vTaskSwitchContext+0xa0>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d003      	beq.n	8007926 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800791e:	4b25      	ldr	r3, [pc, #148]	; (80079b4 <vTaskSwitchContext+0xa4>)
 8007920:	2201      	movs	r2, #1
 8007922:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007924:	e03e      	b.n	80079a4 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8007926:	4b23      	ldr	r3, [pc, #140]	; (80079b4 <vTaskSwitchContext+0xa4>)
 8007928:	2200      	movs	r2, #0
 800792a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800792c:	4b22      	ldr	r3, [pc, #136]	; (80079b8 <vTaskSwitchContext+0xa8>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	fab3 f383 	clz	r3, r3
 8007938:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800793a:	7afb      	ldrb	r3, [r7, #11]
 800793c:	f1c3 031f 	rsb	r3, r3, #31
 8007940:	617b      	str	r3, [r7, #20]
 8007942:	491e      	ldr	r1, [pc, #120]	; (80079bc <vTaskSwitchContext+0xac>)
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	4613      	mov	r3, r2
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	4413      	add	r3, r2
 800794c:	009b      	lsls	r3, r3, #2
 800794e:	440b      	add	r3, r1
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d109      	bne.n	800796a <vTaskSwitchContext+0x5a>
	__asm volatile
 8007956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800795a:	f383 8811 	msr	BASEPRI, r3
 800795e:	f3bf 8f6f 	isb	sy
 8007962:	f3bf 8f4f 	dsb	sy
 8007966:	607b      	str	r3, [r7, #4]
 8007968:	e7fe      	b.n	8007968 <vTaskSwitchContext+0x58>
 800796a:	697a      	ldr	r2, [r7, #20]
 800796c:	4613      	mov	r3, r2
 800796e:	009b      	lsls	r3, r3, #2
 8007970:	4413      	add	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	4a11      	ldr	r2, [pc, #68]	; (80079bc <vTaskSwitchContext+0xac>)
 8007976:	4413      	add	r3, r2
 8007978:	613b      	str	r3, [r7, #16]
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	685a      	ldr	r2, [r3, #4]
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	605a      	str	r2, [r3, #4]
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	685a      	ldr	r2, [r3, #4]
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	3308      	adds	r3, #8
 800798c:	429a      	cmp	r2, r3
 800798e:	d104      	bne.n	800799a <vTaskSwitchContext+0x8a>
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	685a      	ldr	r2, [r3, #4]
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	605a      	str	r2, [r3, #4]
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	4a07      	ldr	r2, [pc, #28]	; (80079c0 <vTaskSwitchContext+0xb0>)
 80079a2:	6013      	str	r3, [r2, #0]
}
 80079a4:	bf00      	nop
 80079a6:	371c      	adds	r7, #28
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bc80      	pop	{r7}
 80079ac:	4770      	bx	lr
 80079ae:	bf00      	nop
 80079b0:	20000a10 	.word	0x20000a10
 80079b4:	200009fc 	.word	0x200009fc
 80079b8:	200009f0 	.word	0x200009f0
 80079bc:	200008ec 	.word	0x200008ec
 80079c0:	200008e8 	.word	0x200008e8

080079c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d109      	bne.n	80079e8 <vTaskPlaceOnEventList+0x24>
 80079d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d8:	f383 8811 	msr	BASEPRI, r3
 80079dc:	f3bf 8f6f 	isb	sy
 80079e0:	f3bf 8f4f 	dsb	sy
 80079e4:	60fb      	str	r3, [r7, #12]
 80079e6:	e7fe      	b.n	80079e6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80079e8:	4b07      	ldr	r3, [pc, #28]	; (8007a08 <vTaskPlaceOnEventList+0x44>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	3318      	adds	r3, #24
 80079ee:	4619      	mov	r1, r3
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f7fe fc67 	bl	80062c4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80079f6:	2101      	movs	r1, #1
 80079f8:	6838      	ldr	r0, [r7, #0]
 80079fa:	f000 fbc5 	bl	8008188 <prvAddCurrentTaskToDelayedList>
}
 80079fe:	bf00      	nop
 8007a00:	3710      	adds	r7, #16
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	bf00      	nop
 8007a08:	200008e8 	.word	0x200008e8

08007a0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b086      	sub	sp, #24
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d109      	bne.n	8007a32 <vTaskPlaceOnEventListRestricted+0x26>
 8007a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a22:	f383 8811 	msr	BASEPRI, r3
 8007a26:	f3bf 8f6f 	isb	sy
 8007a2a:	f3bf 8f4f 	dsb	sy
 8007a2e:	617b      	str	r3, [r7, #20]
 8007a30:	e7fe      	b.n	8007a30 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a32:	4b0a      	ldr	r3, [pc, #40]	; (8007a5c <vTaskPlaceOnEventListRestricted+0x50>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3318      	adds	r3, #24
 8007a38:	4619      	mov	r1, r3
 8007a3a:	68f8      	ldr	r0, [r7, #12]
 8007a3c:	f7fe fc1f 	bl	800627e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d002      	beq.n	8007a4c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8007a46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a4a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007a4c:	6879      	ldr	r1, [r7, #4]
 8007a4e:	68b8      	ldr	r0, [r7, #8]
 8007a50:	f000 fb9a 	bl	8008188 <prvAddCurrentTaskToDelayedList>
	}
 8007a54:	bf00      	nop
 8007a56:	3718      	adds	r7, #24
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}
 8007a5c:	200008e8 	.word	0x200008e8

08007a60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b086      	sub	sp, #24
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d109      	bne.n	8007a8a <xTaskRemoveFromEventList+0x2a>
 8007a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a7a:	f383 8811 	msr	BASEPRI, r3
 8007a7e:	f3bf 8f6f 	isb	sy
 8007a82:	f3bf 8f4f 	dsb	sy
 8007a86:	60fb      	str	r3, [r7, #12]
 8007a88:	e7fe      	b.n	8007a88 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	3318      	adds	r3, #24
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f7fe fc50 	bl	8006334 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a94:	4b1d      	ldr	r3, [pc, #116]	; (8007b0c <xTaskRemoveFromEventList+0xac>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d11c      	bne.n	8007ad6 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	3304      	adds	r3, #4
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f7fe fc47 	bl	8006334 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aaa:	2201      	movs	r2, #1
 8007aac:	409a      	lsls	r2, r3
 8007aae:	4b18      	ldr	r3, [pc, #96]	; (8007b10 <xTaskRemoveFromEventList+0xb0>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	4a16      	ldr	r2, [pc, #88]	; (8007b10 <xTaskRemoveFromEventList+0xb0>)
 8007ab6:	6013      	str	r3, [r2, #0]
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007abc:	4613      	mov	r3, r2
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4413      	add	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	4a13      	ldr	r2, [pc, #76]	; (8007b14 <xTaskRemoveFromEventList+0xb4>)
 8007ac6:	441a      	add	r2, r3
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	3304      	adds	r3, #4
 8007acc:	4619      	mov	r1, r3
 8007ace:	4610      	mov	r0, r2
 8007ad0:	f7fe fbd5 	bl	800627e <vListInsertEnd>
 8007ad4:	e005      	b.n	8007ae2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	3318      	adds	r3, #24
 8007ada:	4619      	mov	r1, r3
 8007adc:	480e      	ldr	r0, [pc, #56]	; (8007b18 <xTaskRemoveFromEventList+0xb8>)
 8007ade:	f7fe fbce 	bl	800627e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ae6:	4b0d      	ldr	r3, [pc, #52]	; (8007b1c <xTaskRemoveFromEventList+0xbc>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d905      	bls.n	8007afc <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007af0:	2301      	movs	r3, #1
 8007af2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007af4:	4b0a      	ldr	r3, [pc, #40]	; (8007b20 <xTaskRemoveFromEventList+0xc0>)
 8007af6:	2201      	movs	r2, #1
 8007af8:	601a      	str	r2, [r3, #0]
 8007afa:	e001      	b.n	8007b00 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8007afc:	2300      	movs	r3, #0
 8007afe:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007b00:	697b      	ldr	r3, [r7, #20]
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3718      	adds	r7, #24
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop
 8007b0c:	20000a10 	.word	0x20000a10
 8007b10:	200009f0 	.word	0x200009f0
 8007b14:	200008ec 	.word	0x200008ec
 8007b18:	200009a8 	.word	0x200009a8
 8007b1c:	200008e8 	.word	0x200008e8
 8007b20:	200009fc 	.word	0x200009fc

08007b24 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007b2c:	4b06      	ldr	r3, [pc, #24]	; (8007b48 <vTaskInternalSetTimeOutState+0x24>)
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007b34:	4b05      	ldr	r3, [pc, #20]	; (8007b4c <vTaskInternalSetTimeOutState+0x28>)
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	605a      	str	r2, [r3, #4]
}
 8007b3c:	bf00      	nop
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bc80      	pop	{r7}
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	20000a00 	.word	0x20000a00
 8007b4c:	200009ec 	.word	0x200009ec

08007b50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b088      	sub	sp, #32
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d109      	bne.n	8007b74 <xTaskCheckForTimeOut+0x24>
 8007b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	613b      	str	r3, [r7, #16]
 8007b72:	e7fe      	b.n	8007b72 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d109      	bne.n	8007b8e <xTaskCheckForTimeOut+0x3e>
 8007b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b7e:	f383 8811 	msr	BASEPRI, r3
 8007b82:	f3bf 8f6f 	isb	sy
 8007b86:	f3bf 8f4f 	dsb	sy
 8007b8a:	60fb      	str	r3, [r7, #12]
 8007b8c:	e7fe      	b.n	8007b8c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8007b8e:	f000 ffcb 	bl	8008b28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007b92:	4b1d      	ldr	r3, [pc, #116]	; (8007c08 <xTaskCheckForTimeOut+0xb8>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	69ba      	ldr	r2, [r7, #24]
 8007b9e:	1ad3      	subs	r3, r2, r3
 8007ba0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007baa:	d102      	bne.n	8007bb2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007bac:	2300      	movs	r3, #0
 8007bae:	61fb      	str	r3, [r7, #28]
 8007bb0:	e023      	b.n	8007bfa <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	4b15      	ldr	r3, [pc, #84]	; (8007c0c <xTaskCheckForTimeOut+0xbc>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	d007      	beq.n	8007bce <xTaskCheckForTimeOut+0x7e>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	69ba      	ldr	r2, [r7, #24]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d302      	bcc.n	8007bce <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	61fb      	str	r3, [r7, #28]
 8007bcc:	e015      	b.n	8007bfa <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d20b      	bcs.n	8007bf0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	1ad2      	subs	r2, r2, r3
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f7ff ff9d 	bl	8007b24 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007bea:	2300      	movs	r3, #0
 8007bec:	61fb      	str	r3, [r7, #28]
 8007bee:	e004      	b.n	8007bfa <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007bfa:	f000 ffc3 	bl	8008b84 <vPortExitCritical>

	return xReturn;
 8007bfe:	69fb      	ldr	r3, [r7, #28]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3720      	adds	r7, #32
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}
 8007c08:	200009ec 	.word	0x200009ec
 8007c0c:	20000a00 	.word	0x20000a00

08007c10 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007c10:	b480      	push	{r7}
 8007c12:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007c14:	4b03      	ldr	r3, [pc, #12]	; (8007c24 <vTaskMissedYield+0x14>)
 8007c16:	2201      	movs	r2, #1
 8007c18:	601a      	str	r2, [r3, #0]
}
 8007c1a:	bf00      	nop
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bc80      	pop	{r7}
 8007c20:	4770      	bx	lr
 8007c22:	bf00      	nop
 8007c24:	200009fc 	.word	0x200009fc

08007c28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b082      	sub	sp, #8
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007c30:	f000 f852 	bl	8007cd8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007c34:	4b06      	ldr	r3, [pc, #24]	; (8007c50 <prvIdleTask+0x28>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d9f9      	bls.n	8007c30 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007c3c:	4b05      	ldr	r3, [pc, #20]	; (8007c54 <prvIdleTask+0x2c>)
 8007c3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c42:	601a      	str	r2, [r3, #0]
 8007c44:	f3bf 8f4f 	dsb	sy
 8007c48:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007c4c:	e7f0      	b.n	8007c30 <prvIdleTask+0x8>
 8007c4e:	bf00      	nop
 8007c50:	200008ec 	.word	0x200008ec
 8007c54:	e000ed04 	.word	0xe000ed04

08007c58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c5e:	2300      	movs	r3, #0
 8007c60:	607b      	str	r3, [r7, #4]
 8007c62:	e00c      	b.n	8007c7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c64:	687a      	ldr	r2, [r7, #4]
 8007c66:	4613      	mov	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	4413      	add	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	4a12      	ldr	r2, [pc, #72]	; (8007cb8 <prvInitialiseTaskLists+0x60>)
 8007c70:	4413      	add	r3, r2
 8007c72:	4618      	mov	r0, r3
 8007c74:	f7fe fad8 	bl	8006228 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	607b      	str	r3, [r7, #4]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2b06      	cmp	r3, #6
 8007c82:	d9ef      	bls.n	8007c64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007c84:	480d      	ldr	r0, [pc, #52]	; (8007cbc <prvInitialiseTaskLists+0x64>)
 8007c86:	f7fe facf 	bl	8006228 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c8a:	480d      	ldr	r0, [pc, #52]	; (8007cc0 <prvInitialiseTaskLists+0x68>)
 8007c8c:	f7fe facc 	bl	8006228 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c90:	480c      	ldr	r0, [pc, #48]	; (8007cc4 <prvInitialiseTaskLists+0x6c>)
 8007c92:	f7fe fac9 	bl	8006228 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007c96:	480c      	ldr	r0, [pc, #48]	; (8007cc8 <prvInitialiseTaskLists+0x70>)
 8007c98:	f7fe fac6 	bl	8006228 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007c9c:	480b      	ldr	r0, [pc, #44]	; (8007ccc <prvInitialiseTaskLists+0x74>)
 8007c9e:	f7fe fac3 	bl	8006228 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007ca2:	4b0b      	ldr	r3, [pc, #44]	; (8007cd0 <prvInitialiseTaskLists+0x78>)
 8007ca4:	4a05      	ldr	r2, [pc, #20]	; (8007cbc <prvInitialiseTaskLists+0x64>)
 8007ca6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007ca8:	4b0a      	ldr	r3, [pc, #40]	; (8007cd4 <prvInitialiseTaskLists+0x7c>)
 8007caa:	4a05      	ldr	r2, [pc, #20]	; (8007cc0 <prvInitialiseTaskLists+0x68>)
 8007cac:	601a      	str	r2, [r3, #0]
}
 8007cae:	bf00      	nop
 8007cb0:	3708      	adds	r7, #8
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
 8007cb6:	bf00      	nop
 8007cb8:	200008ec 	.word	0x200008ec
 8007cbc:	20000978 	.word	0x20000978
 8007cc0:	2000098c 	.word	0x2000098c
 8007cc4:	200009a8 	.word	0x200009a8
 8007cc8:	200009bc 	.word	0x200009bc
 8007ccc:	200009d4 	.word	0x200009d4
 8007cd0:	200009a0 	.word	0x200009a0
 8007cd4:	200009a4 	.word	0x200009a4

08007cd8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b082      	sub	sp, #8
 8007cdc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007cde:	e019      	b.n	8007d14 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007ce0:	f000 ff22 	bl	8008b28 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007ce4:	4b0f      	ldr	r3, [pc, #60]	; (8007d24 <prvCheckTasksWaitingTermination+0x4c>)
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	3304      	adds	r3, #4
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f7fe fb1f 	bl	8006334 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007cf6:	4b0c      	ldr	r3, [pc, #48]	; (8007d28 <prvCheckTasksWaitingTermination+0x50>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	4a0a      	ldr	r2, [pc, #40]	; (8007d28 <prvCheckTasksWaitingTermination+0x50>)
 8007cfe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007d00:	4b0a      	ldr	r3, [pc, #40]	; (8007d2c <prvCheckTasksWaitingTermination+0x54>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	3b01      	subs	r3, #1
 8007d06:	4a09      	ldr	r2, [pc, #36]	; (8007d2c <prvCheckTasksWaitingTermination+0x54>)
 8007d08:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007d0a:	f000 ff3b 	bl	8008b84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f000 f80e 	bl	8007d30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d14:	4b05      	ldr	r3, [pc, #20]	; (8007d2c <prvCheckTasksWaitingTermination+0x54>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d1e1      	bne.n	8007ce0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007d1c:	bf00      	nop
 8007d1e:	3708      	adds	r7, #8
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}
 8007d24:	200009bc 	.word	0x200009bc
 8007d28:	200009e8 	.word	0x200009e8
 8007d2c:	200009d0 	.word	0x200009d0

08007d30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d108      	bne.n	8007d54 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d46:	4618      	mov	r0, r3
 8007d48:	f001 f8a6 	bl	8008e98 <vPortFree>
				vPortFree( pxTCB );
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f001 f8a3 	bl	8008e98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007d52:	e017      	b.n	8007d84 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d103      	bne.n	8007d66 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f001 f89a 	bl	8008e98 <vPortFree>
	}
 8007d64:	e00e      	b.n	8007d84 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	d009      	beq.n	8007d84 <prvDeleteTCB+0x54>
 8007d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d74:	f383 8811 	msr	BASEPRI, r3
 8007d78:	f3bf 8f6f 	isb	sy
 8007d7c:	f3bf 8f4f 	dsb	sy
 8007d80:	60fb      	str	r3, [r7, #12]
 8007d82:	e7fe      	b.n	8007d82 <prvDeleteTCB+0x52>
	}
 8007d84:	bf00      	nop
 8007d86:	3710      	adds	r7, #16
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}

08007d8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d92:	4b0e      	ldr	r3, [pc, #56]	; (8007dcc <prvResetNextTaskUnblockTime+0x40>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d101      	bne.n	8007da0 <prvResetNextTaskUnblockTime+0x14>
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e000      	b.n	8007da2 <prvResetNextTaskUnblockTime+0x16>
 8007da0:	2300      	movs	r3, #0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d004      	beq.n	8007db0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007da6:	4b0a      	ldr	r3, [pc, #40]	; (8007dd0 <prvResetNextTaskUnblockTime+0x44>)
 8007da8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007dac:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007dae:	e008      	b.n	8007dc2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007db0:	4b06      	ldr	r3, [pc, #24]	; (8007dcc <prvResetNextTaskUnblockTime+0x40>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	68db      	ldr	r3, [r3, #12]
 8007db8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	4a04      	ldr	r2, [pc, #16]	; (8007dd0 <prvResetNextTaskUnblockTime+0x44>)
 8007dc0:	6013      	str	r3, [r2, #0]
}
 8007dc2:	bf00      	nop
 8007dc4:	370c      	adds	r7, #12
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bc80      	pop	{r7}
 8007dca:	4770      	bx	lr
 8007dcc:	200009a0 	.word	0x200009a0
 8007dd0:	20000a08 	.word	0x20000a08

08007dd4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b083      	sub	sp, #12
 8007dd8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007dda:	4b0b      	ldr	r3, [pc, #44]	; (8007e08 <xTaskGetSchedulerState+0x34>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d102      	bne.n	8007de8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007de2:	2301      	movs	r3, #1
 8007de4:	607b      	str	r3, [r7, #4]
 8007de6:	e008      	b.n	8007dfa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007de8:	4b08      	ldr	r3, [pc, #32]	; (8007e0c <xTaskGetSchedulerState+0x38>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d102      	bne.n	8007df6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007df0:	2302      	movs	r3, #2
 8007df2:	607b      	str	r3, [r7, #4]
 8007df4:	e001      	b.n	8007dfa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007df6:	2300      	movs	r3, #0
 8007df8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007dfa:	687b      	ldr	r3, [r7, #4]
	}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	370c      	adds	r7, #12
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bc80      	pop	{r7}
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	200009f4 	.word	0x200009f4
 8007e0c:	20000a10 	.word	0x20000a10

08007e10 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d06e      	beq.n	8007f04 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e2a:	4b39      	ldr	r3, [pc, #228]	; (8007f10 <xTaskPriorityInherit+0x100>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d25e      	bcs.n	8007ef2 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	db06      	blt.n	8007e4a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e3c:	4b34      	ldr	r3, [pc, #208]	; (8007f10 <xTaskPriorityInherit+0x100>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e42:	f1c3 0207 	rsb	r2, r3, #7
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	6959      	ldr	r1, [r3, #20]
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e52:	4613      	mov	r3, r2
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	4413      	add	r3, r2
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	4a2e      	ldr	r2, [pc, #184]	; (8007f14 <xTaskPriorityInherit+0x104>)
 8007e5c:	4413      	add	r3, r2
 8007e5e:	4299      	cmp	r1, r3
 8007e60:	d101      	bne.n	8007e66 <xTaskPriorityInherit+0x56>
 8007e62:	2301      	movs	r3, #1
 8007e64:	e000      	b.n	8007e68 <xTaskPriorityInherit+0x58>
 8007e66:	2300      	movs	r3, #0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d03a      	beq.n	8007ee2 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	3304      	adds	r3, #4
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7fe fa5f 	bl	8006334 <uxListRemove>
 8007e76:	4603      	mov	r3, r0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d115      	bne.n	8007ea8 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e80:	4924      	ldr	r1, [pc, #144]	; (8007f14 <xTaskPriorityInherit+0x104>)
 8007e82:	4613      	mov	r3, r2
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	4413      	add	r3, r2
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	440b      	add	r3, r1
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d10a      	bne.n	8007ea8 <xTaskPriorityInherit+0x98>
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e96:	2201      	movs	r2, #1
 8007e98:	fa02 f303 	lsl.w	r3, r2, r3
 8007e9c:	43da      	mvns	r2, r3
 8007e9e:	4b1e      	ldr	r3, [pc, #120]	; (8007f18 <xTaskPriorityInherit+0x108>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	4a1c      	ldr	r2, [pc, #112]	; (8007f18 <xTaskPriorityInherit+0x108>)
 8007ea6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007ea8:	4b19      	ldr	r3, [pc, #100]	; (8007f10 <xTaskPriorityInherit+0x100>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	409a      	lsls	r2, r3
 8007eba:	4b17      	ldr	r3, [pc, #92]	; (8007f18 <xTaskPriorityInherit+0x108>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	4a15      	ldr	r2, [pc, #84]	; (8007f18 <xTaskPriorityInherit+0x108>)
 8007ec2:	6013      	str	r3, [r2, #0]
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ec8:	4613      	mov	r3, r2
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	4413      	add	r3, r2
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	4a10      	ldr	r2, [pc, #64]	; (8007f14 <xTaskPriorityInherit+0x104>)
 8007ed2:	441a      	add	r2, r3
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	3304      	adds	r3, #4
 8007ed8:	4619      	mov	r1, r3
 8007eda:	4610      	mov	r0, r2
 8007edc:	f7fe f9cf 	bl	800627e <vListInsertEnd>
 8007ee0:	e004      	b.n	8007eec <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007ee2:	4b0b      	ldr	r3, [pc, #44]	; (8007f10 <xTaskPriorityInherit+0x100>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007eec:	2301      	movs	r3, #1
 8007eee:	60fb      	str	r3, [r7, #12]
 8007ef0:	e008      	b.n	8007f04 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ef6:	4b06      	ldr	r3, [pc, #24]	; (8007f10 <xTaskPriorityInherit+0x100>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d201      	bcs.n	8007f04 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007f00:	2301      	movs	r3, #1
 8007f02:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007f04:	68fb      	ldr	r3, [r7, #12]
	}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3710      	adds	r7, #16
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}
 8007f0e:	bf00      	nop
 8007f10:	200008e8 	.word	0x200008e8
 8007f14:	200008ec 	.word	0x200008ec
 8007f18:	200009f0 	.word	0x200009f0

08007f1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b086      	sub	sp, #24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d06c      	beq.n	800800c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007f32:	4b39      	ldr	r3, [pc, #228]	; (8008018 <xTaskPriorityDisinherit+0xfc>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d009      	beq.n	8007f50 <xTaskPriorityDisinherit+0x34>
 8007f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f40:	f383 8811 	msr	BASEPRI, r3
 8007f44:	f3bf 8f6f 	isb	sy
 8007f48:	f3bf 8f4f 	dsb	sy
 8007f4c:	60fb      	str	r3, [r7, #12]
 8007f4e:	e7fe      	b.n	8007f4e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d109      	bne.n	8007f6c <xTaskPriorityDisinherit+0x50>
 8007f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f5c:	f383 8811 	msr	BASEPRI, r3
 8007f60:	f3bf 8f6f 	isb	sy
 8007f64:	f3bf 8f4f 	dsb	sy
 8007f68:	60bb      	str	r3, [r7, #8]
 8007f6a:	e7fe      	b.n	8007f6a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f70:	1e5a      	subs	r2, r3, #1
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d044      	beq.n	800800c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d140      	bne.n	800800c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	3304      	adds	r3, #4
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f7fe f9d0 	bl	8006334 <uxListRemove>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d115      	bne.n	8007fc6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f9e:	491f      	ldr	r1, [pc, #124]	; (800801c <xTaskPriorityDisinherit+0x100>)
 8007fa0:	4613      	mov	r3, r2
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	4413      	add	r3, r2
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	440b      	add	r3, r1
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d10a      	bne.n	8007fc6 <xTaskPriorityDisinherit+0xaa>
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fba:	43da      	mvns	r2, r3
 8007fbc:	4b18      	ldr	r3, [pc, #96]	; (8008020 <xTaskPriorityDisinherit+0x104>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	4a17      	ldr	r2, [pc, #92]	; (8008020 <xTaskPriorityDisinherit+0x104>)
 8007fc4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fca:	693b      	ldr	r3, [r7, #16]
 8007fcc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd2:	f1c3 0207 	rsb	r2, r3, #7
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fde:	2201      	movs	r2, #1
 8007fe0:	409a      	lsls	r2, r3
 8007fe2:	4b0f      	ldr	r3, [pc, #60]	; (8008020 <xTaskPriorityDisinherit+0x104>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	4a0d      	ldr	r2, [pc, #52]	; (8008020 <xTaskPriorityDisinherit+0x104>)
 8007fea:	6013      	str	r3, [r2, #0]
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	4a08      	ldr	r2, [pc, #32]	; (800801c <xTaskPriorityDisinherit+0x100>)
 8007ffa:	441a      	add	r2, r3
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	3304      	adds	r3, #4
 8008000:	4619      	mov	r1, r3
 8008002:	4610      	mov	r0, r2
 8008004:	f7fe f93b 	bl	800627e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008008:	2301      	movs	r3, #1
 800800a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800800c:	697b      	ldr	r3, [r7, #20]
	}
 800800e:	4618      	mov	r0, r3
 8008010:	3718      	adds	r7, #24
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	200008e8 	.word	0x200008e8
 800801c:	200008ec 	.word	0x200008ec
 8008020:	200009f0 	.word	0x200009f0

08008024 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008024:	b580      	push	{r7, lr}
 8008026:	b088      	sub	sp, #32
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008032:	2301      	movs	r3, #1
 8008034:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2b00      	cmp	r3, #0
 800803a:	f000 8086 	beq.w	800814a <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008042:	2b00      	cmp	r3, #0
 8008044:	d109      	bne.n	800805a <vTaskPriorityDisinheritAfterTimeout+0x36>
 8008046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800804a:	f383 8811 	msr	BASEPRI, r3
 800804e:	f3bf 8f6f 	isb	sy
 8008052:	f3bf 8f4f 	dsb	sy
 8008056:	60fb      	str	r3, [r7, #12]
 8008058:	e7fe      	b.n	8008058 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800805e:	683a      	ldr	r2, [r7, #0]
 8008060:	429a      	cmp	r2, r3
 8008062:	d902      	bls.n	800806a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	61fb      	str	r3, [r7, #28]
 8008068:	e002      	b.n	8008070 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800806e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008074:	69fa      	ldr	r2, [r7, #28]
 8008076:	429a      	cmp	r2, r3
 8008078:	d067      	beq.n	800814a <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800807e:	697a      	ldr	r2, [r7, #20]
 8008080:	429a      	cmp	r2, r3
 8008082:	d162      	bne.n	800814a <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008084:	4b33      	ldr	r3, [pc, #204]	; (8008154 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	69ba      	ldr	r2, [r7, #24]
 800808a:	429a      	cmp	r2, r3
 800808c:	d109      	bne.n	80080a2 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800808e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008092:	f383 8811 	msr	BASEPRI, r3
 8008096:	f3bf 8f6f 	isb	sy
 800809a:	f3bf 8f4f 	dsb	sy
 800809e:	60bb      	str	r3, [r7, #8]
 80080a0:	e7fe      	b.n	80080a0 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80080a2:	69bb      	ldr	r3, [r7, #24]
 80080a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	69fa      	ldr	r2, [r7, #28]
 80080ac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	699b      	ldr	r3, [r3, #24]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	db04      	blt.n	80080c0 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	f1c3 0207 	rsb	r2, r3, #7
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	6959      	ldr	r1, [r3, #20]
 80080c4:	693a      	ldr	r2, [r7, #16]
 80080c6:	4613      	mov	r3, r2
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	4413      	add	r3, r2
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	4a22      	ldr	r2, [pc, #136]	; (8008158 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80080d0:	4413      	add	r3, r2
 80080d2:	4299      	cmp	r1, r3
 80080d4:	d101      	bne.n	80080da <vTaskPriorityDisinheritAfterTimeout+0xb6>
 80080d6:	2301      	movs	r3, #1
 80080d8:	e000      	b.n	80080dc <vTaskPriorityDisinheritAfterTimeout+0xb8>
 80080da:	2300      	movs	r3, #0
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d034      	beq.n	800814a <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080e0:	69bb      	ldr	r3, [r7, #24]
 80080e2:	3304      	adds	r3, #4
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7fe f925 	bl	8006334 <uxListRemove>
 80080ea:	4603      	mov	r3, r0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d115      	bne.n	800811c <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080f4:	4918      	ldr	r1, [pc, #96]	; (8008158 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80080f6:	4613      	mov	r3, r2
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	4413      	add	r3, r2
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	440b      	add	r3, r1
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d10a      	bne.n	800811c <vTaskPriorityDisinheritAfterTimeout+0xf8>
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800810a:	2201      	movs	r2, #1
 800810c:	fa02 f303 	lsl.w	r3, r2, r3
 8008110:	43da      	mvns	r2, r3
 8008112:	4b12      	ldr	r3, [pc, #72]	; (800815c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4013      	ands	r3, r2
 8008118:	4a10      	ldr	r2, [pc, #64]	; (800815c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800811a:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008120:	2201      	movs	r2, #1
 8008122:	409a      	lsls	r2, r3
 8008124:	4b0d      	ldr	r3, [pc, #52]	; (800815c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4313      	orrs	r3, r2
 800812a:	4a0c      	ldr	r2, [pc, #48]	; (800815c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800812c:	6013      	str	r3, [r2, #0]
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008132:	4613      	mov	r3, r2
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4413      	add	r3, r2
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	4a07      	ldr	r2, [pc, #28]	; (8008158 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800813c:	441a      	add	r2, r3
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	3304      	adds	r3, #4
 8008142:	4619      	mov	r1, r3
 8008144:	4610      	mov	r0, r2
 8008146:	f7fe f89a 	bl	800627e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800814a:	bf00      	nop
 800814c:	3720      	adds	r7, #32
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
 8008152:	bf00      	nop
 8008154:	200008e8 	.word	0x200008e8
 8008158:	200008ec 	.word	0x200008ec
 800815c:	200009f0 	.word	0x200009f0

08008160 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8008160:	b480      	push	{r7}
 8008162:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008164:	4b07      	ldr	r3, [pc, #28]	; (8008184 <pvTaskIncrementMutexHeldCount+0x24>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d004      	beq.n	8008176 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800816c:	4b05      	ldr	r3, [pc, #20]	; (8008184 <pvTaskIncrementMutexHeldCount+0x24>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008172:	3201      	adds	r2, #1
 8008174:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8008176:	4b03      	ldr	r3, [pc, #12]	; (8008184 <pvTaskIncrementMutexHeldCount+0x24>)
 8008178:	681b      	ldr	r3, [r3, #0]
	}
 800817a:	4618      	mov	r0, r3
 800817c:	46bd      	mov	sp, r7
 800817e:	bc80      	pop	{r7}
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	200008e8 	.word	0x200008e8

08008188 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b084      	sub	sp, #16
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008192:	4b29      	ldr	r3, [pc, #164]	; (8008238 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008198:	4b28      	ldr	r3, [pc, #160]	; (800823c <prvAddCurrentTaskToDelayedList+0xb4>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	3304      	adds	r3, #4
 800819e:	4618      	mov	r0, r3
 80081a0:	f7fe f8c8 	bl	8006334 <uxListRemove>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d10b      	bne.n	80081c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80081aa:	4b24      	ldr	r3, [pc, #144]	; (800823c <prvAddCurrentTaskToDelayedList+0xb4>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b0:	2201      	movs	r2, #1
 80081b2:	fa02 f303 	lsl.w	r3, r2, r3
 80081b6:	43da      	mvns	r2, r3
 80081b8:	4b21      	ldr	r3, [pc, #132]	; (8008240 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4013      	ands	r3, r2
 80081be:	4a20      	ldr	r2, [pc, #128]	; (8008240 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80081c8:	d10a      	bne.n	80081e0 <prvAddCurrentTaskToDelayedList+0x58>
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d007      	beq.n	80081e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081d0:	4b1a      	ldr	r3, [pc, #104]	; (800823c <prvAddCurrentTaskToDelayedList+0xb4>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	3304      	adds	r3, #4
 80081d6:	4619      	mov	r1, r3
 80081d8:	481a      	ldr	r0, [pc, #104]	; (8008244 <prvAddCurrentTaskToDelayedList+0xbc>)
 80081da:	f7fe f850 	bl	800627e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80081de:	e026      	b.n	800822e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	4413      	add	r3, r2
 80081e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80081e8:	4b14      	ldr	r3, [pc, #80]	; (800823c <prvAddCurrentTaskToDelayedList+0xb4>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	68ba      	ldr	r2, [r7, #8]
 80081ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d209      	bcs.n	800820c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081f8:	4b13      	ldr	r3, [pc, #76]	; (8008248 <prvAddCurrentTaskToDelayedList+0xc0>)
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	4b0f      	ldr	r3, [pc, #60]	; (800823c <prvAddCurrentTaskToDelayedList+0xb4>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	3304      	adds	r3, #4
 8008202:	4619      	mov	r1, r3
 8008204:	4610      	mov	r0, r2
 8008206:	f7fe f85d 	bl	80062c4 <vListInsert>
}
 800820a:	e010      	b.n	800822e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800820c:	4b0f      	ldr	r3, [pc, #60]	; (800824c <prvAddCurrentTaskToDelayedList+0xc4>)
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	4b0a      	ldr	r3, [pc, #40]	; (800823c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	3304      	adds	r3, #4
 8008216:	4619      	mov	r1, r3
 8008218:	4610      	mov	r0, r2
 800821a:	f7fe f853 	bl	80062c4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800821e:	4b0c      	ldr	r3, [pc, #48]	; (8008250 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68ba      	ldr	r2, [r7, #8]
 8008224:	429a      	cmp	r2, r3
 8008226:	d202      	bcs.n	800822e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008228:	4a09      	ldr	r2, [pc, #36]	; (8008250 <prvAddCurrentTaskToDelayedList+0xc8>)
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	6013      	str	r3, [r2, #0]
}
 800822e:	bf00      	nop
 8008230:	3710      	adds	r7, #16
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	200009ec 	.word	0x200009ec
 800823c:	200008e8 	.word	0x200008e8
 8008240:	200009f0 	.word	0x200009f0
 8008244:	200009d4 	.word	0x200009d4
 8008248:	200009a4 	.word	0x200009a4
 800824c:	200009a0 	.word	0x200009a0
 8008250:	20000a08 	.word	0x20000a08

08008254 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b08a      	sub	sp, #40	; 0x28
 8008258:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800825a:	2300      	movs	r3, #0
 800825c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800825e:	f000 fb37 	bl	80088d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008262:	4b1c      	ldr	r3, [pc, #112]	; (80082d4 <xTimerCreateTimerTask+0x80>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d021      	beq.n	80082ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800826a:	2300      	movs	r3, #0
 800826c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800826e:	2300      	movs	r3, #0
 8008270:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008272:	1d3a      	adds	r2, r7, #4
 8008274:	f107 0108 	add.w	r1, r7, #8
 8008278:	f107 030c 	add.w	r3, r7, #12
 800827c:	4618      	mov	r0, r3
 800827e:	f7f8 fb7d 	bl	800097c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008282:	6879      	ldr	r1, [r7, #4]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	9202      	str	r2, [sp, #8]
 800828a:	9301      	str	r3, [sp, #4]
 800828c:	2305      	movs	r3, #5
 800828e:	9300      	str	r3, [sp, #0]
 8008290:	2300      	movs	r3, #0
 8008292:	460a      	mov	r2, r1
 8008294:	4910      	ldr	r1, [pc, #64]	; (80082d8 <xTimerCreateTimerTask+0x84>)
 8008296:	4811      	ldr	r0, [pc, #68]	; (80082dc <xTimerCreateTimerTask+0x88>)
 8008298:	f7fe ffa8 	bl	80071ec <xTaskCreateStatic>
 800829c:	4602      	mov	r2, r0
 800829e:	4b10      	ldr	r3, [pc, #64]	; (80082e0 <xTimerCreateTimerTask+0x8c>)
 80082a0:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80082a2:	4b0f      	ldr	r3, [pc, #60]	; (80082e0 <xTimerCreateTimerTask+0x8c>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d001      	beq.n	80082ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80082aa:	2301      	movs	r3, #1
 80082ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d109      	bne.n	80082c8 <xTimerCreateTimerTask+0x74>
 80082b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b8:	f383 8811 	msr	BASEPRI, r3
 80082bc:	f3bf 8f6f 	isb	sy
 80082c0:	f3bf 8f4f 	dsb	sy
 80082c4:	613b      	str	r3, [r7, #16]
 80082c6:	e7fe      	b.n	80082c6 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80082c8:	697b      	ldr	r3, [r7, #20]
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3718      	adds	r7, #24
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	20000a44 	.word	0x20000a44
 80082d8:	08009be4 	.word	0x08009be4
 80082dc:	08008519 	.word	0x08008519
 80082e0:	20000a48 	.word	0x20000a48

080082e4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b088      	sub	sp, #32
 80082e8:	af02      	add	r7, sp, #8
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	607a      	str	r2, [r7, #4]
 80082f0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80082f2:	202c      	movs	r0, #44	; 0x2c
 80082f4:	f000 fd0e 	bl	8008d14 <pvPortMalloc>
 80082f8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00d      	beq.n	800831c <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	9301      	str	r3, [sp, #4]
 8008304:	6a3b      	ldr	r3, [r7, #32]
 8008306:	9300      	str	r3, [sp, #0]
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	68b9      	ldr	r1, [r7, #8]
 800830e:	68f8      	ldr	r0, [r7, #12]
 8008310:	f000 f844 	bl	800839c <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	2200      	movs	r2, #0
 8008318:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800831c:	697b      	ldr	r3, [r7, #20]
	}
 800831e:	4618      	mov	r0, r3
 8008320:	3718      	adds	r7, #24
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8008326:	b580      	push	{r7, lr}
 8008328:	b08a      	sub	sp, #40	; 0x28
 800832a:	af02      	add	r7, sp, #8
 800832c:	60f8      	str	r0, [r7, #12]
 800832e:	60b9      	str	r1, [r7, #8]
 8008330:	607a      	str	r2, [r7, #4]
 8008332:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8008334:	232c      	movs	r3, #44	; 0x2c
 8008336:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	2b2c      	cmp	r3, #44	; 0x2c
 800833c:	d009      	beq.n	8008352 <xTimerCreateStatic+0x2c>
 800833e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	61bb      	str	r3, [r7, #24]
 8008350:	e7fe      	b.n	8008350 <xTimerCreateStatic+0x2a>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008354:	2b00      	cmp	r3, #0
 8008356:	d109      	bne.n	800836c <xTimerCreateStatic+0x46>
 8008358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800835c:	f383 8811 	msr	BASEPRI, r3
 8008360:	f3bf 8f6f 	isb	sy
 8008364:	f3bf 8f4f 	dsb	sy
 8008368:	617b      	str	r3, [r7, #20]
 800836a:	e7fe      	b.n	800836a <xTimerCreateStatic+0x44>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800836c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800836e:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8008370:	69fb      	ldr	r3, [r7, #28]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00d      	beq.n	8008392 <xTimerCreateStatic+0x6c>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008376:	69fb      	ldr	r3, [r7, #28]
 8008378:	9301      	str	r3, [sp, #4]
 800837a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800837c:	9300      	str	r3, [sp, #0]
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	68b9      	ldr	r1, [r7, #8]
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f000 f809 	bl	800839c <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	2201      	movs	r2, #1
 800838e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 8008392:	69fb      	ldr	r3, [r7, #28]
	}
 8008394:	4618      	mov	r0, r3
 8008396:	3720      	adds	r7, #32
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	60f8      	str	r0, [r7, #12]
 80083a4:	60b9      	str	r1, [r7, #8]
 80083a6:	607a      	str	r2, [r7, #4]
 80083a8:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d109      	bne.n	80083c4 <prvInitialiseNewTimer+0x28>
 80083b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b4:	f383 8811 	msr	BASEPRI, r3
 80083b8:	f3bf 8f6f 	isb	sy
 80083bc:	f3bf 8f4f 	dsb	sy
 80083c0:	617b      	str	r3, [r7, #20]
 80083c2:	e7fe      	b.n	80083c2 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 80083c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d015      	beq.n	80083f6 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80083ca:	f000 fa81 	bl	80088d0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80083ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d0:	68fa      	ldr	r2, [r7, #12]
 80083d2:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80083d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d6:	68ba      	ldr	r2, [r7, #8]
 80083d8:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 80083da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083dc:	687a      	ldr	r2, [r7, #4]
 80083de:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 80083e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e2:	683a      	ldr	r2, [r7, #0]
 80083e4:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80083e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e8:	6a3a      	ldr	r2, [r7, #32]
 80083ea:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80083ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ee:	3304      	adds	r3, #4
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7fd ff38 	bl	8006266 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80083f6:	bf00      	nop
 80083f8:	3718      	adds	r7, #24
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
	...

08008400 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b08a      	sub	sp, #40	; 0x28
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]
 800840c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800840e:	2300      	movs	r3, #0
 8008410:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d109      	bne.n	800842c <xTimerGenericCommand+0x2c>
 8008418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	623b      	str	r3, [r7, #32]
 800842a:	e7fe      	b.n	800842a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800842c:	4b19      	ldr	r3, [pc, #100]	; (8008494 <xTimerGenericCommand+0x94>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d02a      	beq.n	800848a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	2b05      	cmp	r3, #5
 8008444:	dc18      	bgt.n	8008478 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008446:	f7ff fcc5 	bl	8007dd4 <xTaskGetSchedulerState>
 800844a:	4603      	mov	r3, r0
 800844c:	2b02      	cmp	r3, #2
 800844e:	d109      	bne.n	8008464 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008450:	4b10      	ldr	r3, [pc, #64]	; (8008494 <xTimerGenericCommand+0x94>)
 8008452:	6818      	ldr	r0, [r3, #0]
 8008454:	f107 0114 	add.w	r1, r7, #20
 8008458:	2300      	movs	r3, #0
 800845a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800845c:	f7fe f8ca 	bl	80065f4 <xQueueGenericSend>
 8008460:	6278      	str	r0, [r7, #36]	; 0x24
 8008462:	e012      	b.n	800848a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008464:	4b0b      	ldr	r3, [pc, #44]	; (8008494 <xTimerGenericCommand+0x94>)
 8008466:	6818      	ldr	r0, [r3, #0]
 8008468:	f107 0114 	add.w	r1, r7, #20
 800846c:	2300      	movs	r3, #0
 800846e:	2200      	movs	r2, #0
 8008470:	f7fe f8c0 	bl	80065f4 <xQueueGenericSend>
 8008474:	6278      	str	r0, [r7, #36]	; 0x24
 8008476:	e008      	b.n	800848a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008478:	4b06      	ldr	r3, [pc, #24]	; (8008494 <xTimerGenericCommand+0x94>)
 800847a:	6818      	ldr	r0, [r3, #0]
 800847c:	f107 0114 	add.w	r1, r7, #20
 8008480:	2300      	movs	r3, #0
 8008482:	683a      	ldr	r2, [r7, #0]
 8008484:	f7fe f9b0 	bl	80067e8 <xQueueGenericSendFromISR>
 8008488:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800848a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800848c:	4618      	mov	r0, r3
 800848e:	3728      	adds	r7, #40	; 0x28
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	20000a44 	.word	0x20000a44

08008498 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b088      	sub	sp, #32
 800849c:	af02      	add	r7, sp, #8
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80084a2:	4b1c      	ldr	r3, [pc, #112]	; (8008514 <prvProcessExpiredTimer+0x7c>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	68db      	ldr	r3, [r3, #12]
 80084a8:	68db      	ldr	r3, [r3, #12]
 80084aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	3304      	adds	r3, #4
 80084b0:	4618      	mov	r0, r3
 80084b2:	f7fd ff3f 	bl	8006334 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	69db      	ldr	r3, [r3, #28]
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d121      	bne.n	8008502 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	699a      	ldr	r2, [r3, #24]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	18d1      	adds	r1, r2, r3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	683a      	ldr	r2, [r7, #0]
 80084ca:	6978      	ldr	r0, [r7, #20]
 80084cc:	f000 f8c8 	bl	8008660 <prvInsertTimerInActiveList>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d015      	beq.n	8008502 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80084d6:	2300      	movs	r3, #0
 80084d8:	9300      	str	r3, [sp, #0]
 80084da:	2300      	movs	r3, #0
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	2100      	movs	r1, #0
 80084e0:	6978      	ldr	r0, [r7, #20]
 80084e2:	f7ff ff8d 	bl	8008400 <xTimerGenericCommand>
 80084e6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d109      	bne.n	8008502 <prvProcessExpiredTimer+0x6a>
 80084ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	60fb      	str	r3, [r7, #12]
 8008500:	e7fe      	b.n	8008500 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008506:	6978      	ldr	r0, [r7, #20]
 8008508:	4798      	blx	r3
}
 800850a:	bf00      	nop
 800850c:	3718      	adds	r7, #24
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}
 8008512:	bf00      	nop
 8008514:	20000a3c 	.word	0x20000a3c

08008518 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008520:	f107 0308 	add.w	r3, r7, #8
 8008524:	4618      	mov	r0, r3
 8008526:	f000 f857 	bl	80085d8 <prvGetNextExpireTime>
 800852a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	4619      	mov	r1, r3
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	f000 f803 	bl	800853c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008536:	f000 f8d5 	bl	80086e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800853a:	e7f1      	b.n	8008520 <prvTimerTask+0x8>

0800853c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008546:	f7ff f86f 	bl	8007628 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800854a:	f107 0308 	add.w	r3, r7, #8
 800854e:	4618      	mov	r0, r3
 8008550:	f000 f866 	bl	8008620 <prvSampleTimeNow>
 8008554:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d130      	bne.n	80085be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d10a      	bne.n	8008578 <prvProcessTimerOrBlockTask+0x3c>
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	429a      	cmp	r2, r3
 8008568:	d806      	bhi.n	8008578 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800856a:	f7ff f86b 	bl	8007644 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800856e:	68f9      	ldr	r1, [r7, #12]
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f7ff ff91 	bl	8008498 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008576:	e024      	b.n	80085c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d008      	beq.n	8008590 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800857e:	4b13      	ldr	r3, [pc, #76]	; (80085cc <prvProcessTimerOrBlockTask+0x90>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	bf0c      	ite	eq
 8008588:	2301      	moveq	r3, #1
 800858a:	2300      	movne	r3, #0
 800858c:	b2db      	uxtb	r3, r3
 800858e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008590:	4b0f      	ldr	r3, [pc, #60]	; (80085d0 <prvProcessTimerOrBlockTask+0x94>)
 8008592:	6818      	ldr	r0, [r3, #0]
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	1ad3      	subs	r3, r2, r3
 800859a:	683a      	ldr	r2, [r7, #0]
 800859c:	4619      	mov	r1, r3
 800859e:	f7fe fdf1 	bl	8007184 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80085a2:	f7ff f84f 	bl	8007644 <xTaskResumeAll>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d10a      	bne.n	80085c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80085ac:	4b09      	ldr	r3, [pc, #36]	; (80085d4 <prvProcessTimerOrBlockTask+0x98>)
 80085ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085b2:	601a      	str	r2, [r3, #0]
 80085b4:	f3bf 8f4f 	dsb	sy
 80085b8:	f3bf 8f6f 	isb	sy
}
 80085bc:	e001      	b.n	80085c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80085be:	f7ff f841 	bl	8007644 <xTaskResumeAll>
}
 80085c2:	bf00      	nop
 80085c4:	3710      	adds	r7, #16
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	20000a40 	.word	0x20000a40
 80085d0:	20000a44 	.word	0x20000a44
 80085d4:	e000ed04 	.word	0xe000ed04

080085d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80085d8:	b480      	push	{r7}
 80085da:	b085      	sub	sp, #20
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80085e0:	4b0e      	ldr	r3, [pc, #56]	; (800861c <prvGetNextExpireTime+0x44>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	bf0c      	ite	eq
 80085ea:	2301      	moveq	r3, #1
 80085ec:	2300      	movne	r3, #0
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	461a      	mov	r2, r3
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d105      	bne.n	800860a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085fe:	4b07      	ldr	r3, [pc, #28]	; (800861c <prvGetNextExpireTime+0x44>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	60fb      	str	r3, [r7, #12]
 8008608:	e001      	b.n	800860e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800860a:	2300      	movs	r3, #0
 800860c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800860e:	68fb      	ldr	r3, [r7, #12]
}
 8008610:	4618      	mov	r0, r3
 8008612:	3714      	adds	r7, #20
 8008614:	46bd      	mov	sp, r7
 8008616:	bc80      	pop	{r7}
 8008618:	4770      	bx	lr
 800861a:	bf00      	nop
 800861c:	20000a3c 	.word	0x20000a3c

08008620 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008628:	f7ff f8a8 	bl	800777c <xTaskGetTickCount>
 800862c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800862e:	4b0b      	ldr	r3, [pc, #44]	; (800865c <prvSampleTimeNow+0x3c>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	68fa      	ldr	r2, [r7, #12]
 8008634:	429a      	cmp	r2, r3
 8008636:	d205      	bcs.n	8008644 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008638:	f000 f8ea 	bl	8008810 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	601a      	str	r2, [r3, #0]
 8008642:	e002      	b.n	800864a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800864a:	4a04      	ldr	r2, [pc, #16]	; (800865c <prvSampleTimeNow+0x3c>)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008650:	68fb      	ldr	r3, [r7, #12]
}
 8008652:	4618      	mov	r0, r3
 8008654:	3710      	adds	r7, #16
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop
 800865c:	20000a4c 	.word	0x20000a4c

08008660 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af00      	add	r7, sp, #0
 8008666:	60f8      	str	r0, [r7, #12]
 8008668:	60b9      	str	r1, [r7, #8]
 800866a:	607a      	str	r2, [r7, #4]
 800866c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800866e:	2300      	movs	r3, #0
 8008670:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	68fa      	ldr	r2, [r7, #12]
 800867c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800867e:	68ba      	ldr	r2, [r7, #8]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	429a      	cmp	r2, r3
 8008684:	d812      	bhi.n	80086ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	1ad2      	subs	r2, r2, r3
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	699b      	ldr	r3, [r3, #24]
 8008690:	429a      	cmp	r2, r3
 8008692:	d302      	bcc.n	800869a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008694:	2301      	movs	r3, #1
 8008696:	617b      	str	r3, [r7, #20]
 8008698:	e01b      	b.n	80086d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800869a:	4b10      	ldr	r3, [pc, #64]	; (80086dc <prvInsertTimerInActiveList+0x7c>)
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	3304      	adds	r3, #4
 80086a2:	4619      	mov	r1, r3
 80086a4:	4610      	mov	r0, r2
 80086a6:	f7fd fe0d 	bl	80062c4 <vListInsert>
 80086aa:	e012      	b.n	80086d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80086ac:	687a      	ldr	r2, [r7, #4]
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d206      	bcs.n	80086c2 <prvInsertTimerInActiveList+0x62>
 80086b4:	68ba      	ldr	r2, [r7, #8]
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d302      	bcc.n	80086c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80086bc:	2301      	movs	r3, #1
 80086be:	617b      	str	r3, [r7, #20]
 80086c0:	e007      	b.n	80086d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80086c2:	4b07      	ldr	r3, [pc, #28]	; (80086e0 <prvInsertTimerInActiveList+0x80>)
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	3304      	adds	r3, #4
 80086ca:	4619      	mov	r1, r3
 80086cc:	4610      	mov	r0, r2
 80086ce:	f7fd fdf9 	bl	80062c4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80086d2:	697b      	ldr	r3, [r7, #20]
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3718      	adds	r7, #24
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	20000a40 	.word	0x20000a40
 80086e0:	20000a3c 	.word	0x20000a3c

080086e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b08c      	sub	sp, #48	; 0x30
 80086e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80086ea:	e07f      	b.n	80087ec <prvProcessReceivedCommands+0x108>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	db7b      	blt.n	80087ea <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80086f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f8:	695b      	ldr	r3, [r3, #20]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d004      	beq.n	8008708 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80086fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008700:	3304      	adds	r3, #4
 8008702:	4618      	mov	r0, r3
 8008704:	f7fd fe16 	bl	8006334 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008708:	1d3b      	adds	r3, r7, #4
 800870a:	4618      	mov	r0, r3
 800870c:	f7ff ff88 	bl	8008620 <prvSampleTimeNow>
 8008710:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	2b09      	cmp	r3, #9
 8008716:	d869      	bhi.n	80087ec <prvProcessReceivedCommands+0x108>
 8008718:	a201      	add	r2, pc, #4	; (adr r2, 8008720 <prvProcessReceivedCommands+0x3c>)
 800871a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800871e:	bf00      	nop
 8008720:	08008749 	.word	0x08008749
 8008724:	08008749 	.word	0x08008749
 8008728:	08008749 	.word	0x08008749
 800872c:	080087ed 	.word	0x080087ed
 8008730:	080087a3 	.word	0x080087a3
 8008734:	080087d9 	.word	0x080087d9
 8008738:	08008749 	.word	0x08008749
 800873c:	08008749 	.word	0x08008749
 8008740:	080087ed 	.word	0x080087ed
 8008744:	080087a3 	.word	0x080087a3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874c:	699b      	ldr	r3, [r3, #24]
 800874e:	18d1      	adds	r1, r2, r3
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6a3a      	ldr	r2, [r7, #32]
 8008754:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008756:	f7ff ff83 	bl	8008660 <prvInsertTimerInActiveList>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	d045      	beq.n	80087ec <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008764:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008766:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800876a:	69db      	ldr	r3, [r3, #28]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d13d      	bne.n	80087ec <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008770:	68fa      	ldr	r2, [r7, #12]
 8008772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	441a      	add	r2, r3
 8008778:	2300      	movs	r3, #0
 800877a:	9300      	str	r3, [sp, #0]
 800877c:	2300      	movs	r3, #0
 800877e:	2100      	movs	r1, #0
 8008780:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008782:	f7ff fe3d 	bl	8008400 <xTimerGenericCommand>
 8008786:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8008788:	69fb      	ldr	r3, [r7, #28]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d12e      	bne.n	80087ec <prvProcessReceivedCommands+0x108>
 800878e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008792:	f383 8811 	msr	BASEPRI, r3
 8008796:	f3bf 8f6f 	isb	sy
 800879a:	f3bf 8f4f 	dsb	sy
 800879e:	61bb      	str	r3, [r7, #24]
 80087a0:	e7fe      	b.n	80087a0 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80087a2:	68fa      	ldr	r2, [r7, #12]
 80087a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80087a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087aa:	699b      	ldr	r3, [r3, #24]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d109      	bne.n	80087c4 <prvProcessReceivedCommands+0xe0>
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	617b      	str	r3, [r7, #20]
 80087c2:	e7fe      	b.n	80087c2 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80087c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c6:	699a      	ldr	r2, [r3, #24]
 80087c8:	6a3b      	ldr	r3, [r7, #32]
 80087ca:	18d1      	adds	r1, r2, r3
 80087cc:	6a3b      	ldr	r3, [r7, #32]
 80087ce:	6a3a      	ldr	r2, [r7, #32]
 80087d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80087d2:	f7ff ff45 	bl	8008660 <prvInsertTimerInActiveList>
					break;
 80087d6:	e009      	b.n	80087ec <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80087d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d104      	bne.n	80087ec <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 80087e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80087e4:	f000 fb58 	bl	8008e98 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80087e8:	e000      	b.n	80087ec <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80087ea:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80087ec:	4b07      	ldr	r3, [pc, #28]	; (800880c <prvProcessReceivedCommands+0x128>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f107 0108 	add.w	r1, r7, #8
 80087f4:	2200      	movs	r2, #0
 80087f6:	4618      	mov	r0, r3
 80087f8:	f7fe f914 	bl	8006a24 <xQueueReceive>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	f47f af74 	bne.w	80086ec <prvProcessReceivedCommands+0x8>
	}
}
 8008804:	bf00      	nop
 8008806:	3728      	adds	r7, #40	; 0x28
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	20000a44 	.word	0x20000a44

08008810 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b088      	sub	sp, #32
 8008814:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008816:	e044      	b.n	80088a2 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008818:	4b2b      	ldr	r3, [pc, #172]	; (80088c8 <prvSwitchTimerLists+0xb8>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	68db      	ldr	r3, [r3, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008822:	4b29      	ldr	r3, [pc, #164]	; (80088c8 <prvSwitchTimerLists+0xb8>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	3304      	adds	r3, #4
 8008830:	4618      	mov	r0, r3
 8008832:	f7fd fd7f 	bl	8006334 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	69db      	ldr	r3, [r3, #28]
 8008842:	2b01      	cmp	r3, #1
 8008844:	d12d      	bne.n	80088a2 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	693a      	ldr	r2, [r7, #16]
 800884c:	4413      	add	r3, r2
 800884e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008850:	68ba      	ldr	r2, [r7, #8]
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	429a      	cmp	r2, r3
 8008856:	d90e      	bls.n	8008876 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	68ba      	ldr	r2, [r7, #8]
 800885c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	68fa      	ldr	r2, [r7, #12]
 8008862:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008864:	4b18      	ldr	r3, [pc, #96]	; (80088c8 <prvSwitchTimerLists+0xb8>)
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	3304      	adds	r3, #4
 800886c:	4619      	mov	r1, r3
 800886e:	4610      	mov	r0, r2
 8008870:	f7fd fd28 	bl	80062c4 <vListInsert>
 8008874:	e015      	b.n	80088a2 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008876:	2300      	movs	r3, #0
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	2300      	movs	r3, #0
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	2100      	movs	r1, #0
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f7ff fdbd 	bl	8008400 <xTimerGenericCommand>
 8008886:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d109      	bne.n	80088a2 <prvSwitchTimerLists+0x92>
 800888e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008892:	f383 8811 	msr	BASEPRI, r3
 8008896:	f3bf 8f6f 	isb	sy
 800889a:	f3bf 8f4f 	dsb	sy
 800889e:	603b      	str	r3, [r7, #0]
 80088a0:	e7fe      	b.n	80088a0 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80088a2:	4b09      	ldr	r3, [pc, #36]	; (80088c8 <prvSwitchTimerLists+0xb8>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d1b5      	bne.n	8008818 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80088ac:	4b06      	ldr	r3, [pc, #24]	; (80088c8 <prvSwitchTimerLists+0xb8>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80088b2:	4b06      	ldr	r3, [pc, #24]	; (80088cc <prvSwitchTimerLists+0xbc>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a04      	ldr	r2, [pc, #16]	; (80088c8 <prvSwitchTimerLists+0xb8>)
 80088b8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80088ba:	4a04      	ldr	r2, [pc, #16]	; (80088cc <prvSwitchTimerLists+0xbc>)
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	6013      	str	r3, [r2, #0]
}
 80088c0:	bf00      	nop
 80088c2:	3718      	adds	r7, #24
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}
 80088c8:	20000a3c 	.word	0x20000a3c
 80088cc:	20000a40 	.word	0x20000a40

080088d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b082      	sub	sp, #8
 80088d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80088d6:	f000 f927 	bl	8008b28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80088da:	4b15      	ldr	r3, [pc, #84]	; (8008930 <prvCheckForValidListAndQueue+0x60>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d120      	bne.n	8008924 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80088e2:	4814      	ldr	r0, [pc, #80]	; (8008934 <prvCheckForValidListAndQueue+0x64>)
 80088e4:	f7fd fca0 	bl	8006228 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80088e8:	4813      	ldr	r0, [pc, #76]	; (8008938 <prvCheckForValidListAndQueue+0x68>)
 80088ea:	f7fd fc9d 	bl	8006228 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80088ee:	4b13      	ldr	r3, [pc, #76]	; (800893c <prvCheckForValidListAndQueue+0x6c>)
 80088f0:	4a10      	ldr	r2, [pc, #64]	; (8008934 <prvCheckForValidListAndQueue+0x64>)
 80088f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80088f4:	4b12      	ldr	r3, [pc, #72]	; (8008940 <prvCheckForValidListAndQueue+0x70>)
 80088f6:	4a10      	ldr	r2, [pc, #64]	; (8008938 <prvCheckForValidListAndQueue+0x68>)
 80088f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80088fa:	2300      	movs	r3, #0
 80088fc:	9300      	str	r3, [sp, #0]
 80088fe:	4b11      	ldr	r3, [pc, #68]	; (8008944 <prvCheckForValidListAndQueue+0x74>)
 8008900:	4a11      	ldr	r2, [pc, #68]	; (8008948 <prvCheckForValidListAndQueue+0x78>)
 8008902:	210c      	movs	r1, #12
 8008904:	200a      	movs	r0, #10
 8008906:	f7fd fda7 	bl	8006458 <xQueueGenericCreateStatic>
 800890a:	4602      	mov	r2, r0
 800890c:	4b08      	ldr	r3, [pc, #32]	; (8008930 <prvCheckForValidListAndQueue+0x60>)
 800890e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008910:	4b07      	ldr	r3, [pc, #28]	; (8008930 <prvCheckForValidListAndQueue+0x60>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d005      	beq.n	8008924 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008918:	4b05      	ldr	r3, [pc, #20]	; (8008930 <prvCheckForValidListAndQueue+0x60>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	490b      	ldr	r1, [pc, #44]	; (800894c <prvCheckForValidListAndQueue+0x7c>)
 800891e:	4618      	mov	r0, r3
 8008920:	f7fe fc08 	bl	8007134 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008924:	f000 f92e 	bl	8008b84 <vPortExitCritical>
}
 8008928:	bf00      	nop
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
 800892e:	bf00      	nop
 8008930:	20000a44 	.word	0x20000a44
 8008934:	20000a14 	.word	0x20000a14
 8008938:	20000a28 	.word	0x20000a28
 800893c:	20000a3c 	.word	0x20000a3c
 8008940:	20000a40 	.word	0x20000a40
 8008944:	20000ac8 	.word	0x20000ac8
 8008948:	20000a50 	.word	0x20000a50
 800894c:	08009bec 	.word	0x08009bec

08008950 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	3b04      	subs	r3, #4
 8008960:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008968:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	3b04      	subs	r3, #4
 800896e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	f023 0201 	bic.w	r2, r3, #1
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	3b04      	subs	r3, #4
 800897e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008980:	4a08      	ldr	r2, [pc, #32]	; (80089a4 <pxPortInitialiseStack+0x54>)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	3b14      	subs	r3, #20
 800898a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	3b20      	subs	r3, #32
 8008996:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008998:	68fb      	ldr	r3, [r7, #12]
}
 800899a:	4618      	mov	r0, r3
 800899c:	3714      	adds	r7, #20
 800899e:	46bd      	mov	sp, r7
 80089a0:	bc80      	pop	{r7}
 80089a2:	4770      	bx	lr
 80089a4:	080089a9 	.word	0x080089a9

080089a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80089ae:	2300      	movs	r3, #0
 80089b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80089b2:	4b10      	ldr	r3, [pc, #64]	; (80089f4 <prvTaskExitError+0x4c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80089ba:	d009      	beq.n	80089d0 <prvTaskExitError+0x28>
 80089bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c0:	f383 8811 	msr	BASEPRI, r3
 80089c4:	f3bf 8f6f 	isb	sy
 80089c8:	f3bf 8f4f 	dsb	sy
 80089cc:	60fb      	str	r3, [r7, #12]
 80089ce:	e7fe      	b.n	80089ce <prvTaskExitError+0x26>
 80089d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089d4:	f383 8811 	msr	BASEPRI, r3
 80089d8:	f3bf 8f6f 	isb	sy
 80089dc:	f3bf 8f4f 	dsb	sy
 80089e0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80089e2:	bf00      	nop
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d0fc      	beq.n	80089e4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80089ea:	bf00      	nop
 80089ec:	3714      	adds	r7, #20
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bc80      	pop	{r7}
 80089f2:	4770      	bx	lr
 80089f4:	20000018 	.word	0x20000018
	...

08008a00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008a00:	4b07      	ldr	r3, [pc, #28]	; (8008a20 <pxCurrentTCBConst2>)
 8008a02:	6819      	ldr	r1, [r3, #0]
 8008a04:	6808      	ldr	r0, [r1, #0]
 8008a06:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008a0a:	f380 8809 	msr	PSP, r0
 8008a0e:	f3bf 8f6f 	isb	sy
 8008a12:	f04f 0000 	mov.w	r0, #0
 8008a16:	f380 8811 	msr	BASEPRI, r0
 8008a1a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008a1e:	4770      	bx	lr

08008a20 <pxCurrentTCBConst2>:
 8008a20:	200008e8 	.word	0x200008e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008a24:	bf00      	nop
 8008a26:	bf00      	nop

08008a28 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008a28:	4806      	ldr	r0, [pc, #24]	; (8008a44 <prvPortStartFirstTask+0x1c>)
 8008a2a:	6800      	ldr	r0, [r0, #0]
 8008a2c:	6800      	ldr	r0, [r0, #0]
 8008a2e:	f380 8808 	msr	MSP, r0
 8008a32:	b662      	cpsie	i
 8008a34:	b661      	cpsie	f
 8008a36:	f3bf 8f4f 	dsb	sy
 8008a3a:	f3bf 8f6f 	isb	sy
 8008a3e:	df00      	svc	0
 8008a40:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008a42:	bf00      	nop
 8008a44:	e000ed08 	.word	0xe000ed08

08008a48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008a4e:	4b31      	ldr	r3, [pc, #196]	; (8008b14 <xPortStartScheduler+0xcc>)
 8008a50:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	22ff      	movs	r2, #255	; 0xff
 8008a5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008a68:	78fb      	ldrb	r3, [r7, #3]
 8008a6a:	b2db      	uxtb	r3, r3
 8008a6c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008a70:	b2da      	uxtb	r2, r3
 8008a72:	4b29      	ldr	r3, [pc, #164]	; (8008b18 <xPortStartScheduler+0xd0>)
 8008a74:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008a76:	4b29      	ldr	r3, [pc, #164]	; (8008b1c <xPortStartScheduler+0xd4>)
 8008a78:	2207      	movs	r2, #7
 8008a7a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a7c:	e009      	b.n	8008a92 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008a7e:	4b27      	ldr	r3, [pc, #156]	; (8008b1c <xPortStartScheduler+0xd4>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	3b01      	subs	r3, #1
 8008a84:	4a25      	ldr	r2, [pc, #148]	; (8008b1c <xPortStartScheduler+0xd4>)
 8008a86:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008a88:	78fb      	ldrb	r3, [r7, #3]
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	005b      	lsls	r3, r3, #1
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a92:	78fb      	ldrb	r3, [r7, #3]
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a9a:	2b80      	cmp	r3, #128	; 0x80
 8008a9c:	d0ef      	beq.n	8008a7e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008a9e:	4b1f      	ldr	r3, [pc, #124]	; (8008b1c <xPortStartScheduler+0xd4>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f1c3 0307 	rsb	r3, r3, #7
 8008aa6:	2b04      	cmp	r3, #4
 8008aa8:	d009      	beq.n	8008abe <xPortStartScheduler+0x76>
 8008aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aae:	f383 8811 	msr	BASEPRI, r3
 8008ab2:	f3bf 8f6f 	isb	sy
 8008ab6:	f3bf 8f4f 	dsb	sy
 8008aba:	60bb      	str	r3, [r7, #8]
 8008abc:	e7fe      	b.n	8008abc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008abe:	4b17      	ldr	r3, [pc, #92]	; (8008b1c <xPortStartScheduler+0xd4>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	021b      	lsls	r3, r3, #8
 8008ac4:	4a15      	ldr	r2, [pc, #84]	; (8008b1c <xPortStartScheduler+0xd4>)
 8008ac6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008ac8:	4b14      	ldr	r3, [pc, #80]	; (8008b1c <xPortStartScheduler+0xd4>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008ad0:	4a12      	ldr	r2, [pc, #72]	; (8008b1c <xPortStartScheduler+0xd4>)
 8008ad2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	b2da      	uxtb	r2, r3
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008adc:	4b10      	ldr	r3, [pc, #64]	; (8008b20 <xPortStartScheduler+0xd8>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a0f      	ldr	r2, [pc, #60]	; (8008b20 <xPortStartScheduler+0xd8>)
 8008ae2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008ae6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008ae8:	4b0d      	ldr	r3, [pc, #52]	; (8008b20 <xPortStartScheduler+0xd8>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a0c      	ldr	r2, [pc, #48]	; (8008b20 <xPortStartScheduler+0xd8>)
 8008aee:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008af2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008af4:	f000 f8b0 	bl	8008c58 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008af8:	4b0a      	ldr	r3, [pc, #40]	; (8008b24 <xPortStartScheduler+0xdc>)
 8008afa:	2200      	movs	r2, #0
 8008afc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008afe:	f7ff ff93 	bl	8008a28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008b02:	f7fe ff05 	bl	8007910 <vTaskSwitchContext>
	prvTaskExitError();
 8008b06:	f7ff ff4f 	bl	80089a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008b0a:	2300      	movs	r3, #0
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3710      	adds	r7, #16
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}
 8008b14:	e000e400 	.word	0xe000e400
 8008b18:	20000b10 	.word	0x20000b10
 8008b1c:	20000b14 	.word	0x20000b14
 8008b20:	e000ed20 	.word	0xe000ed20
 8008b24:	20000018 	.word	0x20000018

08008b28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b32:	f383 8811 	msr	BASEPRI, r3
 8008b36:	f3bf 8f6f 	isb	sy
 8008b3a:	f3bf 8f4f 	dsb	sy
 8008b3e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008b40:	4b0e      	ldr	r3, [pc, #56]	; (8008b7c <vPortEnterCritical+0x54>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	3301      	adds	r3, #1
 8008b46:	4a0d      	ldr	r2, [pc, #52]	; (8008b7c <vPortEnterCritical+0x54>)
 8008b48:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008b4a:	4b0c      	ldr	r3, [pc, #48]	; (8008b7c <vPortEnterCritical+0x54>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d10e      	bne.n	8008b70 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008b52:	4b0b      	ldr	r3, [pc, #44]	; (8008b80 <vPortEnterCritical+0x58>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d009      	beq.n	8008b70 <vPortEnterCritical+0x48>
 8008b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b60:	f383 8811 	msr	BASEPRI, r3
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	f3bf 8f4f 	dsb	sy
 8008b6c:	603b      	str	r3, [r7, #0]
 8008b6e:	e7fe      	b.n	8008b6e <vPortEnterCritical+0x46>
	}
}
 8008b70:	bf00      	nop
 8008b72:	370c      	adds	r7, #12
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bc80      	pop	{r7}
 8008b78:	4770      	bx	lr
 8008b7a:	bf00      	nop
 8008b7c:	20000018 	.word	0x20000018
 8008b80:	e000ed04 	.word	0xe000ed04

08008b84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008b8a:	4b10      	ldr	r3, [pc, #64]	; (8008bcc <vPortExitCritical+0x48>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d109      	bne.n	8008ba6 <vPortExitCritical+0x22>
 8008b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b96:	f383 8811 	msr	BASEPRI, r3
 8008b9a:	f3bf 8f6f 	isb	sy
 8008b9e:	f3bf 8f4f 	dsb	sy
 8008ba2:	607b      	str	r3, [r7, #4]
 8008ba4:	e7fe      	b.n	8008ba4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008ba6:	4b09      	ldr	r3, [pc, #36]	; (8008bcc <vPortExitCritical+0x48>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	3b01      	subs	r3, #1
 8008bac:	4a07      	ldr	r2, [pc, #28]	; (8008bcc <vPortExitCritical+0x48>)
 8008bae:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008bb0:	4b06      	ldr	r3, [pc, #24]	; (8008bcc <vPortExitCritical+0x48>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d104      	bne.n	8008bc2 <vPortExitCritical+0x3e>
 8008bb8:	2300      	movs	r3, #0
 8008bba:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008bc2:	bf00      	nop
 8008bc4:	370c      	adds	r7, #12
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bc80      	pop	{r7}
 8008bca:	4770      	bx	lr
 8008bcc:	20000018 	.word	0x20000018

08008bd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008bd0:	f3ef 8009 	mrs	r0, PSP
 8008bd4:	f3bf 8f6f 	isb	sy
 8008bd8:	4b0d      	ldr	r3, [pc, #52]	; (8008c10 <pxCurrentTCBConst>)
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008be0:	6010      	str	r0, [r2, #0]
 8008be2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008be6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008bea:	f380 8811 	msr	BASEPRI, r0
 8008bee:	f7fe fe8f 	bl	8007910 <vTaskSwitchContext>
 8008bf2:	f04f 0000 	mov.w	r0, #0
 8008bf6:	f380 8811 	msr	BASEPRI, r0
 8008bfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008bfe:	6819      	ldr	r1, [r3, #0]
 8008c00:	6808      	ldr	r0, [r1, #0]
 8008c02:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008c06:	f380 8809 	msr	PSP, r0
 8008c0a:	f3bf 8f6f 	isb	sy
 8008c0e:	4770      	bx	lr

08008c10 <pxCurrentTCBConst>:
 8008c10:	200008e8 	.word	0x200008e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008c14:	bf00      	nop
 8008c16:	bf00      	nop

08008c18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b082      	sub	sp, #8
 8008c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8008c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c22:	f383 8811 	msr	BASEPRI, r3
 8008c26:	f3bf 8f6f 	isb	sy
 8008c2a:	f3bf 8f4f 	dsb	sy
 8008c2e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008c30:	f7fe fdb2 	bl	8007798 <xTaskIncrementTick>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d003      	beq.n	8008c42 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008c3a:	4b06      	ldr	r3, [pc, #24]	; (8008c54 <SysTick_Handler+0x3c>)
 8008c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c40:	601a      	str	r2, [r3, #0]
 8008c42:	2300      	movs	r3, #0
 8008c44:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8008c4c:	bf00      	nop
 8008c4e:	3708      	adds	r7, #8
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	e000ed04 	.word	0xe000ed04

08008c58 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008c58:	b480      	push	{r7}
 8008c5a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008c5c:	4b0a      	ldr	r3, [pc, #40]	; (8008c88 <vPortSetupTimerInterrupt+0x30>)
 8008c5e:	2200      	movs	r2, #0
 8008c60:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008c62:	4b0a      	ldr	r3, [pc, #40]	; (8008c8c <vPortSetupTimerInterrupt+0x34>)
 8008c64:	2200      	movs	r2, #0
 8008c66:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008c68:	4b09      	ldr	r3, [pc, #36]	; (8008c90 <vPortSetupTimerInterrupt+0x38>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a09      	ldr	r2, [pc, #36]	; (8008c94 <vPortSetupTimerInterrupt+0x3c>)
 8008c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c72:	099b      	lsrs	r3, r3, #6
 8008c74:	4a08      	ldr	r2, [pc, #32]	; (8008c98 <vPortSetupTimerInterrupt+0x40>)
 8008c76:	3b01      	subs	r3, #1
 8008c78:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008c7a:	4b03      	ldr	r3, [pc, #12]	; (8008c88 <vPortSetupTimerInterrupt+0x30>)
 8008c7c:	2207      	movs	r2, #7
 8008c7e:	601a      	str	r2, [r3, #0]
}
 8008c80:	bf00      	nop
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bc80      	pop	{r7}
 8008c86:	4770      	bx	lr
 8008c88:	e000e010 	.word	0xe000e010
 8008c8c:	e000e018 	.word	0xe000e018
 8008c90:	2000000c 	.word	0x2000000c
 8008c94:	10624dd3 	.word	0x10624dd3
 8008c98:	e000e014 	.word	0xe000e014

08008c9c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b085      	sub	sp, #20
 8008ca0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008ca2:	f3ef 8305 	mrs	r3, IPSR
 8008ca6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2b0f      	cmp	r3, #15
 8008cac:	d913      	bls.n	8008cd6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008cae:	4a15      	ldr	r2, [pc, #84]	; (8008d04 <vPortValidateInterruptPriority+0x68>)
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008cb8:	4b13      	ldr	r3, [pc, #76]	; (8008d08 <vPortValidateInterruptPriority+0x6c>)
 8008cba:	781b      	ldrb	r3, [r3, #0]
 8008cbc:	7afa      	ldrb	r2, [r7, #11]
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d209      	bcs.n	8008cd6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8008cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc6:	f383 8811 	msr	BASEPRI, r3
 8008cca:	f3bf 8f6f 	isb	sy
 8008cce:	f3bf 8f4f 	dsb	sy
 8008cd2:	607b      	str	r3, [r7, #4]
 8008cd4:	e7fe      	b.n	8008cd4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008cd6:	4b0d      	ldr	r3, [pc, #52]	; (8008d0c <vPortValidateInterruptPriority+0x70>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008cde:	4b0c      	ldr	r3, [pc, #48]	; (8008d10 <vPortValidateInterruptPriority+0x74>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d909      	bls.n	8008cfa <vPortValidateInterruptPriority+0x5e>
 8008ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cea:	f383 8811 	msr	BASEPRI, r3
 8008cee:	f3bf 8f6f 	isb	sy
 8008cf2:	f3bf 8f4f 	dsb	sy
 8008cf6:	603b      	str	r3, [r7, #0]
 8008cf8:	e7fe      	b.n	8008cf8 <vPortValidateInterruptPriority+0x5c>
	}
 8008cfa:	bf00      	nop
 8008cfc:	3714      	adds	r7, #20
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bc80      	pop	{r7}
 8008d02:	4770      	bx	lr
 8008d04:	e000e3f0 	.word	0xe000e3f0
 8008d08:	20000b10 	.word	0x20000b10
 8008d0c:	e000ed0c 	.word	0xe000ed0c
 8008d10:	20000b14 	.word	0x20000b14

08008d14 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b08a      	sub	sp, #40	; 0x28
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008d20:	f7fe fc82 	bl	8007628 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008d24:	4b57      	ldr	r3, [pc, #348]	; (8008e84 <pvPortMalloc+0x170>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d101      	bne.n	8008d30 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008d2c:	f000 f90c 	bl	8008f48 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008d30:	4b55      	ldr	r3, [pc, #340]	; (8008e88 <pvPortMalloc+0x174>)
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	4013      	ands	r3, r2
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	f040 808c 	bne.w	8008e56 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d01c      	beq.n	8008d7e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008d44:	2208      	movs	r2, #8
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	4413      	add	r3, r2
 8008d4a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f003 0307 	and.w	r3, r3, #7
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d013      	beq.n	8008d7e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f023 0307 	bic.w	r3, r3, #7
 8008d5c:	3308      	adds	r3, #8
 8008d5e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f003 0307 	and.w	r3, r3, #7
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d009      	beq.n	8008d7e <pvPortMalloc+0x6a>
 8008d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d6e:	f383 8811 	msr	BASEPRI, r3
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	f3bf 8f4f 	dsb	sy
 8008d7a:	617b      	str	r3, [r7, #20]
 8008d7c:	e7fe      	b.n	8008d7c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d068      	beq.n	8008e56 <pvPortMalloc+0x142>
 8008d84:	4b41      	ldr	r3, [pc, #260]	; (8008e8c <pvPortMalloc+0x178>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d863      	bhi.n	8008e56 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008d8e:	4b40      	ldr	r3, [pc, #256]	; (8008e90 <pvPortMalloc+0x17c>)
 8008d90:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008d92:	4b3f      	ldr	r3, [pc, #252]	; (8008e90 <pvPortMalloc+0x17c>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d98:	e004      	b.n	8008da4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8008d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d903      	bls.n	8008db6 <pvPortMalloc+0xa2>
 8008dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d1f1      	bne.n	8008d9a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008db6:	4b33      	ldr	r3, [pc, #204]	; (8008e84 <pvPortMalloc+0x170>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d04a      	beq.n	8008e56 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008dc0:	6a3b      	ldr	r3, [r7, #32]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2208      	movs	r2, #8
 8008dc6:	4413      	add	r3, r2
 8008dc8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dcc:	681a      	ldr	r2, [r3, #0]
 8008dce:	6a3b      	ldr	r3, [r7, #32]
 8008dd0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd4:	685a      	ldr	r2, [r3, #4]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	1ad2      	subs	r2, r2, r3
 8008dda:	2308      	movs	r3, #8
 8008ddc:	005b      	lsls	r3, r3, #1
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d91e      	bls.n	8008e20 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008de2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4413      	add	r3, r2
 8008de8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008dea:	69bb      	ldr	r3, [r7, #24]
 8008dec:	f003 0307 	and.w	r3, r3, #7
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d009      	beq.n	8008e08 <pvPortMalloc+0xf4>
 8008df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df8:	f383 8811 	msr	BASEPRI, r3
 8008dfc:	f3bf 8f6f 	isb	sy
 8008e00:	f3bf 8f4f 	dsb	sy
 8008e04:	613b      	str	r3, [r7, #16]
 8008e06:	e7fe      	b.n	8008e06 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e0a:	685a      	ldr	r2, [r3, #4]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	1ad2      	subs	r2, r2, r3
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008e1a:	69b8      	ldr	r0, [r7, #24]
 8008e1c:	f000 f8f6 	bl	800900c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e20:	4b1a      	ldr	r3, [pc, #104]	; (8008e8c <pvPortMalloc+0x178>)
 8008e22:	681a      	ldr	r2, [r3, #0]
 8008e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	1ad3      	subs	r3, r2, r3
 8008e2a:	4a18      	ldr	r2, [pc, #96]	; (8008e8c <pvPortMalloc+0x178>)
 8008e2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008e2e:	4b17      	ldr	r3, [pc, #92]	; (8008e8c <pvPortMalloc+0x178>)
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	4b18      	ldr	r3, [pc, #96]	; (8008e94 <pvPortMalloc+0x180>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d203      	bcs.n	8008e42 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008e3a:	4b14      	ldr	r3, [pc, #80]	; (8008e8c <pvPortMalloc+0x178>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a15      	ldr	r2, [pc, #84]	; (8008e94 <pvPortMalloc+0x180>)
 8008e40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e44:	685a      	ldr	r2, [r3, #4]
 8008e46:	4b10      	ldr	r3, [pc, #64]	; (8008e88 <pvPortMalloc+0x174>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	431a      	orrs	r2, r3
 8008e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e52:	2200      	movs	r2, #0
 8008e54:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008e56:	f7fe fbf5 	bl	8007644 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	f003 0307 	and.w	r3, r3, #7
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d009      	beq.n	8008e78 <pvPortMalloc+0x164>
 8008e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e68:	f383 8811 	msr	BASEPRI, r3
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	f3bf 8f4f 	dsb	sy
 8008e74:	60fb      	str	r3, [r7, #12]
 8008e76:	e7fe      	b.n	8008e76 <pvPortMalloc+0x162>
	return pvReturn;
 8008e78:	69fb      	ldr	r3, [r7, #28]
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3728      	adds	r7, #40	; 0x28
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}
 8008e82:	bf00      	nop
 8008e84:	20001720 	.word	0x20001720
 8008e88:	2000172c 	.word	0x2000172c
 8008e8c:	20001724 	.word	0x20001724
 8008e90:	20001718 	.word	0x20001718
 8008e94:	20001728 	.word	0x20001728

08008e98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b086      	sub	sp, #24
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d046      	beq.n	8008f38 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008eaa:	2308      	movs	r3, #8
 8008eac:	425b      	negs	r3, r3
 8008eae:	697a      	ldr	r2, [r7, #20]
 8008eb0:	4413      	add	r3, r2
 8008eb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	4b20      	ldr	r3, [pc, #128]	; (8008f40 <vPortFree+0xa8>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4013      	ands	r3, r2
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d109      	bne.n	8008eda <vPortFree+0x42>
 8008ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eca:	f383 8811 	msr	BASEPRI, r3
 8008ece:	f3bf 8f6f 	isb	sy
 8008ed2:	f3bf 8f4f 	dsb	sy
 8008ed6:	60fb      	str	r3, [r7, #12]
 8008ed8:	e7fe      	b.n	8008ed8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d009      	beq.n	8008ef6 <vPortFree+0x5e>
 8008ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee6:	f383 8811 	msr	BASEPRI, r3
 8008eea:	f3bf 8f6f 	isb	sy
 8008eee:	f3bf 8f4f 	dsb	sy
 8008ef2:	60bb      	str	r3, [r7, #8]
 8008ef4:	e7fe      	b.n	8008ef4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	685a      	ldr	r2, [r3, #4]
 8008efa:	4b11      	ldr	r3, [pc, #68]	; (8008f40 <vPortFree+0xa8>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4013      	ands	r3, r2
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d019      	beq.n	8008f38 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d115      	bne.n	8008f38 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	685a      	ldr	r2, [r3, #4]
 8008f10:	4b0b      	ldr	r3, [pc, #44]	; (8008f40 <vPortFree+0xa8>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	43db      	mvns	r3, r3
 8008f16:	401a      	ands	r2, r3
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008f1c:	f7fe fb84 	bl	8007628 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	685a      	ldr	r2, [r3, #4]
 8008f24:	4b07      	ldr	r3, [pc, #28]	; (8008f44 <vPortFree+0xac>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4413      	add	r3, r2
 8008f2a:	4a06      	ldr	r2, [pc, #24]	; (8008f44 <vPortFree+0xac>)
 8008f2c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008f2e:	6938      	ldr	r0, [r7, #16]
 8008f30:	f000 f86c 	bl	800900c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008f34:	f7fe fb86 	bl	8007644 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008f38:	bf00      	nop
 8008f3a:	3718      	adds	r7, #24
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	2000172c 	.word	0x2000172c
 8008f44:	20001724 	.word	0x20001724

08008f48 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008f4e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008f52:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008f54:	4b27      	ldr	r3, [pc, #156]	; (8008ff4 <prvHeapInit+0xac>)
 8008f56:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f003 0307 	and.w	r3, r3, #7
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00c      	beq.n	8008f7c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	3307      	adds	r3, #7
 8008f66:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f023 0307 	bic.w	r3, r3, #7
 8008f6e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	1ad3      	subs	r3, r2, r3
 8008f76:	4a1f      	ldr	r2, [pc, #124]	; (8008ff4 <prvHeapInit+0xac>)
 8008f78:	4413      	add	r3, r2
 8008f7a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008f80:	4a1d      	ldr	r2, [pc, #116]	; (8008ff8 <prvHeapInit+0xb0>)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008f86:	4b1c      	ldr	r3, [pc, #112]	; (8008ff8 <prvHeapInit+0xb0>)
 8008f88:	2200      	movs	r2, #0
 8008f8a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	68ba      	ldr	r2, [r7, #8]
 8008f90:	4413      	add	r3, r2
 8008f92:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008f94:	2208      	movs	r2, #8
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	1a9b      	subs	r3, r3, r2
 8008f9a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f023 0307 	bic.w	r3, r3, #7
 8008fa2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	4a15      	ldr	r2, [pc, #84]	; (8008ffc <prvHeapInit+0xb4>)
 8008fa8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008faa:	4b14      	ldr	r3, [pc, #80]	; (8008ffc <prvHeapInit+0xb4>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008fb2:	4b12      	ldr	r3, [pc, #72]	; (8008ffc <prvHeapInit+0xb4>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	68fa      	ldr	r2, [r7, #12]
 8008fc2:	1ad2      	subs	r2, r2, r3
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008fc8:	4b0c      	ldr	r3, [pc, #48]	; (8008ffc <prvHeapInit+0xb4>)
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	4a0a      	ldr	r2, [pc, #40]	; (8009000 <prvHeapInit+0xb8>)
 8008fd6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	4a09      	ldr	r2, [pc, #36]	; (8009004 <prvHeapInit+0xbc>)
 8008fde:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008fe0:	4b09      	ldr	r3, [pc, #36]	; (8009008 <prvHeapInit+0xc0>)
 8008fe2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008fe6:	601a      	str	r2, [r3, #0]
}
 8008fe8:	bf00      	nop
 8008fea:	3714      	adds	r7, #20
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bc80      	pop	{r7}
 8008ff0:	4770      	bx	lr
 8008ff2:	bf00      	nop
 8008ff4:	20000b18 	.word	0x20000b18
 8008ff8:	20001718 	.word	0x20001718
 8008ffc:	20001720 	.word	0x20001720
 8009000:	20001728 	.word	0x20001728
 8009004:	20001724 	.word	0x20001724
 8009008:	2000172c 	.word	0x2000172c

0800900c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800900c:	b480      	push	{r7}
 800900e:	b085      	sub	sp, #20
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009014:	4b27      	ldr	r3, [pc, #156]	; (80090b4 <prvInsertBlockIntoFreeList+0xa8>)
 8009016:	60fb      	str	r3, [r7, #12]
 8009018:	e002      	b.n	8009020 <prvInsertBlockIntoFreeList+0x14>
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	60fb      	str	r3, [r7, #12]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	429a      	cmp	r2, r3
 8009028:	d8f7      	bhi.n	800901a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	68ba      	ldr	r2, [r7, #8]
 8009034:	4413      	add	r3, r2
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	429a      	cmp	r2, r3
 800903a:	d108      	bne.n	800904e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	685a      	ldr	r2, [r3, #4]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	441a      	add	r2, r3
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	68ba      	ldr	r2, [r7, #8]
 8009058:	441a      	add	r2, r3
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	429a      	cmp	r2, r3
 8009060:	d118      	bne.n	8009094 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	4b14      	ldr	r3, [pc, #80]	; (80090b8 <prvInsertBlockIntoFreeList+0xac>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	429a      	cmp	r2, r3
 800906c:	d00d      	beq.n	800908a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	685a      	ldr	r2, [r3, #4]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	441a      	add	r2, r3
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	681a      	ldr	r2, [r3, #0]
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	601a      	str	r2, [r3, #0]
 8009088:	e008      	b.n	800909c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800908a:	4b0b      	ldr	r3, [pc, #44]	; (80090b8 <prvInsertBlockIntoFreeList+0xac>)
 800908c:	681a      	ldr	r2, [r3, #0]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	601a      	str	r2, [r3, #0]
 8009092:	e003      	b.n	800909c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800909c:	68fa      	ldr	r2, [r7, #12]
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d002      	beq.n	80090aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	687a      	ldr	r2, [r7, #4]
 80090a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090aa:	bf00      	nop
 80090ac:	3714      	adds	r7, #20
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bc80      	pop	{r7}
 80090b2:	4770      	bx	lr
 80090b4:	20001718 	.word	0x20001718
 80090b8:	20001720 	.word	0x20001720

080090bc <atoi>:
 80090bc:	220a      	movs	r2, #10
 80090be:	2100      	movs	r1, #0
 80090c0:	f000 b8da 	b.w	8009278 <strtol>

080090c4 <__errno>:
 80090c4:	4b01      	ldr	r3, [pc, #4]	; (80090cc <__errno+0x8>)
 80090c6:	6818      	ldr	r0, [r3, #0]
 80090c8:	4770      	bx	lr
 80090ca:	bf00      	nop
 80090cc:	2000001c 	.word	0x2000001c

080090d0 <__libc_init_array>:
 80090d0:	b570      	push	{r4, r5, r6, lr}
 80090d2:	2500      	movs	r5, #0
 80090d4:	4e0c      	ldr	r6, [pc, #48]	; (8009108 <__libc_init_array+0x38>)
 80090d6:	4c0d      	ldr	r4, [pc, #52]	; (800910c <__libc_init_array+0x3c>)
 80090d8:	1ba4      	subs	r4, r4, r6
 80090da:	10a4      	asrs	r4, r4, #2
 80090dc:	42a5      	cmp	r5, r4
 80090de:	d109      	bne.n	80090f4 <__libc_init_array+0x24>
 80090e0:	f000 fcea 	bl	8009ab8 <_init>
 80090e4:	2500      	movs	r5, #0
 80090e6:	4e0a      	ldr	r6, [pc, #40]	; (8009110 <__libc_init_array+0x40>)
 80090e8:	4c0a      	ldr	r4, [pc, #40]	; (8009114 <__libc_init_array+0x44>)
 80090ea:	1ba4      	subs	r4, r4, r6
 80090ec:	10a4      	asrs	r4, r4, #2
 80090ee:	42a5      	cmp	r5, r4
 80090f0:	d105      	bne.n	80090fe <__libc_init_array+0x2e>
 80090f2:	bd70      	pop	{r4, r5, r6, pc}
 80090f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80090f8:	4798      	blx	r3
 80090fa:	3501      	adds	r5, #1
 80090fc:	e7ee      	b.n	80090dc <__libc_init_array+0xc>
 80090fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009102:	4798      	blx	r3
 8009104:	3501      	adds	r5, #1
 8009106:	e7f2      	b.n	80090ee <__libc_init_array+0x1e>
 8009108:	08009d5c 	.word	0x08009d5c
 800910c:	08009d5c 	.word	0x08009d5c
 8009110:	08009d5c 	.word	0x08009d5c
 8009114:	08009d60 	.word	0x08009d60

08009118 <memcpy>:
 8009118:	b510      	push	{r4, lr}
 800911a:	1e43      	subs	r3, r0, #1
 800911c:	440a      	add	r2, r1
 800911e:	4291      	cmp	r1, r2
 8009120:	d100      	bne.n	8009124 <memcpy+0xc>
 8009122:	bd10      	pop	{r4, pc}
 8009124:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009128:	f803 4f01 	strb.w	r4, [r3, #1]!
 800912c:	e7f7      	b.n	800911e <memcpy+0x6>

0800912e <memset>:
 800912e:	4603      	mov	r3, r0
 8009130:	4402      	add	r2, r0
 8009132:	4293      	cmp	r3, r2
 8009134:	d100      	bne.n	8009138 <memset+0xa>
 8009136:	4770      	bx	lr
 8009138:	f803 1b01 	strb.w	r1, [r3], #1
 800913c:	e7f9      	b.n	8009132 <memset+0x4>
	...

08009140 <siprintf>:
 8009140:	b40e      	push	{r1, r2, r3}
 8009142:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009146:	b500      	push	{lr}
 8009148:	b09c      	sub	sp, #112	; 0x70
 800914a:	ab1d      	add	r3, sp, #116	; 0x74
 800914c:	9002      	str	r0, [sp, #8]
 800914e:	9006      	str	r0, [sp, #24]
 8009150:	9107      	str	r1, [sp, #28]
 8009152:	9104      	str	r1, [sp, #16]
 8009154:	4808      	ldr	r0, [pc, #32]	; (8009178 <siprintf+0x38>)
 8009156:	4909      	ldr	r1, [pc, #36]	; (800917c <siprintf+0x3c>)
 8009158:	f853 2b04 	ldr.w	r2, [r3], #4
 800915c:	9105      	str	r1, [sp, #20]
 800915e:	6800      	ldr	r0, [r0, #0]
 8009160:	a902      	add	r1, sp, #8
 8009162:	9301      	str	r3, [sp, #4]
 8009164:	f000 f90e 	bl	8009384 <_svfiprintf_r>
 8009168:	2200      	movs	r2, #0
 800916a:	9b02      	ldr	r3, [sp, #8]
 800916c:	701a      	strb	r2, [r3, #0]
 800916e:	b01c      	add	sp, #112	; 0x70
 8009170:	f85d eb04 	ldr.w	lr, [sp], #4
 8009174:	b003      	add	sp, #12
 8009176:	4770      	bx	lr
 8009178:	2000001c 	.word	0x2000001c
 800917c:	ffff0208 	.word	0xffff0208

08009180 <_strtol_l.isra.0>:
 8009180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009184:	4680      	mov	r8, r0
 8009186:	4689      	mov	r9, r1
 8009188:	4692      	mov	sl, r2
 800918a:	461e      	mov	r6, r3
 800918c:	460f      	mov	r7, r1
 800918e:	463d      	mov	r5, r7
 8009190:	9808      	ldr	r0, [sp, #32]
 8009192:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009196:	f000 f885 	bl	80092a4 <__locale_ctype_ptr_l>
 800919a:	4420      	add	r0, r4
 800919c:	7843      	ldrb	r3, [r0, #1]
 800919e:	f013 0308 	ands.w	r3, r3, #8
 80091a2:	d132      	bne.n	800920a <_strtol_l.isra.0+0x8a>
 80091a4:	2c2d      	cmp	r4, #45	; 0x2d
 80091a6:	d132      	bne.n	800920e <_strtol_l.isra.0+0x8e>
 80091a8:	2201      	movs	r2, #1
 80091aa:	787c      	ldrb	r4, [r7, #1]
 80091ac:	1cbd      	adds	r5, r7, #2
 80091ae:	2e00      	cmp	r6, #0
 80091b0:	d05d      	beq.n	800926e <_strtol_l.isra.0+0xee>
 80091b2:	2e10      	cmp	r6, #16
 80091b4:	d109      	bne.n	80091ca <_strtol_l.isra.0+0x4a>
 80091b6:	2c30      	cmp	r4, #48	; 0x30
 80091b8:	d107      	bne.n	80091ca <_strtol_l.isra.0+0x4a>
 80091ba:	782b      	ldrb	r3, [r5, #0]
 80091bc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80091c0:	2b58      	cmp	r3, #88	; 0x58
 80091c2:	d14f      	bne.n	8009264 <_strtol_l.isra.0+0xe4>
 80091c4:	2610      	movs	r6, #16
 80091c6:	786c      	ldrb	r4, [r5, #1]
 80091c8:	3502      	adds	r5, #2
 80091ca:	2a00      	cmp	r2, #0
 80091cc:	bf14      	ite	ne
 80091ce:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80091d2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80091d6:	2700      	movs	r7, #0
 80091d8:	fbb1 fcf6 	udiv	ip, r1, r6
 80091dc:	4638      	mov	r0, r7
 80091de:	fb06 1e1c 	mls	lr, r6, ip, r1
 80091e2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80091e6:	2b09      	cmp	r3, #9
 80091e8:	d817      	bhi.n	800921a <_strtol_l.isra.0+0x9a>
 80091ea:	461c      	mov	r4, r3
 80091ec:	42a6      	cmp	r6, r4
 80091ee:	dd23      	ble.n	8009238 <_strtol_l.isra.0+0xb8>
 80091f0:	1c7b      	adds	r3, r7, #1
 80091f2:	d007      	beq.n	8009204 <_strtol_l.isra.0+0x84>
 80091f4:	4584      	cmp	ip, r0
 80091f6:	d31c      	bcc.n	8009232 <_strtol_l.isra.0+0xb2>
 80091f8:	d101      	bne.n	80091fe <_strtol_l.isra.0+0x7e>
 80091fa:	45a6      	cmp	lr, r4
 80091fc:	db19      	blt.n	8009232 <_strtol_l.isra.0+0xb2>
 80091fe:	2701      	movs	r7, #1
 8009200:	fb00 4006 	mla	r0, r0, r6, r4
 8009204:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009208:	e7eb      	b.n	80091e2 <_strtol_l.isra.0+0x62>
 800920a:	462f      	mov	r7, r5
 800920c:	e7bf      	b.n	800918e <_strtol_l.isra.0+0xe>
 800920e:	2c2b      	cmp	r4, #43	; 0x2b
 8009210:	bf04      	itt	eq
 8009212:	1cbd      	addeq	r5, r7, #2
 8009214:	787c      	ldrbeq	r4, [r7, #1]
 8009216:	461a      	mov	r2, r3
 8009218:	e7c9      	b.n	80091ae <_strtol_l.isra.0+0x2e>
 800921a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800921e:	2b19      	cmp	r3, #25
 8009220:	d801      	bhi.n	8009226 <_strtol_l.isra.0+0xa6>
 8009222:	3c37      	subs	r4, #55	; 0x37
 8009224:	e7e2      	b.n	80091ec <_strtol_l.isra.0+0x6c>
 8009226:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800922a:	2b19      	cmp	r3, #25
 800922c:	d804      	bhi.n	8009238 <_strtol_l.isra.0+0xb8>
 800922e:	3c57      	subs	r4, #87	; 0x57
 8009230:	e7dc      	b.n	80091ec <_strtol_l.isra.0+0x6c>
 8009232:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009236:	e7e5      	b.n	8009204 <_strtol_l.isra.0+0x84>
 8009238:	1c7b      	adds	r3, r7, #1
 800923a:	d108      	bne.n	800924e <_strtol_l.isra.0+0xce>
 800923c:	2322      	movs	r3, #34	; 0x22
 800923e:	4608      	mov	r0, r1
 8009240:	f8c8 3000 	str.w	r3, [r8]
 8009244:	f1ba 0f00 	cmp.w	sl, #0
 8009248:	d107      	bne.n	800925a <_strtol_l.isra.0+0xda>
 800924a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800924e:	b102      	cbz	r2, 8009252 <_strtol_l.isra.0+0xd2>
 8009250:	4240      	negs	r0, r0
 8009252:	f1ba 0f00 	cmp.w	sl, #0
 8009256:	d0f8      	beq.n	800924a <_strtol_l.isra.0+0xca>
 8009258:	b10f      	cbz	r7, 800925e <_strtol_l.isra.0+0xde>
 800925a:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800925e:	f8ca 9000 	str.w	r9, [sl]
 8009262:	e7f2      	b.n	800924a <_strtol_l.isra.0+0xca>
 8009264:	2430      	movs	r4, #48	; 0x30
 8009266:	2e00      	cmp	r6, #0
 8009268:	d1af      	bne.n	80091ca <_strtol_l.isra.0+0x4a>
 800926a:	2608      	movs	r6, #8
 800926c:	e7ad      	b.n	80091ca <_strtol_l.isra.0+0x4a>
 800926e:	2c30      	cmp	r4, #48	; 0x30
 8009270:	d0a3      	beq.n	80091ba <_strtol_l.isra.0+0x3a>
 8009272:	260a      	movs	r6, #10
 8009274:	e7a9      	b.n	80091ca <_strtol_l.isra.0+0x4a>
	...

08009278 <strtol>:
 8009278:	4b08      	ldr	r3, [pc, #32]	; (800929c <strtol+0x24>)
 800927a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800927c:	681c      	ldr	r4, [r3, #0]
 800927e:	4d08      	ldr	r5, [pc, #32]	; (80092a0 <strtol+0x28>)
 8009280:	6a23      	ldr	r3, [r4, #32]
 8009282:	2b00      	cmp	r3, #0
 8009284:	bf08      	it	eq
 8009286:	462b      	moveq	r3, r5
 8009288:	9300      	str	r3, [sp, #0]
 800928a:	4613      	mov	r3, r2
 800928c:	460a      	mov	r2, r1
 800928e:	4601      	mov	r1, r0
 8009290:	4620      	mov	r0, r4
 8009292:	f7ff ff75 	bl	8009180 <_strtol_l.isra.0>
 8009296:	b003      	add	sp, #12
 8009298:	bd30      	pop	{r4, r5, pc}
 800929a:	bf00      	nop
 800929c:	2000001c 	.word	0x2000001c
 80092a0:	20000080 	.word	0x20000080

080092a4 <__locale_ctype_ptr_l>:
 80092a4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80092a8:	4770      	bx	lr

080092aa <__ascii_mbtowc>:
 80092aa:	b082      	sub	sp, #8
 80092ac:	b901      	cbnz	r1, 80092b0 <__ascii_mbtowc+0x6>
 80092ae:	a901      	add	r1, sp, #4
 80092b0:	b142      	cbz	r2, 80092c4 <__ascii_mbtowc+0x1a>
 80092b2:	b14b      	cbz	r3, 80092c8 <__ascii_mbtowc+0x1e>
 80092b4:	7813      	ldrb	r3, [r2, #0]
 80092b6:	600b      	str	r3, [r1, #0]
 80092b8:	7812      	ldrb	r2, [r2, #0]
 80092ba:	1c10      	adds	r0, r2, #0
 80092bc:	bf18      	it	ne
 80092be:	2001      	movne	r0, #1
 80092c0:	b002      	add	sp, #8
 80092c2:	4770      	bx	lr
 80092c4:	4610      	mov	r0, r2
 80092c6:	e7fb      	b.n	80092c0 <__ascii_mbtowc+0x16>
 80092c8:	f06f 0001 	mvn.w	r0, #1
 80092cc:	e7f8      	b.n	80092c0 <__ascii_mbtowc+0x16>

080092ce <__ssputs_r>:
 80092ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092d2:	688e      	ldr	r6, [r1, #8]
 80092d4:	4682      	mov	sl, r0
 80092d6:	429e      	cmp	r6, r3
 80092d8:	460c      	mov	r4, r1
 80092da:	4690      	mov	r8, r2
 80092dc:	4699      	mov	r9, r3
 80092de:	d837      	bhi.n	8009350 <__ssputs_r+0x82>
 80092e0:	898a      	ldrh	r2, [r1, #12]
 80092e2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80092e6:	d031      	beq.n	800934c <__ssputs_r+0x7e>
 80092e8:	2302      	movs	r3, #2
 80092ea:	6825      	ldr	r5, [r4, #0]
 80092ec:	6909      	ldr	r1, [r1, #16]
 80092ee:	1a6f      	subs	r7, r5, r1
 80092f0:	6965      	ldr	r5, [r4, #20]
 80092f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092f6:	fb95 f5f3 	sdiv	r5, r5, r3
 80092fa:	f109 0301 	add.w	r3, r9, #1
 80092fe:	443b      	add	r3, r7
 8009300:	429d      	cmp	r5, r3
 8009302:	bf38      	it	cc
 8009304:	461d      	movcc	r5, r3
 8009306:	0553      	lsls	r3, r2, #21
 8009308:	d530      	bpl.n	800936c <__ssputs_r+0x9e>
 800930a:	4629      	mov	r1, r5
 800930c:	f000 fb3a 	bl	8009984 <_malloc_r>
 8009310:	4606      	mov	r6, r0
 8009312:	b950      	cbnz	r0, 800932a <__ssputs_r+0x5c>
 8009314:	230c      	movs	r3, #12
 8009316:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800931a:	f8ca 3000 	str.w	r3, [sl]
 800931e:	89a3      	ldrh	r3, [r4, #12]
 8009320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009324:	81a3      	strh	r3, [r4, #12]
 8009326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800932a:	463a      	mov	r2, r7
 800932c:	6921      	ldr	r1, [r4, #16]
 800932e:	f7ff fef3 	bl	8009118 <memcpy>
 8009332:	89a3      	ldrh	r3, [r4, #12]
 8009334:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800933c:	81a3      	strh	r3, [r4, #12]
 800933e:	6126      	str	r6, [r4, #16]
 8009340:	443e      	add	r6, r7
 8009342:	6026      	str	r6, [r4, #0]
 8009344:	464e      	mov	r6, r9
 8009346:	6165      	str	r5, [r4, #20]
 8009348:	1bed      	subs	r5, r5, r7
 800934a:	60a5      	str	r5, [r4, #8]
 800934c:	454e      	cmp	r6, r9
 800934e:	d900      	bls.n	8009352 <__ssputs_r+0x84>
 8009350:	464e      	mov	r6, r9
 8009352:	4632      	mov	r2, r6
 8009354:	4641      	mov	r1, r8
 8009356:	6820      	ldr	r0, [r4, #0]
 8009358:	f000 faaf 	bl	80098ba <memmove>
 800935c:	68a3      	ldr	r3, [r4, #8]
 800935e:	2000      	movs	r0, #0
 8009360:	1b9b      	subs	r3, r3, r6
 8009362:	60a3      	str	r3, [r4, #8]
 8009364:	6823      	ldr	r3, [r4, #0]
 8009366:	441e      	add	r6, r3
 8009368:	6026      	str	r6, [r4, #0]
 800936a:	e7dc      	b.n	8009326 <__ssputs_r+0x58>
 800936c:	462a      	mov	r2, r5
 800936e:	f000 fb63 	bl	8009a38 <_realloc_r>
 8009372:	4606      	mov	r6, r0
 8009374:	2800      	cmp	r0, #0
 8009376:	d1e2      	bne.n	800933e <__ssputs_r+0x70>
 8009378:	6921      	ldr	r1, [r4, #16]
 800937a:	4650      	mov	r0, sl
 800937c:	f000 fab6 	bl	80098ec <_free_r>
 8009380:	e7c8      	b.n	8009314 <__ssputs_r+0x46>
	...

08009384 <_svfiprintf_r>:
 8009384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009388:	461d      	mov	r5, r3
 800938a:	898b      	ldrh	r3, [r1, #12]
 800938c:	b09d      	sub	sp, #116	; 0x74
 800938e:	061f      	lsls	r7, r3, #24
 8009390:	4680      	mov	r8, r0
 8009392:	460c      	mov	r4, r1
 8009394:	4616      	mov	r6, r2
 8009396:	d50f      	bpl.n	80093b8 <_svfiprintf_r+0x34>
 8009398:	690b      	ldr	r3, [r1, #16]
 800939a:	b96b      	cbnz	r3, 80093b8 <_svfiprintf_r+0x34>
 800939c:	2140      	movs	r1, #64	; 0x40
 800939e:	f000 faf1 	bl	8009984 <_malloc_r>
 80093a2:	6020      	str	r0, [r4, #0]
 80093a4:	6120      	str	r0, [r4, #16]
 80093a6:	b928      	cbnz	r0, 80093b4 <_svfiprintf_r+0x30>
 80093a8:	230c      	movs	r3, #12
 80093aa:	f8c8 3000 	str.w	r3, [r8]
 80093ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093b2:	e0c8      	b.n	8009546 <_svfiprintf_r+0x1c2>
 80093b4:	2340      	movs	r3, #64	; 0x40
 80093b6:	6163      	str	r3, [r4, #20]
 80093b8:	2300      	movs	r3, #0
 80093ba:	9309      	str	r3, [sp, #36]	; 0x24
 80093bc:	2320      	movs	r3, #32
 80093be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093c2:	2330      	movs	r3, #48	; 0x30
 80093c4:	f04f 0b01 	mov.w	fp, #1
 80093c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093cc:	9503      	str	r5, [sp, #12]
 80093ce:	4637      	mov	r7, r6
 80093d0:	463d      	mov	r5, r7
 80093d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80093d6:	b10b      	cbz	r3, 80093dc <_svfiprintf_r+0x58>
 80093d8:	2b25      	cmp	r3, #37	; 0x25
 80093da:	d13e      	bne.n	800945a <_svfiprintf_r+0xd6>
 80093dc:	ebb7 0a06 	subs.w	sl, r7, r6
 80093e0:	d00b      	beq.n	80093fa <_svfiprintf_r+0x76>
 80093e2:	4653      	mov	r3, sl
 80093e4:	4632      	mov	r2, r6
 80093e6:	4621      	mov	r1, r4
 80093e8:	4640      	mov	r0, r8
 80093ea:	f7ff ff70 	bl	80092ce <__ssputs_r>
 80093ee:	3001      	adds	r0, #1
 80093f0:	f000 80a4 	beq.w	800953c <_svfiprintf_r+0x1b8>
 80093f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093f6:	4453      	add	r3, sl
 80093f8:	9309      	str	r3, [sp, #36]	; 0x24
 80093fa:	783b      	ldrb	r3, [r7, #0]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	f000 809d 	beq.w	800953c <_svfiprintf_r+0x1b8>
 8009402:	2300      	movs	r3, #0
 8009404:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009408:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800940c:	9304      	str	r3, [sp, #16]
 800940e:	9307      	str	r3, [sp, #28]
 8009410:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009414:	931a      	str	r3, [sp, #104]	; 0x68
 8009416:	462f      	mov	r7, r5
 8009418:	2205      	movs	r2, #5
 800941a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800941e:	4850      	ldr	r0, [pc, #320]	; (8009560 <_svfiprintf_r+0x1dc>)
 8009420:	f000 fa3d 	bl	800989e <memchr>
 8009424:	9b04      	ldr	r3, [sp, #16]
 8009426:	b9d0      	cbnz	r0, 800945e <_svfiprintf_r+0xda>
 8009428:	06d9      	lsls	r1, r3, #27
 800942a:	bf44      	itt	mi
 800942c:	2220      	movmi	r2, #32
 800942e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009432:	071a      	lsls	r2, r3, #28
 8009434:	bf44      	itt	mi
 8009436:	222b      	movmi	r2, #43	; 0x2b
 8009438:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800943c:	782a      	ldrb	r2, [r5, #0]
 800943e:	2a2a      	cmp	r2, #42	; 0x2a
 8009440:	d015      	beq.n	800946e <_svfiprintf_r+0xea>
 8009442:	462f      	mov	r7, r5
 8009444:	2000      	movs	r0, #0
 8009446:	250a      	movs	r5, #10
 8009448:	9a07      	ldr	r2, [sp, #28]
 800944a:	4639      	mov	r1, r7
 800944c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009450:	3b30      	subs	r3, #48	; 0x30
 8009452:	2b09      	cmp	r3, #9
 8009454:	d94d      	bls.n	80094f2 <_svfiprintf_r+0x16e>
 8009456:	b1b8      	cbz	r0, 8009488 <_svfiprintf_r+0x104>
 8009458:	e00f      	b.n	800947a <_svfiprintf_r+0xf6>
 800945a:	462f      	mov	r7, r5
 800945c:	e7b8      	b.n	80093d0 <_svfiprintf_r+0x4c>
 800945e:	4a40      	ldr	r2, [pc, #256]	; (8009560 <_svfiprintf_r+0x1dc>)
 8009460:	463d      	mov	r5, r7
 8009462:	1a80      	subs	r0, r0, r2
 8009464:	fa0b f000 	lsl.w	r0, fp, r0
 8009468:	4318      	orrs	r0, r3
 800946a:	9004      	str	r0, [sp, #16]
 800946c:	e7d3      	b.n	8009416 <_svfiprintf_r+0x92>
 800946e:	9a03      	ldr	r2, [sp, #12]
 8009470:	1d11      	adds	r1, r2, #4
 8009472:	6812      	ldr	r2, [r2, #0]
 8009474:	9103      	str	r1, [sp, #12]
 8009476:	2a00      	cmp	r2, #0
 8009478:	db01      	blt.n	800947e <_svfiprintf_r+0xfa>
 800947a:	9207      	str	r2, [sp, #28]
 800947c:	e004      	b.n	8009488 <_svfiprintf_r+0x104>
 800947e:	4252      	negs	r2, r2
 8009480:	f043 0302 	orr.w	r3, r3, #2
 8009484:	9207      	str	r2, [sp, #28]
 8009486:	9304      	str	r3, [sp, #16]
 8009488:	783b      	ldrb	r3, [r7, #0]
 800948a:	2b2e      	cmp	r3, #46	; 0x2e
 800948c:	d10c      	bne.n	80094a8 <_svfiprintf_r+0x124>
 800948e:	787b      	ldrb	r3, [r7, #1]
 8009490:	2b2a      	cmp	r3, #42	; 0x2a
 8009492:	d133      	bne.n	80094fc <_svfiprintf_r+0x178>
 8009494:	9b03      	ldr	r3, [sp, #12]
 8009496:	3702      	adds	r7, #2
 8009498:	1d1a      	adds	r2, r3, #4
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	9203      	str	r2, [sp, #12]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	bfb8      	it	lt
 80094a2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80094a6:	9305      	str	r3, [sp, #20]
 80094a8:	4d2e      	ldr	r5, [pc, #184]	; (8009564 <_svfiprintf_r+0x1e0>)
 80094aa:	2203      	movs	r2, #3
 80094ac:	7839      	ldrb	r1, [r7, #0]
 80094ae:	4628      	mov	r0, r5
 80094b0:	f000 f9f5 	bl	800989e <memchr>
 80094b4:	b138      	cbz	r0, 80094c6 <_svfiprintf_r+0x142>
 80094b6:	2340      	movs	r3, #64	; 0x40
 80094b8:	1b40      	subs	r0, r0, r5
 80094ba:	fa03 f000 	lsl.w	r0, r3, r0
 80094be:	9b04      	ldr	r3, [sp, #16]
 80094c0:	3701      	adds	r7, #1
 80094c2:	4303      	orrs	r3, r0
 80094c4:	9304      	str	r3, [sp, #16]
 80094c6:	7839      	ldrb	r1, [r7, #0]
 80094c8:	2206      	movs	r2, #6
 80094ca:	4827      	ldr	r0, [pc, #156]	; (8009568 <_svfiprintf_r+0x1e4>)
 80094cc:	1c7e      	adds	r6, r7, #1
 80094ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094d2:	f000 f9e4 	bl	800989e <memchr>
 80094d6:	2800      	cmp	r0, #0
 80094d8:	d038      	beq.n	800954c <_svfiprintf_r+0x1c8>
 80094da:	4b24      	ldr	r3, [pc, #144]	; (800956c <_svfiprintf_r+0x1e8>)
 80094dc:	bb13      	cbnz	r3, 8009524 <_svfiprintf_r+0x1a0>
 80094de:	9b03      	ldr	r3, [sp, #12]
 80094e0:	3307      	adds	r3, #7
 80094e2:	f023 0307 	bic.w	r3, r3, #7
 80094e6:	3308      	adds	r3, #8
 80094e8:	9303      	str	r3, [sp, #12]
 80094ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094ec:	444b      	add	r3, r9
 80094ee:	9309      	str	r3, [sp, #36]	; 0x24
 80094f0:	e76d      	b.n	80093ce <_svfiprintf_r+0x4a>
 80094f2:	fb05 3202 	mla	r2, r5, r2, r3
 80094f6:	2001      	movs	r0, #1
 80094f8:	460f      	mov	r7, r1
 80094fa:	e7a6      	b.n	800944a <_svfiprintf_r+0xc6>
 80094fc:	2300      	movs	r3, #0
 80094fe:	250a      	movs	r5, #10
 8009500:	4619      	mov	r1, r3
 8009502:	3701      	adds	r7, #1
 8009504:	9305      	str	r3, [sp, #20]
 8009506:	4638      	mov	r0, r7
 8009508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800950c:	3a30      	subs	r2, #48	; 0x30
 800950e:	2a09      	cmp	r2, #9
 8009510:	d903      	bls.n	800951a <_svfiprintf_r+0x196>
 8009512:	2b00      	cmp	r3, #0
 8009514:	d0c8      	beq.n	80094a8 <_svfiprintf_r+0x124>
 8009516:	9105      	str	r1, [sp, #20]
 8009518:	e7c6      	b.n	80094a8 <_svfiprintf_r+0x124>
 800951a:	fb05 2101 	mla	r1, r5, r1, r2
 800951e:	2301      	movs	r3, #1
 8009520:	4607      	mov	r7, r0
 8009522:	e7f0      	b.n	8009506 <_svfiprintf_r+0x182>
 8009524:	ab03      	add	r3, sp, #12
 8009526:	9300      	str	r3, [sp, #0]
 8009528:	4622      	mov	r2, r4
 800952a:	4b11      	ldr	r3, [pc, #68]	; (8009570 <_svfiprintf_r+0x1ec>)
 800952c:	a904      	add	r1, sp, #16
 800952e:	4640      	mov	r0, r8
 8009530:	f3af 8000 	nop.w
 8009534:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009538:	4681      	mov	r9, r0
 800953a:	d1d6      	bne.n	80094ea <_svfiprintf_r+0x166>
 800953c:	89a3      	ldrh	r3, [r4, #12]
 800953e:	065b      	lsls	r3, r3, #25
 8009540:	f53f af35 	bmi.w	80093ae <_svfiprintf_r+0x2a>
 8009544:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009546:	b01d      	add	sp, #116	; 0x74
 8009548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800954c:	ab03      	add	r3, sp, #12
 800954e:	9300      	str	r3, [sp, #0]
 8009550:	4622      	mov	r2, r4
 8009552:	4b07      	ldr	r3, [pc, #28]	; (8009570 <_svfiprintf_r+0x1ec>)
 8009554:	a904      	add	r1, sp, #16
 8009556:	4640      	mov	r0, r8
 8009558:	f000 f882 	bl	8009660 <_printf_i>
 800955c:	e7ea      	b.n	8009534 <_svfiprintf_r+0x1b0>
 800955e:	bf00      	nop
 8009560:	08009c26 	.word	0x08009c26
 8009564:	08009c2c 	.word	0x08009c2c
 8009568:	08009c30 	.word	0x08009c30
 800956c:	00000000 	.word	0x00000000
 8009570:	080092cf 	.word	0x080092cf

08009574 <_printf_common>:
 8009574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009578:	4691      	mov	r9, r2
 800957a:	461f      	mov	r7, r3
 800957c:	688a      	ldr	r2, [r1, #8]
 800957e:	690b      	ldr	r3, [r1, #16]
 8009580:	4606      	mov	r6, r0
 8009582:	4293      	cmp	r3, r2
 8009584:	bfb8      	it	lt
 8009586:	4613      	movlt	r3, r2
 8009588:	f8c9 3000 	str.w	r3, [r9]
 800958c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009590:	460c      	mov	r4, r1
 8009592:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009596:	b112      	cbz	r2, 800959e <_printf_common+0x2a>
 8009598:	3301      	adds	r3, #1
 800959a:	f8c9 3000 	str.w	r3, [r9]
 800959e:	6823      	ldr	r3, [r4, #0]
 80095a0:	0699      	lsls	r1, r3, #26
 80095a2:	bf42      	ittt	mi
 80095a4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80095a8:	3302      	addmi	r3, #2
 80095aa:	f8c9 3000 	strmi.w	r3, [r9]
 80095ae:	6825      	ldr	r5, [r4, #0]
 80095b0:	f015 0506 	ands.w	r5, r5, #6
 80095b4:	d107      	bne.n	80095c6 <_printf_common+0x52>
 80095b6:	f104 0a19 	add.w	sl, r4, #25
 80095ba:	68e3      	ldr	r3, [r4, #12]
 80095bc:	f8d9 2000 	ldr.w	r2, [r9]
 80095c0:	1a9b      	subs	r3, r3, r2
 80095c2:	42ab      	cmp	r3, r5
 80095c4:	dc29      	bgt.n	800961a <_printf_common+0xa6>
 80095c6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80095ca:	6822      	ldr	r2, [r4, #0]
 80095cc:	3300      	adds	r3, #0
 80095ce:	bf18      	it	ne
 80095d0:	2301      	movne	r3, #1
 80095d2:	0692      	lsls	r2, r2, #26
 80095d4:	d42e      	bmi.n	8009634 <_printf_common+0xc0>
 80095d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80095da:	4639      	mov	r1, r7
 80095dc:	4630      	mov	r0, r6
 80095de:	47c0      	blx	r8
 80095e0:	3001      	adds	r0, #1
 80095e2:	d021      	beq.n	8009628 <_printf_common+0xb4>
 80095e4:	6823      	ldr	r3, [r4, #0]
 80095e6:	68e5      	ldr	r5, [r4, #12]
 80095e8:	f003 0306 	and.w	r3, r3, #6
 80095ec:	2b04      	cmp	r3, #4
 80095ee:	bf18      	it	ne
 80095f0:	2500      	movne	r5, #0
 80095f2:	f8d9 2000 	ldr.w	r2, [r9]
 80095f6:	f04f 0900 	mov.w	r9, #0
 80095fa:	bf08      	it	eq
 80095fc:	1aad      	subeq	r5, r5, r2
 80095fe:	68a3      	ldr	r3, [r4, #8]
 8009600:	6922      	ldr	r2, [r4, #16]
 8009602:	bf08      	it	eq
 8009604:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009608:	4293      	cmp	r3, r2
 800960a:	bfc4      	itt	gt
 800960c:	1a9b      	subgt	r3, r3, r2
 800960e:	18ed      	addgt	r5, r5, r3
 8009610:	341a      	adds	r4, #26
 8009612:	454d      	cmp	r5, r9
 8009614:	d11a      	bne.n	800964c <_printf_common+0xd8>
 8009616:	2000      	movs	r0, #0
 8009618:	e008      	b.n	800962c <_printf_common+0xb8>
 800961a:	2301      	movs	r3, #1
 800961c:	4652      	mov	r2, sl
 800961e:	4639      	mov	r1, r7
 8009620:	4630      	mov	r0, r6
 8009622:	47c0      	blx	r8
 8009624:	3001      	adds	r0, #1
 8009626:	d103      	bne.n	8009630 <_printf_common+0xbc>
 8009628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800962c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009630:	3501      	adds	r5, #1
 8009632:	e7c2      	b.n	80095ba <_printf_common+0x46>
 8009634:	2030      	movs	r0, #48	; 0x30
 8009636:	18e1      	adds	r1, r4, r3
 8009638:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800963c:	1c5a      	adds	r2, r3, #1
 800963e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009642:	4422      	add	r2, r4
 8009644:	3302      	adds	r3, #2
 8009646:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800964a:	e7c4      	b.n	80095d6 <_printf_common+0x62>
 800964c:	2301      	movs	r3, #1
 800964e:	4622      	mov	r2, r4
 8009650:	4639      	mov	r1, r7
 8009652:	4630      	mov	r0, r6
 8009654:	47c0      	blx	r8
 8009656:	3001      	adds	r0, #1
 8009658:	d0e6      	beq.n	8009628 <_printf_common+0xb4>
 800965a:	f109 0901 	add.w	r9, r9, #1
 800965e:	e7d8      	b.n	8009612 <_printf_common+0x9e>

08009660 <_printf_i>:
 8009660:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009664:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009668:	460c      	mov	r4, r1
 800966a:	7e09      	ldrb	r1, [r1, #24]
 800966c:	b085      	sub	sp, #20
 800966e:	296e      	cmp	r1, #110	; 0x6e
 8009670:	4617      	mov	r7, r2
 8009672:	4606      	mov	r6, r0
 8009674:	4698      	mov	r8, r3
 8009676:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009678:	f000 80b3 	beq.w	80097e2 <_printf_i+0x182>
 800967c:	d822      	bhi.n	80096c4 <_printf_i+0x64>
 800967e:	2963      	cmp	r1, #99	; 0x63
 8009680:	d036      	beq.n	80096f0 <_printf_i+0x90>
 8009682:	d80a      	bhi.n	800969a <_printf_i+0x3a>
 8009684:	2900      	cmp	r1, #0
 8009686:	f000 80b9 	beq.w	80097fc <_printf_i+0x19c>
 800968a:	2958      	cmp	r1, #88	; 0x58
 800968c:	f000 8083 	beq.w	8009796 <_printf_i+0x136>
 8009690:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009694:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009698:	e032      	b.n	8009700 <_printf_i+0xa0>
 800969a:	2964      	cmp	r1, #100	; 0x64
 800969c:	d001      	beq.n	80096a2 <_printf_i+0x42>
 800969e:	2969      	cmp	r1, #105	; 0x69
 80096a0:	d1f6      	bne.n	8009690 <_printf_i+0x30>
 80096a2:	6820      	ldr	r0, [r4, #0]
 80096a4:	6813      	ldr	r3, [r2, #0]
 80096a6:	0605      	lsls	r5, r0, #24
 80096a8:	f103 0104 	add.w	r1, r3, #4
 80096ac:	d52a      	bpl.n	8009704 <_printf_i+0xa4>
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	6011      	str	r1, [r2, #0]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	da03      	bge.n	80096be <_printf_i+0x5e>
 80096b6:	222d      	movs	r2, #45	; 0x2d
 80096b8:	425b      	negs	r3, r3
 80096ba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80096be:	486f      	ldr	r0, [pc, #444]	; (800987c <_printf_i+0x21c>)
 80096c0:	220a      	movs	r2, #10
 80096c2:	e039      	b.n	8009738 <_printf_i+0xd8>
 80096c4:	2973      	cmp	r1, #115	; 0x73
 80096c6:	f000 809d 	beq.w	8009804 <_printf_i+0x1a4>
 80096ca:	d808      	bhi.n	80096de <_printf_i+0x7e>
 80096cc:	296f      	cmp	r1, #111	; 0x6f
 80096ce:	d020      	beq.n	8009712 <_printf_i+0xb2>
 80096d0:	2970      	cmp	r1, #112	; 0x70
 80096d2:	d1dd      	bne.n	8009690 <_printf_i+0x30>
 80096d4:	6823      	ldr	r3, [r4, #0]
 80096d6:	f043 0320 	orr.w	r3, r3, #32
 80096da:	6023      	str	r3, [r4, #0]
 80096dc:	e003      	b.n	80096e6 <_printf_i+0x86>
 80096de:	2975      	cmp	r1, #117	; 0x75
 80096e0:	d017      	beq.n	8009712 <_printf_i+0xb2>
 80096e2:	2978      	cmp	r1, #120	; 0x78
 80096e4:	d1d4      	bne.n	8009690 <_printf_i+0x30>
 80096e6:	2378      	movs	r3, #120	; 0x78
 80096e8:	4865      	ldr	r0, [pc, #404]	; (8009880 <_printf_i+0x220>)
 80096ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80096ee:	e055      	b.n	800979c <_printf_i+0x13c>
 80096f0:	6813      	ldr	r3, [r2, #0]
 80096f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096f6:	1d19      	adds	r1, r3, #4
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	6011      	str	r1, [r2, #0]
 80096fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009700:	2301      	movs	r3, #1
 8009702:	e08c      	b.n	800981e <_printf_i+0x1be>
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f010 0f40 	tst.w	r0, #64	; 0x40
 800970a:	6011      	str	r1, [r2, #0]
 800970c:	bf18      	it	ne
 800970e:	b21b      	sxthne	r3, r3
 8009710:	e7cf      	b.n	80096b2 <_printf_i+0x52>
 8009712:	6813      	ldr	r3, [r2, #0]
 8009714:	6825      	ldr	r5, [r4, #0]
 8009716:	1d18      	adds	r0, r3, #4
 8009718:	6010      	str	r0, [r2, #0]
 800971a:	0628      	lsls	r0, r5, #24
 800971c:	d501      	bpl.n	8009722 <_printf_i+0xc2>
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	e002      	b.n	8009728 <_printf_i+0xc8>
 8009722:	0668      	lsls	r0, r5, #25
 8009724:	d5fb      	bpl.n	800971e <_printf_i+0xbe>
 8009726:	881b      	ldrh	r3, [r3, #0]
 8009728:	296f      	cmp	r1, #111	; 0x6f
 800972a:	bf14      	ite	ne
 800972c:	220a      	movne	r2, #10
 800972e:	2208      	moveq	r2, #8
 8009730:	4852      	ldr	r0, [pc, #328]	; (800987c <_printf_i+0x21c>)
 8009732:	2100      	movs	r1, #0
 8009734:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009738:	6865      	ldr	r5, [r4, #4]
 800973a:	2d00      	cmp	r5, #0
 800973c:	60a5      	str	r5, [r4, #8]
 800973e:	f2c0 8095 	blt.w	800986c <_printf_i+0x20c>
 8009742:	6821      	ldr	r1, [r4, #0]
 8009744:	f021 0104 	bic.w	r1, r1, #4
 8009748:	6021      	str	r1, [r4, #0]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d13d      	bne.n	80097ca <_printf_i+0x16a>
 800974e:	2d00      	cmp	r5, #0
 8009750:	f040 808e 	bne.w	8009870 <_printf_i+0x210>
 8009754:	4665      	mov	r5, ip
 8009756:	2a08      	cmp	r2, #8
 8009758:	d10b      	bne.n	8009772 <_printf_i+0x112>
 800975a:	6823      	ldr	r3, [r4, #0]
 800975c:	07db      	lsls	r3, r3, #31
 800975e:	d508      	bpl.n	8009772 <_printf_i+0x112>
 8009760:	6923      	ldr	r3, [r4, #16]
 8009762:	6862      	ldr	r2, [r4, #4]
 8009764:	429a      	cmp	r2, r3
 8009766:	bfde      	ittt	le
 8009768:	2330      	movle	r3, #48	; 0x30
 800976a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800976e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009772:	ebac 0305 	sub.w	r3, ip, r5
 8009776:	6123      	str	r3, [r4, #16]
 8009778:	f8cd 8000 	str.w	r8, [sp]
 800977c:	463b      	mov	r3, r7
 800977e:	aa03      	add	r2, sp, #12
 8009780:	4621      	mov	r1, r4
 8009782:	4630      	mov	r0, r6
 8009784:	f7ff fef6 	bl	8009574 <_printf_common>
 8009788:	3001      	adds	r0, #1
 800978a:	d14d      	bne.n	8009828 <_printf_i+0x1c8>
 800978c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009790:	b005      	add	sp, #20
 8009792:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009796:	4839      	ldr	r0, [pc, #228]	; (800987c <_printf_i+0x21c>)
 8009798:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800979c:	6813      	ldr	r3, [r2, #0]
 800979e:	6821      	ldr	r1, [r4, #0]
 80097a0:	1d1d      	adds	r5, r3, #4
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	6015      	str	r5, [r2, #0]
 80097a6:	060a      	lsls	r2, r1, #24
 80097a8:	d50b      	bpl.n	80097c2 <_printf_i+0x162>
 80097aa:	07ca      	lsls	r2, r1, #31
 80097ac:	bf44      	itt	mi
 80097ae:	f041 0120 	orrmi.w	r1, r1, #32
 80097b2:	6021      	strmi	r1, [r4, #0]
 80097b4:	b91b      	cbnz	r3, 80097be <_printf_i+0x15e>
 80097b6:	6822      	ldr	r2, [r4, #0]
 80097b8:	f022 0220 	bic.w	r2, r2, #32
 80097bc:	6022      	str	r2, [r4, #0]
 80097be:	2210      	movs	r2, #16
 80097c0:	e7b7      	b.n	8009732 <_printf_i+0xd2>
 80097c2:	064d      	lsls	r5, r1, #25
 80097c4:	bf48      	it	mi
 80097c6:	b29b      	uxthmi	r3, r3
 80097c8:	e7ef      	b.n	80097aa <_printf_i+0x14a>
 80097ca:	4665      	mov	r5, ip
 80097cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80097d0:	fb02 3311 	mls	r3, r2, r1, r3
 80097d4:	5cc3      	ldrb	r3, [r0, r3]
 80097d6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80097da:	460b      	mov	r3, r1
 80097dc:	2900      	cmp	r1, #0
 80097de:	d1f5      	bne.n	80097cc <_printf_i+0x16c>
 80097e0:	e7b9      	b.n	8009756 <_printf_i+0xf6>
 80097e2:	6813      	ldr	r3, [r2, #0]
 80097e4:	6825      	ldr	r5, [r4, #0]
 80097e6:	1d18      	adds	r0, r3, #4
 80097e8:	6961      	ldr	r1, [r4, #20]
 80097ea:	6010      	str	r0, [r2, #0]
 80097ec:	0628      	lsls	r0, r5, #24
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	d501      	bpl.n	80097f6 <_printf_i+0x196>
 80097f2:	6019      	str	r1, [r3, #0]
 80097f4:	e002      	b.n	80097fc <_printf_i+0x19c>
 80097f6:	066a      	lsls	r2, r5, #25
 80097f8:	d5fb      	bpl.n	80097f2 <_printf_i+0x192>
 80097fa:	8019      	strh	r1, [r3, #0]
 80097fc:	2300      	movs	r3, #0
 80097fe:	4665      	mov	r5, ip
 8009800:	6123      	str	r3, [r4, #16]
 8009802:	e7b9      	b.n	8009778 <_printf_i+0x118>
 8009804:	6813      	ldr	r3, [r2, #0]
 8009806:	1d19      	adds	r1, r3, #4
 8009808:	6011      	str	r1, [r2, #0]
 800980a:	681d      	ldr	r5, [r3, #0]
 800980c:	6862      	ldr	r2, [r4, #4]
 800980e:	2100      	movs	r1, #0
 8009810:	4628      	mov	r0, r5
 8009812:	f000 f844 	bl	800989e <memchr>
 8009816:	b108      	cbz	r0, 800981c <_printf_i+0x1bc>
 8009818:	1b40      	subs	r0, r0, r5
 800981a:	6060      	str	r0, [r4, #4]
 800981c:	6863      	ldr	r3, [r4, #4]
 800981e:	6123      	str	r3, [r4, #16]
 8009820:	2300      	movs	r3, #0
 8009822:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009826:	e7a7      	b.n	8009778 <_printf_i+0x118>
 8009828:	6923      	ldr	r3, [r4, #16]
 800982a:	462a      	mov	r2, r5
 800982c:	4639      	mov	r1, r7
 800982e:	4630      	mov	r0, r6
 8009830:	47c0      	blx	r8
 8009832:	3001      	adds	r0, #1
 8009834:	d0aa      	beq.n	800978c <_printf_i+0x12c>
 8009836:	6823      	ldr	r3, [r4, #0]
 8009838:	079b      	lsls	r3, r3, #30
 800983a:	d413      	bmi.n	8009864 <_printf_i+0x204>
 800983c:	68e0      	ldr	r0, [r4, #12]
 800983e:	9b03      	ldr	r3, [sp, #12]
 8009840:	4298      	cmp	r0, r3
 8009842:	bfb8      	it	lt
 8009844:	4618      	movlt	r0, r3
 8009846:	e7a3      	b.n	8009790 <_printf_i+0x130>
 8009848:	2301      	movs	r3, #1
 800984a:	464a      	mov	r2, r9
 800984c:	4639      	mov	r1, r7
 800984e:	4630      	mov	r0, r6
 8009850:	47c0      	blx	r8
 8009852:	3001      	adds	r0, #1
 8009854:	d09a      	beq.n	800978c <_printf_i+0x12c>
 8009856:	3501      	adds	r5, #1
 8009858:	68e3      	ldr	r3, [r4, #12]
 800985a:	9a03      	ldr	r2, [sp, #12]
 800985c:	1a9b      	subs	r3, r3, r2
 800985e:	42ab      	cmp	r3, r5
 8009860:	dcf2      	bgt.n	8009848 <_printf_i+0x1e8>
 8009862:	e7eb      	b.n	800983c <_printf_i+0x1dc>
 8009864:	2500      	movs	r5, #0
 8009866:	f104 0919 	add.w	r9, r4, #25
 800986a:	e7f5      	b.n	8009858 <_printf_i+0x1f8>
 800986c:	2b00      	cmp	r3, #0
 800986e:	d1ac      	bne.n	80097ca <_printf_i+0x16a>
 8009870:	7803      	ldrb	r3, [r0, #0]
 8009872:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009876:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800987a:	e76c      	b.n	8009756 <_printf_i+0xf6>
 800987c:	08009c37 	.word	0x08009c37
 8009880:	08009c48 	.word	0x08009c48

08009884 <__ascii_wctomb>:
 8009884:	b149      	cbz	r1, 800989a <__ascii_wctomb+0x16>
 8009886:	2aff      	cmp	r2, #255	; 0xff
 8009888:	bf8b      	itete	hi
 800988a:	238a      	movhi	r3, #138	; 0x8a
 800988c:	700a      	strbls	r2, [r1, #0]
 800988e:	6003      	strhi	r3, [r0, #0]
 8009890:	2001      	movls	r0, #1
 8009892:	bf88      	it	hi
 8009894:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009898:	4770      	bx	lr
 800989a:	4608      	mov	r0, r1
 800989c:	4770      	bx	lr

0800989e <memchr>:
 800989e:	b510      	push	{r4, lr}
 80098a0:	b2c9      	uxtb	r1, r1
 80098a2:	4402      	add	r2, r0
 80098a4:	4290      	cmp	r0, r2
 80098a6:	4603      	mov	r3, r0
 80098a8:	d101      	bne.n	80098ae <memchr+0x10>
 80098aa:	2300      	movs	r3, #0
 80098ac:	e003      	b.n	80098b6 <memchr+0x18>
 80098ae:	781c      	ldrb	r4, [r3, #0]
 80098b0:	3001      	adds	r0, #1
 80098b2:	428c      	cmp	r4, r1
 80098b4:	d1f6      	bne.n	80098a4 <memchr+0x6>
 80098b6:	4618      	mov	r0, r3
 80098b8:	bd10      	pop	{r4, pc}

080098ba <memmove>:
 80098ba:	4288      	cmp	r0, r1
 80098bc:	b510      	push	{r4, lr}
 80098be:	eb01 0302 	add.w	r3, r1, r2
 80098c2:	d807      	bhi.n	80098d4 <memmove+0x1a>
 80098c4:	1e42      	subs	r2, r0, #1
 80098c6:	4299      	cmp	r1, r3
 80098c8:	d00a      	beq.n	80098e0 <memmove+0x26>
 80098ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098ce:	f802 4f01 	strb.w	r4, [r2, #1]!
 80098d2:	e7f8      	b.n	80098c6 <memmove+0xc>
 80098d4:	4283      	cmp	r3, r0
 80098d6:	d9f5      	bls.n	80098c4 <memmove+0xa>
 80098d8:	1881      	adds	r1, r0, r2
 80098da:	1ad2      	subs	r2, r2, r3
 80098dc:	42d3      	cmn	r3, r2
 80098de:	d100      	bne.n	80098e2 <memmove+0x28>
 80098e0:	bd10      	pop	{r4, pc}
 80098e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098e6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80098ea:	e7f7      	b.n	80098dc <memmove+0x22>

080098ec <_free_r>:
 80098ec:	b538      	push	{r3, r4, r5, lr}
 80098ee:	4605      	mov	r5, r0
 80098f0:	2900      	cmp	r1, #0
 80098f2:	d043      	beq.n	800997c <_free_r+0x90>
 80098f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098f8:	1f0c      	subs	r4, r1, #4
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	bfb8      	it	lt
 80098fe:	18e4      	addlt	r4, r4, r3
 8009900:	f000 f8d0 	bl	8009aa4 <__malloc_lock>
 8009904:	4a1e      	ldr	r2, [pc, #120]	; (8009980 <_free_r+0x94>)
 8009906:	6813      	ldr	r3, [r2, #0]
 8009908:	4610      	mov	r0, r2
 800990a:	b933      	cbnz	r3, 800991a <_free_r+0x2e>
 800990c:	6063      	str	r3, [r4, #4]
 800990e:	6014      	str	r4, [r2, #0]
 8009910:	4628      	mov	r0, r5
 8009912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009916:	f000 b8c6 	b.w	8009aa6 <__malloc_unlock>
 800991a:	42a3      	cmp	r3, r4
 800991c:	d90b      	bls.n	8009936 <_free_r+0x4a>
 800991e:	6821      	ldr	r1, [r4, #0]
 8009920:	1862      	adds	r2, r4, r1
 8009922:	4293      	cmp	r3, r2
 8009924:	bf01      	itttt	eq
 8009926:	681a      	ldreq	r2, [r3, #0]
 8009928:	685b      	ldreq	r3, [r3, #4]
 800992a:	1852      	addeq	r2, r2, r1
 800992c:	6022      	streq	r2, [r4, #0]
 800992e:	6063      	str	r3, [r4, #4]
 8009930:	6004      	str	r4, [r0, #0]
 8009932:	e7ed      	b.n	8009910 <_free_r+0x24>
 8009934:	4613      	mov	r3, r2
 8009936:	685a      	ldr	r2, [r3, #4]
 8009938:	b10a      	cbz	r2, 800993e <_free_r+0x52>
 800993a:	42a2      	cmp	r2, r4
 800993c:	d9fa      	bls.n	8009934 <_free_r+0x48>
 800993e:	6819      	ldr	r1, [r3, #0]
 8009940:	1858      	adds	r0, r3, r1
 8009942:	42a0      	cmp	r0, r4
 8009944:	d10b      	bne.n	800995e <_free_r+0x72>
 8009946:	6820      	ldr	r0, [r4, #0]
 8009948:	4401      	add	r1, r0
 800994a:	1858      	adds	r0, r3, r1
 800994c:	4282      	cmp	r2, r0
 800994e:	6019      	str	r1, [r3, #0]
 8009950:	d1de      	bne.n	8009910 <_free_r+0x24>
 8009952:	6810      	ldr	r0, [r2, #0]
 8009954:	6852      	ldr	r2, [r2, #4]
 8009956:	4401      	add	r1, r0
 8009958:	6019      	str	r1, [r3, #0]
 800995a:	605a      	str	r2, [r3, #4]
 800995c:	e7d8      	b.n	8009910 <_free_r+0x24>
 800995e:	d902      	bls.n	8009966 <_free_r+0x7a>
 8009960:	230c      	movs	r3, #12
 8009962:	602b      	str	r3, [r5, #0]
 8009964:	e7d4      	b.n	8009910 <_free_r+0x24>
 8009966:	6820      	ldr	r0, [r4, #0]
 8009968:	1821      	adds	r1, r4, r0
 800996a:	428a      	cmp	r2, r1
 800996c:	bf01      	itttt	eq
 800996e:	6811      	ldreq	r1, [r2, #0]
 8009970:	6852      	ldreq	r2, [r2, #4]
 8009972:	1809      	addeq	r1, r1, r0
 8009974:	6021      	streq	r1, [r4, #0]
 8009976:	6062      	str	r2, [r4, #4]
 8009978:	605c      	str	r4, [r3, #4]
 800997a:	e7c9      	b.n	8009910 <_free_r+0x24>
 800997c:	bd38      	pop	{r3, r4, r5, pc}
 800997e:	bf00      	nop
 8009980:	20001730 	.word	0x20001730

08009984 <_malloc_r>:
 8009984:	b570      	push	{r4, r5, r6, lr}
 8009986:	1ccd      	adds	r5, r1, #3
 8009988:	f025 0503 	bic.w	r5, r5, #3
 800998c:	3508      	adds	r5, #8
 800998e:	2d0c      	cmp	r5, #12
 8009990:	bf38      	it	cc
 8009992:	250c      	movcc	r5, #12
 8009994:	2d00      	cmp	r5, #0
 8009996:	4606      	mov	r6, r0
 8009998:	db01      	blt.n	800999e <_malloc_r+0x1a>
 800999a:	42a9      	cmp	r1, r5
 800999c:	d903      	bls.n	80099a6 <_malloc_r+0x22>
 800999e:	230c      	movs	r3, #12
 80099a0:	6033      	str	r3, [r6, #0]
 80099a2:	2000      	movs	r0, #0
 80099a4:	bd70      	pop	{r4, r5, r6, pc}
 80099a6:	f000 f87d 	bl	8009aa4 <__malloc_lock>
 80099aa:	4a21      	ldr	r2, [pc, #132]	; (8009a30 <_malloc_r+0xac>)
 80099ac:	6814      	ldr	r4, [r2, #0]
 80099ae:	4621      	mov	r1, r4
 80099b0:	b991      	cbnz	r1, 80099d8 <_malloc_r+0x54>
 80099b2:	4c20      	ldr	r4, [pc, #128]	; (8009a34 <_malloc_r+0xb0>)
 80099b4:	6823      	ldr	r3, [r4, #0]
 80099b6:	b91b      	cbnz	r3, 80099c0 <_malloc_r+0x3c>
 80099b8:	4630      	mov	r0, r6
 80099ba:	f000 f863 	bl	8009a84 <_sbrk_r>
 80099be:	6020      	str	r0, [r4, #0]
 80099c0:	4629      	mov	r1, r5
 80099c2:	4630      	mov	r0, r6
 80099c4:	f000 f85e 	bl	8009a84 <_sbrk_r>
 80099c8:	1c43      	adds	r3, r0, #1
 80099ca:	d124      	bne.n	8009a16 <_malloc_r+0x92>
 80099cc:	230c      	movs	r3, #12
 80099ce:	4630      	mov	r0, r6
 80099d0:	6033      	str	r3, [r6, #0]
 80099d2:	f000 f868 	bl	8009aa6 <__malloc_unlock>
 80099d6:	e7e4      	b.n	80099a2 <_malloc_r+0x1e>
 80099d8:	680b      	ldr	r3, [r1, #0]
 80099da:	1b5b      	subs	r3, r3, r5
 80099dc:	d418      	bmi.n	8009a10 <_malloc_r+0x8c>
 80099de:	2b0b      	cmp	r3, #11
 80099e0:	d90f      	bls.n	8009a02 <_malloc_r+0x7e>
 80099e2:	600b      	str	r3, [r1, #0]
 80099e4:	18cc      	adds	r4, r1, r3
 80099e6:	50cd      	str	r5, [r1, r3]
 80099e8:	4630      	mov	r0, r6
 80099ea:	f000 f85c 	bl	8009aa6 <__malloc_unlock>
 80099ee:	f104 000b 	add.w	r0, r4, #11
 80099f2:	1d23      	adds	r3, r4, #4
 80099f4:	f020 0007 	bic.w	r0, r0, #7
 80099f8:	1ac3      	subs	r3, r0, r3
 80099fa:	d0d3      	beq.n	80099a4 <_malloc_r+0x20>
 80099fc:	425a      	negs	r2, r3
 80099fe:	50e2      	str	r2, [r4, r3]
 8009a00:	e7d0      	b.n	80099a4 <_malloc_r+0x20>
 8009a02:	684b      	ldr	r3, [r1, #4]
 8009a04:	428c      	cmp	r4, r1
 8009a06:	bf16      	itet	ne
 8009a08:	6063      	strne	r3, [r4, #4]
 8009a0a:	6013      	streq	r3, [r2, #0]
 8009a0c:	460c      	movne	r4, r1
 8009a0e:	e7eb      	b.n	80099e8 <_malloc_r+0x64>
 8009a10:	460c      	mov	r4, r1
 8009a12:	6849      	ldr	r1, [r1, #4]
 8009a14:	e7cc      	b.n	80099b0 <_malloc_r+0x2c>
 8009a16:	1cc4      	adds	r4, r0, #3
 8009a18:	f024 0403 	bic.w	r4, r4, #3
 8009a1c:	42a0      	cmp	r0, r4
 8009a1e:	d005      	beq.n	8009a2c <_malloc_r+0xa8>
 8009a20:	1a21      	subs	r1, r4, r0
 8009a22:	4630      	mov	r0, r6
 8009a24:	f000 f82e 	bl	8009a84 <_sbrk_r>
 8009a28:	3001      	adds	r0, #1
 8009a2a:	d0cf      	beq.n	80099cc <_malloc_r+0x48>
 8009a2c:	6025      	str	r5, [r4, #0]
 8009a2e:	e7db      	b.n	80099e8 <_malloc_r+0x64>
 8009a30:	20001730 	.word	0x20001730
 8009a34:	20001734 	.word	0x20001734

08009a38 <_realloc_r>:
 8009a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a3a:	4607      	mov	r7, r0
 8009a3c:	4614      	mov	r4, r2
 8009a3e:	460e      	mov	r6, r1
 8009a40:	b921      	cbnz	r1, 8009a4c <_realloc_r+0x14>
 8009a42:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009a46:	4611      	mov	r1, r2
 8009a48:	f7ff bf9c 	b.w	8009984 <_malloc_r>
 8009a4c:	b922      	cbnz	r2, 8009a58 <_realloc_r+0x20>
 8009a4e:	f7ff ff4d 	bl	80098ec <_free_r>
 8009a52:	4625      	mov	r5, r4
 8009a54:	4628      	mov	r0, r5
 8009a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a58:	f000 f826 	bl	8009aa8 <_malloc_usable_size_r>
 8009a5c:	42a0      	cmp	r0, r4
 8009a5e:	d20f      	bcs.n	8009a80 <_realloc_r+0x48>
 8009a60:	4621      	mov	r1, r4
 8009a62:	4638      	mov	r0, r7
 8009a64:	f7ff ff8e 	bl	8009984 <_malloc_r>
 8009a68:	4605      	mov	r5, r0
 8009a6a:	2800      	cmp	r0, #0
 8009a6c:	d0f2      	beq.n	8009a54 <_realloc_r+0x1c>
 8009a6e:	4631      	mov	r1, r6
 8009a70:	4622      	mov	r2, r4
 8009a72:	f7ff fb51 	bl	8009118 <memcpy>
 8009a76:	4631      	mov	r1, r6
 8009a78:	4638      	mov	r0, r7
 8009a7a:	f7ff ff37 	bl	80098ec <_free_r>
 8009a7e:	e7e9      	b.n	8009a54 <_realloc_r+0x1c>
 8009a80:	4635      	mov	r5, r6
 8009a82:	e7e7      	b.n	8009a54 <_realloc_r+0x1c>

08009a84 <_sbrk_r>:
 8009a84:	b538      	push	{r3, r4, r5, lr}
 8009a86:	2300      	movs	r3, #0
 8009a88:	4c05      	ldr	r4, [pc, #20]	; (8009aa0 <_sbrk_r+0x1c>)
 8009a8a:	4605      	mov	r5, r0
 8009a8c:	4608      	mov	r0, r1
 8009a8e:	6023      	str	r3, [r4, #0]
 8009a90:	f7f8 fc18 	bl	80022c4 <_sbrk>
 8009a94:	1c43      	adds	r3, r0, #1
 8009a96:	d102      	bne.n	8009a9e <_sbrk_r+0x1a>
 8009a98:	6823      	ldr	r3, [r4, #0]
 8009a9a:	b103      	cbz	r3, 8009a9e <_sbrk_r+0x1a>
 8009a9c:	602b      	str	r3, [r5, #0]
 8009a9e:	bd38      	pop	{r3, r4, r5, pc}
 8009aa0:	20001ed0 	.word	0x20001ed0

08009aa4 <__malloc_lock>:
 8009aa4:	4770      	bx	lr

08009aa6 <__malloc_unlock>:
 8009aa6:	4770      	bx	lr

08009aa8 <_malloc_usable_size_r>:
 8009aa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009aac:	1f18      	subs	r0, r3, #4
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	bfbc      	itt	lt
 8009ab2:	580b      	ldrlt	r3, [r1, r0]
 8009ab4:	18c0      	addlt	r0, r0, r3
 8009ab6:	4770      	bx	lr

08009ab8 <_init>:
 8009ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aba:	bf00      	nop
 8009abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009abe:	bc08      	pop	{r3}
 8009ac0:	469e      	mov	lr, r3
 8009ac2:	4770      	bx	lr

08009ac4 <_fini>:
 8009ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ac6:	bf00      	nop
 8009ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aca:	bc08      	pop	{r3}
 8009acc:	469e      	mov	lr, r3
 8009ace:	4770      	bx	lr
