
---------- Begin Simulation Statistics ----------
final_tick                               263858318125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   4452                       # Simulator instruction rate (inst/s)
host_mem_usage                               22855124                       # Number of bytes of host memory used
host_op_rate                                     4559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 58813.26                       # Real time elapsed on the host
host_tick_rate                                 850227                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261853289                       # Number of instructions simulated
sim_ops                                     268149377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050005                       # Number of seconds simulated
sim_ticks                                 50004623125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.170006                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  216569                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               291990                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4459                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17185                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            260060                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41576                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50659                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9083                       # Number of indirect misses.
system.cpu.branchPred.lookups                  481759                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85036                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2724881                       # Number of instructions committed
system.cpu.committedOps                       3068582                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.138477                       # CPI: cycles per instruction
system.cpu.discardedOps                         53531                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1426596                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            741234                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           340742                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7350001                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241635                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4460                       # number of quiesce instructions executed
system.cpu.numCycles                         11276857                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4460                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1702724     55.49%     55.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13851      0.45%     55.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                 823305     26.83%     82.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                528702     17.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3068582                       # Class of committed instruction
system.cpu.quiesceCycles                     68730540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3926856                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          217                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10798                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2099386                       # Transaction distribution
system.membus.trans_dist::ReadResp            2103270                       # Transaction distribution
system.membus.trans_dist::WriteReq            1232084                       # Transaction distribution
system.membus.trans_dist::WriteResp           1232084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3127                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2188                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1592                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1593                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3629                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       103921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6574684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6574684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6679208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        18048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       516288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98862                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       669130                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    210389280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    210389280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               211074730                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3339595                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008547                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3339351     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     244      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3339595                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8978748655                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88595749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1319890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17755374                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           78421565                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12961551796                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1281000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       131072                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        32768                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        33792                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        36864                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2621198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       655299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3276497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       655299                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2621198                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3276497                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3276497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3276497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6552994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2434560                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2434560                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4274592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4274592                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86084                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114756                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13127684                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13180932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13418304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          306                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98862                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1835788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    210042888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    210894856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    213666638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22939031500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         14779619                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          734                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18401700174                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11580576000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       671744                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       163840                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6552994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948847                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13433638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931796                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948847                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6880644                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6552994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6880644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6880644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20314282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948847                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6880644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9829491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948847                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013906                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962754                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9829491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13792245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2094894                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2094894                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1192448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1192448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28706                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6537220                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1024                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6574684                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209190920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        32768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    210389280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4104911                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4104911    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4104911                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9766778530                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11666892000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     23982104                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     25489432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       656568                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       721676                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1378244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      5995526                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      6042630                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       164142                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        22562                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       186704                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    479597735                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13105988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     17037785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    509741508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     13130146                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     14432186                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     27562332                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    492727881                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     27538174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     17037785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    537303840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    140446476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     75431936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216140556                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80086352                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    134610952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214697304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35111619                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2357248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37477059                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20021588                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4206594                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24228182                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2621198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2808669823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1508499240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2621198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4322411459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1601578954                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2691970134                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4293549088                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2621198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4410248777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4200469374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2621198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8615960547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        18048                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        34368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          282                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          537                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       326370                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       360927                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         687296                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       326370                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       326370                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       326370                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       360927                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        687296                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133758984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         316096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134388704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       200128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     75431936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        32768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76516800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2089986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2099833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1178624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          512                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1195575                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5257994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2674932349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6321336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2687525585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4002190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13105988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1508499240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       655299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1530194514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4002190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18363982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4183431589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       655299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6321336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4217720099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3268464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231182000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1891                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1891                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3769474                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1274353                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2099833                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1195575                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2099833                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1195575                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            131156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            131260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            131241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            131230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           131238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           131223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           131209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           131178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           131155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74736                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68195818265                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10498040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123310528265                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32480.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58730.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2642                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1958536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1112617                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     5                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2099828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1195575                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1849213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 202783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6511                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       224035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.338630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.352840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.586946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5246      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5036      2.25%      4.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4072      1.82%      6.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3289      1.47%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3555      1.59%      9.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3239      1.45%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4184      1.87%     12.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3217      1.44%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       192197     85.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       224035                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1109.362242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    970.944795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           732     38.71%     38.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.11%     38.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.11%     38.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     38.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     39.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     39.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     39.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.11%     39.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          290     15.34%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.11%     54.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     54.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.11%     54.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     54.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          830     43.89%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.05%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           11      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.05%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           10      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1891                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     632.243258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    216.946206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    488.649514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            677     35.80%     35.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      1.32%     37.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      0.53%     37.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.42%     38.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.21%     38.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.21%     38.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.21%     38.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.21%     38.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     38.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     39.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.16%     39.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.05%     39.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.21%     39.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.05%     39.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     39.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.05%     39.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.11%     39.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           82      4.34%     44.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1058     55.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1891                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              134374912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76516608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134388704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76516800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2687.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1530.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2687.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1530.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50003148125                       # Total gap between requests
system.mem_ctrls.avgGap                      15173.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262924                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133749640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       311040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       201024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     75431936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       195520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        32768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5257993.832745240070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2674745486.345468521118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013906.251693202765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6220224.862458654679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4020108.290737167466                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13105988.187567206100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1508499240.388985395432                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3910038.468068146147                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 655299.409378360375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2089986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4939                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1178624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    317145560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122673331805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    118327840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    201723060                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17874841375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9494204620                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 958753754055                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4237503255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    307002495                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77108.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58695.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    148840.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40842.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5716290.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    927168.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    813451.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1379395.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    599614.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         110549404.124989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         77160753.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3818705700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1661568423                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1019740942.949958                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     232832757.900009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7399263601.275205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.971590                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11748083685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35553380440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8920                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4460                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9631953.727578                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2543668.099571                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4460    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       162625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19061625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4460                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    220899804500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42958513625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1052860                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1052860                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1052860                       # number of overall hits
system.cpu.icache.overall_hits::total         1052860                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11075000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11075000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11075000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11075000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1053115                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1053115                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1053115                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1053115                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000242                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000242                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43431.372549                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43431.372549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43431.372549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43431.372549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10678625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10678625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10678625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10678625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41876.960784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41876.960784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41876.960784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41876.960784                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1052860                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1052860                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11075000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11075000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1053115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1053115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43431.372549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43431.372549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10678625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10678625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41876.960784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41876.960784                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.292213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14122235                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                93                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          151851.989247                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.292213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.883383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.883383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2106485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2106485                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1308509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1308509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1308509                       # number of overall hits
system.cpu.dcache.overall_hits::total         1308509                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6671                       # number of overall misses
system.cpu.dcache.overall_misses::total          6671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    479138750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    479138750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    479138750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    479138750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1315180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1315180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1315180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1315180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71824.126818                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71824.126818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71824.126818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71824.126818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3127                       # number of writebacks
system.cpu.dcache.writebacks::total              3127                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1450                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44128                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44128                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    375492875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    375492875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    375492875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    375492875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97560500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97560500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003970                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003970                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71919.723233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71919.723233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71919.723233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71919.723233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.852520                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.852520                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5222                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       822561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          822561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    271731250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    271731250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       826195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       826195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004398                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004398                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74774.697303                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74774.697303                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4492                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4492                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    265997625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    265997625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97560500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97560500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73297.774869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73297.774869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.722173                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.722173                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       485948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         485948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    207407500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    207407500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       488985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       488985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68293.546263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68293.546263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39636                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39636                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109495250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109495250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68778.423367                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68778.423367                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              561116                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.452317                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5265942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5265942                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263858318125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               263860383750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   4452                       # Simulator instruction rate (inst/s)
host_mem_usage                               22855124                       # Number of bytes of host memory used
host_op_rate                                     4559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 58823.20                       # Real time elapsed on the host
host_tick_rate                                 850119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261854549                       # Number of instructions simulated
sim_ops                                     268150930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050007                       # Number of seconds simulated
sim_ticks                                 50006688750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.155465                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  216640                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292143                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4459                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17205                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            260101                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41576                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50659                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9083                       # Number of indirect misses.
system.cpu.branchPred.lookups                  481989                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85100                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2726141                       # Number of instructions committed
system.cpu.committedOps                       3070135                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.137776                       # CPI: cycles per instruction
system.cpu.discardedOps                         53588                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1427437                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            741584                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           340869                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7351650                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241676                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4460                       # number of quiesce instructions executed
system.cpu.numCycles                         11280162                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4460                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1703628     55.49%     55.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13852      0.45%     55.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                 823658     26.83%     82.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                528996     17.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3070135                       # Class of committed instruction
system.cpu.quiesceCycles                     68730540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3928512                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          217                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2099386                       # Transaction distribution
system.membus.trans_dist::ReadResp            2103284                       # Transaction distribution
system.membus.trans_dist::WriteReq            1232084                       # Transaction distribution
system.membus.trans_dist::WriteResp           1232084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3137                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2191                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1592                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1593                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3642                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       103960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6574684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6574684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6679249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       517696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98862                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       670602                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    210389280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    210389280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               211076266                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3339609                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008565                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3339364     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     245      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3339609                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8978824405                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88595749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1322640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17755374                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           78495690                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12961551796                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1286000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       131072                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        32768                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        33792                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        32768                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        36864                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2621089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       655272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3276362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       655272                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2621089                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3276362                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3276362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3276362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6552723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2434560                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2434560                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4274592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4274592                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        44898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86084                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114756                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13127684                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13180932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13418304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          306                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        70554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98862                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1835788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    210042888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    210894856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    213666638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22939031500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.9                       # Network utilization (%)
system.acctest.local_bus.numRequests         14779619                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          734                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18401700174                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11580576000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       671744                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       163840                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6552723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931634                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13433083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931634                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948726                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6880360                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6552723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6880360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6880360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20313443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6880360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9829085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948726                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013864                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962590                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9829085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13791675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2094894                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2094894                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1192448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1192448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28706                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6537220                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1024                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6574684                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209190920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        32768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    210389280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4104911                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4104911    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4104911                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9766778530                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11666892000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     23985912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     25493240                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       656780                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       721676                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1378456                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      5996478                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      6043582                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       164195                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        22562                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       186757                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    479654074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13105447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     17037081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    509796602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     13133843                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     14431589                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     27565432                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    492787917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     27537036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     17037081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    537362034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    140471256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     75431936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216165336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80098748                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    134610952                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    214709700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35117814                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2357248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37483254                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20024687                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4206594                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24231281                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2621089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2809049339                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1508436929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2621089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4322728447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1601760684                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2691858937                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4293619621                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2621089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4410810024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4200295865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2621089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8616348068                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        18112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        34496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16384                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16384                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          256                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          283                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          539                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       327636                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       362192                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         689828                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       327636                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       327636                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       327636                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       362192                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        689828                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133758984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         316864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134389472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       200768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     75431936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        32768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76517440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2089986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2099845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3137                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1178624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          512                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1195585                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5257777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2674821856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6336432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2687429929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4014823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13105447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1508436929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       655272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1530144105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4014823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18363223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4183258785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       655272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6336432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4217574034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3268464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231182000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1891                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1891                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3769509                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1274353                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2099845                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1195585                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2099845                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1195585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            131156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            131262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            131241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            131230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           131238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           131223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           131209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           131178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           131155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74736                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68196120890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10498100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123311145890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32480.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58730.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2642                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1958541                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1112617                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     5                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2099840                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1195585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1849213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 202784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6511                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       224040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.321335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.320055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.613422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5246      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5040      2.25%      4.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4073      1.82%      6.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3289      1.47%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3555      1.59%      9.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3239      1.45%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4184      1.87%     12.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3217      1.44%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       192197     85.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       224040                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1109.362242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    970.944795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           732     38.71%     38.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.11%     38.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.11%     38.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     38.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     39.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     39.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     39.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.11%     39.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          290     15.34%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.11%     54.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     54.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.11%     54.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     54.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          830     43.89%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.05%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           11      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.05%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           10      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1891                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     632.243258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    216.946206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    488.649514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            677     35.80%     35.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      1.32%     37.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      0.53%     37.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.42%     38.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.21%     38.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.21%     38.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.21%     38.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.21%     38.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     38.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     39.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.16%     39.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.05%     39.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.21%     39.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.05%     39.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     39.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.05%     39.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.11%     39.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           82      4.34%     44.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1058     55.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1891                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              134375680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76516608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134389472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76517440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2687.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1530.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2687.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1530.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50006721875                       # Total gap between requests
system.mem_ctrls.avgGap                      15174.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262924                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133749640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       311808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       201024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     75431936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       195520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        32768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5257776.640929859132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2674635000.702781200409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013864.370293863933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6235325.869281836785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4019942.232227883767                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13105446.818851808086                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1508436928.849843025208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3909876.956210182980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 655272.340942590381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2089986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1178624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    317145560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122673331805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    118327840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    202340685                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17874841375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9494204620                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 958753754055                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4237503255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    307002495                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77108.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58695.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    148840.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40868.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5698068.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    927168.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    813451.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1379395.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    599614.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         110552858.099989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         77162475.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3818727525                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1661568423                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1019795746.274958                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     232833468.900009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7399383280.275205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.967871                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11748083685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35555236065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8920                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4460                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9631953.727578                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2543668.099571                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4460    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       162625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19061625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4460                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    220901870125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42958513625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1053295                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1053295                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1053295                       # number of overall hits
system.cpu.icache.overall_hits::total         1053295                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          256                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            256                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          256                       # number of overall misses
system.cpu.icache.overall_misses::total           256                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11118125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11118125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11118125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11118125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1053551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1053551                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1053551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1053551                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000243                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000243                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43430.175781                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43430.175781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43430.175781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43430.175781                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          256                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          256                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          256                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10720125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10720125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10720125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10720125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000243                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000243                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41875.488281                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41875.488281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41875.488281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41875.488281                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1053295                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1053295                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          256                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           256                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11118125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11118125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1053551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1053551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000243                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000243                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43430.175781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43430.175781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10720125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10720125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41875.488281                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41875.488281                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.292448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            71179755                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               551                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          129182.858439                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.292448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.883384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.883384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2107358                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2107358                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1309160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1309160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1309160                       # number of overall hits
system.cpu.dcache.overall_hits::total         1309160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6684                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6684                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6684                       # number of overall misses
system.cpu.dcache.overall_misses::total          6684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    480208750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    480208750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    480208750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    480208750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1315844                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1315844                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1315844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1315844                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005080                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71844.516756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71844.516756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71844.516756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71844.516756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3137                       # number of writebacks
system.cpu.dcache.writebacks::total              3137                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1450                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44128                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44128                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    376542625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    376542625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    376542625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    376542625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97560500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97560500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003978                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71941.655522                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71941.655522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71941.655522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71941.655522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.852520                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.852520                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5235                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       822918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          822918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    272801250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    272801250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       826565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       826565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74801.549219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74801.549219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4492                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4492                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    267047375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    267047375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97560500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97560500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73324.375343                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73324.375343                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.722173                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.722173                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       486242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         486242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    207407500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    207407500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       489279                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       489279                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006207                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006207                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68293.546263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68293.546263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1592                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39636                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39636                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109495250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109495250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68778.423367                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68778.423367                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1332562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            231.870889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5268611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5268611                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263860383750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
