INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/OneDrive/Documents/sistemas digitales/alu/alu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Admin/OneDrive/Documents/sistemas digitales/alu/alu.srcs/sources_1/new/alu.sv:42]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Admin/OneDrive/Documents/sistemas digitales/alu/alu.srcs/sources_1/new/alu.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/OneDrive/Documents/sistemas digitales/alu/alu.srcs/sim_1/new/alu_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_TB
