// Seed: 4159615420
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output tri  id_2,
    output wor  id_3,
    input  tri1 id_4,
    input  tri0 id_5,
    output tri  id_6,
    output wand id_7,
    input  wire id_8
);
  logic id_10;
  ;
  assign id_10 = 1 & 1'b0;
  assign id_1  = (1);
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output uwire id_4
);
  assign id_4 = ~id_0;
  always if (1);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_1,
      id_4,
      id_4,
      id_3
  );
  assign modCall_1.id_7 = 0;
  logic id_6;
  logic id_7;
  logic id_8 = 1;
endmodule
