 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Figure 13-12 Cache configuration after a load on X.

X= Main memory
Bus
a OO |
X=52 Caches

ry Py -s Processors

Figure 13-13 Cache configuration after a store to X by processor Py.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

X= 120 Main memory
Bus
Co
X=52 Caches

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

S11

Py Py Ps Processors
(2) With waite trough cache policy
X=52 Main memory
Bus
a |
X=52 x=52 | Caches
Pa Py Py Processors
(&) With write-back cache policy
