
*** Running vivado
    with args -log FFT_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_core.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FFT_core.tcl -notrace
Command: synth_design -top FFT_core -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6364 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 468.074 ; gain = 99.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FFT_core' [D:/general/University/VHDL/FFT_test/FFT-test.srcs/sources_1/new/FFT-core.vhd:21]
INFO: [Synth 8-3491] module 'xfft_0' declared at 'D:/general/University/VHDL/FFT_test/FFT-test.runs/synth_1/.Xil/Vivado-12636-DESKTOP-VEE6H17/realtime/xfft_0_stub.vhdl:5' bound to instance 'your_instance_name' of component 'xfft_0' [D:/general/University/VHDL/FFT_test/FFT-test.srcs/sources_1/new/FFT-core.vhd:105]
INFO: [Synth 8-638] synthesizing module 'xfft_0' [D:/general/University/VHDL/FFT_test/FFT-test.runs/synth_1/.Xil/Vivado-12636-DESKTOP-VEE6H17/realtime/xfft_0_stub.vhdl:30]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [D:/general/University/VHDL/FFT_test/FFT-test.srcs/sources_1/new/FFT-core.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element re_memory_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element im_memory_reg was removed. 
WARNING: [Synth 8-3848] Net data_out_re in module/entity FFT_core does not have driver. [D:/general/University/VHDL/FFT_test/FFT-test.srcs/sources_1/new/FFT-core.vhd:14]
WARNING: [Synth 8-3848] Net data_out_im in module/entity FFT_core does not have driver. [D:/general/University/VHDL/FFT_test/FFT-test.srcs/sources_1/new/FFT-core.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FFT_core' (1#1) [D:/general/University/VHDL/FFT_test/FFT-test.srcs/sources_1/new/FFT-core.vhd:21]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[17]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[16]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[15]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[14]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[13]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[12]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[11]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[10]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[9]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[8]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[7]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[6]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[5]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[4]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[3]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[2]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[1]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[0]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[17]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[16]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[15]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[14]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[13]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[12]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[11]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[10]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[9]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[8]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[7]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[6]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[5]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[4]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[3]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[2]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[1]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[0]
WARNING: [Synth 8-3331] design FFT_core has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 523.828 ; gain = 154.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 523.828 ; gain = 154.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 523.828 ; gain = 154.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/general/University/VHDL/FFT_test/FFT-test.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [d:/general/University/VHDL/FFT_test/FFT-test.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'your_instance_name'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.598 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1005.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.598 ; gain = 636.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.598 ; gain = 636.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.598 ; gain = 636.645
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_axis_data_tlast" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.598 ; gain = 636.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FFT_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[17]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[16]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[15]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[14]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[13]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[12]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[11]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[10]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[9]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[8]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[7]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[6]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[5]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[4]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[3]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[2]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[1]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_re[0]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[17]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[16]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[15]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[14]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[13]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[12]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[11]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[10]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[9]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[8]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[7]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[6]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[5]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[4]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[3]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[2]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[1]
WARNING: [Synth 8-3331] design FFT_core has unconnected port data_out_im[0]
WARNING: [Synth 8-3331] design FFT_core has unconnected port rst
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[15]' (FDRE) to 's_axis_data_tdata_reg[16]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[16]' (FDRE) to 's_axis_data_tdata_reg[17]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[18]' (FDRE) to 's_axis_data_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[19]' (FDRE) to 's_axis_data_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[20]' (FDRE) to 's_axis_data_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[21]' (FDRE) to 's_axis_data_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[22]' (FDRE) to 's_axis_data_tdata_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_data_tdata_reg[23] )
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[39]' (FDRE) to 's_axis_data_tdata_reg[40]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[40]' (FDRE) to 's_axis_data_tdata_reg[41]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[42]' (FDRE) to 's_axis_data_tdata_reg[43]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[43]' (FDRE) to 's_axis_data_tdata_reg[44]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[44]' (FDRE) to 's_axis_data_tdata_reg[45]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[45]' (FDRE) to 's_axis_data_tdata_reg[46]'
INFO: [Synth 8-3886] merging instance 's_axis_data_tdata_reg[46]' (FDRE) to 's_axis_data_tdata_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_axis_data_tdata_reg[47] )
INFO: [Synth 8-3886] merging instance 'data_in_fft_im_reg[15]' (FDE) to 'data_in_fft_im_reg[17]'
INFO: [Synth 8-3886] merging instance 'data_in_fft_im_reg[16]' (FDE) to 'data_in_fft_im_reg[17]'
INFO: [Synth 8-3886] merging instance 'data_in_fft_re_reg[15]' (FDE) to 'data_in_fft_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'data_in_fft_re_reg[16]' (FDE) to 'data_in_fft_re_reg[17]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.598 ; gain = 636.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|FFT_core    | p_0_out    | 32x36         | LUT            | 
|FFT_core    | p_0_out    | 32x36         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1010.996 ; gain = 642.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1010.996 ; gain = 642.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.586 ; gain = 651.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.586 ; gain = 651.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.586 ; gain = 651.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.586 ; gain = 651.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.586 ; gain = 651.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.586 ; gain = 651.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.586 ; gain = 651.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xfft_0        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |xfft_0_bbox_0 |     1|
|2     |BUFG          |     1|
|3     |LUT1          |     1|
|4     |LUT2          |     3|
|5     |LUT3          |     2|
|6     |LUT4          |     1|
|7     |LUT5          |    34|
|8     |LUT6          |     1|
|9     |FDRE          |    72|
|10    |IBUF          |     1|
|11    |OBUF          |    36|
|12    |OBUFT         |    36|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   254|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.586 ; gain = 651.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.586 ; gain = 169.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.586 ; gain = 651.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1050.316 ; gain = 692.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/general/University/VHDL/FFT_test/FFT-test.runs/synth_1/FFT_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FFT_core_utilization_synth.rpt -pb FFT_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 06:00:10 2025...
