#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov 18 11:51:07 2024
# Process ID: 66346
# Current directory: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/myproject/xsim_script.tcl}
# Log file: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/xsim.log
# Journal file: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set layer2_out_group [add_wave_group layer2_out(memory) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_d1 -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_we1 -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_ce1 -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_address1 -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_d0 -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_we0 -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_ce0 -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_address0 -into $layer2_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set layer_normalization_input_group [add_wave_group layer_normalization_input(memory) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input_q1 -into $layer_normalization_input_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input_ce1 -into $layer_normalization_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input_address1 -into $layer_normalization_input_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input_q0 -into $layer_normalization_input_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input_ce0 -into $layer_normalization_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer_normalization_input_address0 -into $layer_normalization_input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer_normalization_input -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_layer2_out_group [add_wave_group layer2_out(memory) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_d1 -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_we1 -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_ce1 -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_address1 -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_d0 -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_we0 -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_ce0 -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_address0 -into $tb_layer2_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_layer_normalization_input_group [add_wave_group layer_normalization_input(memory) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/layer_normalization_input_q1 -into $tb_layer_normalization_input_group -radix hex
## add_wave /apatb_myproject_top/layer_normalization_input_ce1 -into $tb_layer_normalization_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer_normalization_input_address1 -into $tb_layer_normalization_input_group -radix hex
## add_wave /apatb_myproject_top/layer_normalization_input_q0 -into $tb_layer_normalization_input_group -radix hex
## add_wave /apatb_myproject_top/layer_normalization_input_ce0 -into $tb_layer_normalization_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer_normalization_input_address0 -into $tb_layer_normalization_input_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "613000"
// RTL Simulation : 1 / 1 [100.00%] @ "713000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 732500 ps : File "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 285
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov 18 11:51:16 2024...
