{
  "name": "libdrmddi.so",
  "needed": [
    "ld-linux.so.3",
    "libc.so.6",
    "libgcc_s.so.1",
    "libkadaptor.so",
    "libm.so.6",
    "libpthread.so.0",
    "librt.so.1"
  ],
  "symbols": [
    "AuSifInitThreshold_A2_BG_A2_PILOT_OFF_AMP_High",
    "AuSifInitThreshold_A2_BG_A2_PILOT_OFF_AMP_Low",
    "AuSifInitThreshold_A2_BG_A2_PILOT_OFF_PHASE_High",
    "AuSifInitThreshold_A2_BG_A2_PILOT_OFF_PHASE_Low",
    "AuSifInitThreshold_A2_BG_A2_PILOT_ON_AMP_High",
    "AuSifInitThreshold_A2_BG_A2_PILOT_ON_AMP_Low",
    "AuSifInitThreshold_A2_BG_A2_PILOT_ON_PHASE_High",
    "AuSifInitThreshold_A2_BG_A2_PILOT_ON_PHASE_Low",
    "AuSifInitThreshold_A2_BG_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_A2_BG_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_A2_BG_CARRIER1_OFF_NSR_High",
    "AuSifInitThreshold_A2_BG_CARRIER1_OFF_NSR_Low",
    "AuSifInitThreshold_A2_BG_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_A2_BG_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_A2_BG_CARRIER1_ON_NSR_High",
    "AuSifInitThreshold_A2_BG_CARRIER1_ON_NSR_Low",
    "AuSifInitThreshold_A2_BG_CARRIER2_OFF_AMP_High",
    "AuSifInitThreshold_A2_BG_CARRIER2_OFF_AMP_Low",
    "AuSifInitThreshold_A2_BG_CARRIER2_OFF_NSR_High",
    "AuSifInitThreshold_A2_BG_CARRIER2_OFF_NSR_Low",
    "AuSifInitThreshold_A2_BG_CARRIER2_ON_AMP_High",
    "AuSifInitThreshold_A2_BG_CARRIER2_ON_AMP_Low",
    "AuSifInitThreshold_A2_BG_CARRIER2_ON_NSR_High",
    "AuSifInitThreshold_A2_BG_CARRIER2_ON_NSR_Low",
    "AuSifInitThreshold_A2_DK_A2_PILOT_OFF_AMP_High",
    "AuSifInitThreshold_A2_DK_A2_PILOT_OFF_AMP_Low",
    "AuSifInitThreshold_A2_DK_A2_PILOT_OFF_PHASE_High",
    "AuSifInitThreshold_A2_DK_A2_PILOT_OFF_PHASE_Low",
    "AuSifInitThreshold_A2_DK_A2_PILOT_ON_AMP_High",
    "AuSifInitThreshold_A2_DK_A2_PILOT_ON_AMP_Low",
    "AuSifInitThreshold_A2_DK_A2_PILOT_ON_PHASE_High",
    "AuSifInitThreshold_A2_DK_A2_PILOT_ON_PHASE_Low",
    "AuSifInitThreshold_A2_DK_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_A2_DK_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_A2_DK_CARRIER1_OFF_NSR_High",
    "AuSifInitThreshold_A2_DK_CARRIER1_OFF_NSR_Low",
    "AuSifInitThreshold_A2_DK_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_A2_DK_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_A2_DK_CARRIER1_ON_NSR_High",
    "AuSifInitThreshold_A2_DK_CARRIER1_ON_NSR_Low",
    "AuSifInitThreshold_A2_DK_CARRIER2_OFF_AMP_High",
    "AuSifInitThreshold_A2_DK_CARRIER2_OFF_AMP_Low",
    "AuSifInitThreshold_A2_DK_CARRIER2_OFF_NSR_High",
    "AuSifInitThreshold_A2_DK_CARRIER2_OFF_NSR_Low",
    "AuSifInitThreshold_A2_DK_CARRIER2_ON_AMP_High",
    "AuSifInitThreshold_A2_DK_CARRIER2_ON_AMP_Low",
    "AuSifInitThreshold_A2_DK_CARRIER2_ON_NSR_High",
    "AuSifInitThreshold_A2_DK_CARRIER2_ON_NSR_Low",
    "AuSifInitThreshold_A2_M_A2_PILOT_OFF_AMP_High",
    "AuSifInitThreshold_A2_M_A2_PILOT_OFF_AMP_Low",
    "AuSifInitThreshold_A2_M_A2_PILOT_OFF_PHASE_High",
    "AuSifInitThreshold_A2_M_A2_PILOT_OFF_PHASE_Low",
    "AuSifInitThreshold_A2_M_A2_PILOT_ON_AMP_High",
    "AuSifInitThreshold_A2_M_A2_PILOT_ON_AMP_Low",
    "AuSifInitThreshold_A2_M_A2_PILOT_ON_PHASE_High",
    "AuSifInitThreshold_A2_M_A2_PILOT_ON_PHASE_Low",
    "AuSifInitThreshold_A2_M_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_A2_M_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_A2_M_CARRIER1_OFF_NSR_High",
    "AuSifInitThreshold_A2_M_CARRIER1_OFF_NSR_Low",
    "AuSifInitThreshold_A2_M_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_A2_M_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_A2_M_CARRIER1_ON_NSR_High",
    "AuSifInitThreshold_A2_M_CARRIER1_ON_NSR_Low",
    "AuSifInitThreshold_A2_M_CARRIER2_OFF_AMP_High",
    "AuSifInitThreshold_A2_M_CARRIER2_OFF_AMP_Low",
    "AuSifInitThreshold_A2_M_CARRIER2_OFF_NSR_High",
    "AuSifInitThreshold_A2_M_CARRIER2_OFF_NSR_Low",
    "AuSifInitThreshold_A2_M_CARRIER2_ON_AMP_High",
    "AuSifInitThreshold_A2_M_CARRIER2_ON_AMP_Low",
    "AuSifInitThreshold_A2_M_CARRIER2_ON_NSR_High",
    "AuSifInitThreshold_A2_M_CARRIER2_ON_NSR_Low",
    "AuSifInitThreshold_AM_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_AM_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_AM_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_AM_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_BTSC_HIDEV_OFF_NSR_RATIO_High",
    "AuSifInitThreshold_BTSC_HIDEV_OFF_NSR_RATIO_Low",
    "AuSifInitThreshold_BTSC_HIDEV_ON_NSR_RATIO_High",
    "AuSifInitThreshold_BTSC_HIDEV_ON_NSR_RATIO_Low",
    "AuSifInitThreshold_BTSC_MONO_OFF_NSR_RATIO_High",
    "AuSifInitThreshold_BTSC_MONO_OFF_NSR_RATIO_Low",
    "AuSifInitThreshold_BTSC_MONO_ON_NSR_RATIO_High",
    "AuSifInitThreshold_BTSC_MONO_ON_NSR_RATIO_Low",
    "AuSifInitThreshold_BTSC_PILOT_AMPLITUDE_OFF_High",
    "AuSifInitThreshold_BTSC_PILOT_AMPLITUDE_OFF_Low",
    "AuSifInitThreshold_BTSC_PILOT_AMPLITUDE_ON_High",
    "AuSifInitThreshold_BTSC_PILOT_AMPLITUDE_ON_Low",
    "AuSifInitThreshold_BTSC_SAP_AMPLITUDE_OFF_High",
    "AuSifInitThreshold_BTSC_SAP_AMPLITUDE_OFF_Low",
    "AuSifInitThreshold_BTSC_SAP_AMPLITUDE_ON_High",
    "AuSifInitThreshold_BTSC_SAP_AMPLITUDE_ON_Low",
    "AuSifInitThreshold_BTSC_SAP_OFF_NSR_RATIO_High",
    "AuSifInitThreshold_BTSC_SAP_OFF_NSR_RATIO_Low",
    "AuSifInitThreshold_BTSC_SAP_ON_NSR_RATIO_High",
    "AuSifInitThreshold_BTSC_SAP_ON_NSR_RATIO_Low",
    "AuSifInitThreshold_BTSC_STEREO_OFF_NSR_RATIO_High",
    "AuSifInitThreshold_BTSC_STEREO_OFF_NSR_RATIO_Low",
    "AuSifInitThreshold_BTSC_STEREO_ON_RATIO_High",
    "AuSifInitThreshold_BTSC_STEREO_ON_RATIO_Low",
    "AuSifInitThreshold_FM_I_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_FM_I_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_FM_I_CARRIER1_OFF_NSR_High",
    "AuSifInitThreshold_FM_I_CARRIER1_OFF_NSR_Low",
    "AuSifInitThreshold_FM_I_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_FM_I_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_FM_I_CARRIER1_ON_NSR_High",
    "AuSifInitThreshold_FM_I_CARRIER1_ON_NSR_Low",
    "AuSifInitThreshold_HIDEV_BG_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_HIDEV_BG_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_HIDEV_BG_CARRIER1_OFF_NSR_High",
    "AuSifInitThreshold_HIDEV_BG_CARRIER1_OFF_NSR_Low",
    "AuSifInitThreshold_HIDEV_BG_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_HIDEV_BG_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_HIDEV_BG_CARRIER1_ON_NSR_High",
    "AuSifInitThreshold_HIDEV_BG_CARRIER1_ON_NSR_Low",
    "AuSifInitThreshold_HIDEV_DK_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_HIDEV_DK_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_HIDEV_DK_CARRIER1_OFF_NSR_High",
    "AuSifInitThreshold_HIDEV_DK_CARRIER1_OFF_NSR_Low",
    "AuSifInitThreshold_HIDEV_DK_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_HIDEV_DK_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_HIDEV_DK_CARRIER1_ON_NSR_High",
    "AuSifInitThreshold_HIDEV_DK_CARRIER1_ON_NSR_Low",
    "AuSifInitThreshold_HIDEV_I_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_HIDEV_I_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_HIDEV_I_CARRIER1_OFF_NSR_High",
    "AuSifInitThreshold_HIDEV_I_CARRIER1_OFF_NSR_Low",
    "AuSifInitThreshold_HIDEV_I_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_HIDEV_I_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_HIDEV_I_CARRIER1_ON_NSR_High",
    "AuSifInitThreshold_HIDEV_I_CARRIER1_ON_NSR_Low",
    "AuSifInitThreshold_HIDEV_M_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_HIDEV_M_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_HIDEV_M_CARRIER1_OFF_NSR_High",
    "AuSifInitThreshold_HIDEV_M_CARRIER1_OFF_NSR_Low",
    "AuSifInitThreshold_HIDEV_M_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_HIDEV_M_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_HIDEV_M_CARRIER1_ON_NSR_High",
    "AuSifInitThreshold_HIDEV_M_CARRIER1_ON_NSR_Low",
    "AuSifInitThreshold_Nicam_BG_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_Nicam_BG_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_Nicam_BG_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_Nicam_BG_CARRIER1_ON_AMP_Low",
    "AuSifInitThreshold_Nicam_I_CARRIER1_OFF_AMP_High",
    "AuSifInitThreshold_Nicam_I_CARRIER1_OFF_AMP_Low",
    "AuSifInitThreshold_Nicam_I_CARRIER1_ON_AMP_High",
    "AuSifInitThreshold_Nicam_I_CARRIER1_ON_AMP_Low",
    "DDI_DRM_GetOriginalDataLength",
    "HAL_DRM_AESHWFinish",
    "HAL_DRM_AESHWInit",
    "HAL_DRM_AESHWUpdate",
    "HAL_DRM_CheckKeyIndexEMMC",
    "HAL_DRM_DIVXDRM_GetHWSecretKey",
    "HAL_DRM_DeleteSecureData",
    "HAL_DRM_DeleteSecureDataEMMC",
    "HAL_DRM_EncryptUDContent",
    "HAL_DRM_GetClearDataLength",
    "HAL_DRM_GetClearDataLengthEMMC",
    "HAL_DRM_GetCrcMagicData",
    "HAL_DRM_GetHWID",
    "HAL_DRM_GetHWRandomData",
    "HAL_DRM_GetOriginalDataLength",
    "HAL_DRM_GetSecureClock",
    "HAL_DRM_GetSecureData",
    "HAL_DRM_GetSecureDataEMMC",
    "HAL_DRM_GetSecureDataProtected",
    "HAL_DRM_GetWidevineDeviceID",
    "HAL_DRM_GetWidevineUDContentKey",
    "HAL_DRM_HDMI_GetSecureDataforHDCP22",
    "HAL_DRM_HDMI_SetSecureDataforHDCP22",
    "HAL_DRM_InitDrv",
    "HAL_DRM_IsSecureDataExist",
    "HAL_DRM_IsSecureDataExistEMMC",
    "HAL_DRM_JPMARLIN_CheckSecretData",
    "HAL_DRM_JPMARLIN_WriteSecretData",
    "HAL_DRM_PI_AES_ECB_SFSF",
    "HAL_DRM_PI_CheckIV",
    "HAL_DRM_PI_DecryptTS",
    "HAL_DRM_PI_GetMsgTypes",
    "HAL_DRM_PI_GetSecureData_XX",
    "HAL_DRM_PI_Init",
    "HAL_DRM_PI_Release",
    "HAL_DRM_PI_SetSecureData_NWXX",
    "HAL_DRM_PI_SetSecureData_XXXX",
    "HAL_DRM_PI_SetSecureFilePath",
    "HAL_DRM_PI_SetXHFs",
    "HAL_DRM_PI_Update",
    "HAL_DRM_PI_XORAND_SFSFSFSF",
    "HAL_DRM_PI_XOR_XXSFSF",
    "HAL_DRM_ReEncryptDRMKey",
    "HAL_DRM_SVP_CopyBytes",
    "HAL_DRM_SVP_DecryptContent_AESCTR",
    "HAL_DRM_SVP_Decrypt_AESECB",
    "HAL_DRM_SVP_Decrypt_ECCP256",
    "HAL_DRM_SVP_Encrypt_AESECB",
    "HAL_DRM_SVP_GenKeyPair_ECCP256",
    "HAL_DRM_SVP_GetProvisionedData",
    "HAL_DRM_SVP_GetUDContentKey",
    "HAL_DRM_SVP_SetContentKey_AESCTR",
    "HAL_DRM_SVP_SetKey_AESECB",
    "HAL_DRM_SVP_SetKey_ECCP256",
    "HAL_DRM_SVP_SetKey_OMAC1",
    "HAL_DRM_SVP_Sign_ECDSAP256",
    "HAL_DRM_SVP_Sign_OMAC1",
    "HAL_DRM_SVP_Verify_OMAC1",
    "HAL_DRM_SetSecureClock",
    "HAL_DRM_SetSecureData",
    "HAL_DRM_SetSecureDataEMMC",
    "HAL_DRM_UHDCP_DebugMenu",
    "HAL_DRM_UHDCP_Decrypt",
    "HAL_DRM_UHDCP_SetCW",
    "HAL_DRM_VerifyHDCP22forHDMI",
    "HAL_DRM_WriteWidevineKeyBox",
    "MARM",
    "MAdp_MainDecID",
    "MAdp_SubDecID",
    "_HAL_DRM_UHDCP_DebugFunctions",
    "_HAL_DRM_UHDCP_Debug_ShowMenu",
    "_HAL_DRM_UHDCP_GetNum",
    "fd",
    "gMadp_Aenc_AAC_PCM_Dump",
    "gMadp_BT_PCM_Dump",
    "gThrlevel_BtscA2StereoLevel",
    "g_MAdp_audio_ADEC0_TrickMode",
    "g_MAdp_audio_ADEC1_TrickMode",
    "g_MAdp_audio_ARC_ES_bMute",
    "g_MAdp_audio_ARC_NONPCM_bMute",
    "g_MAdp_audio_ARC_PCM_bMute",
    "g_MAdp_audio_Current_ARC_bMuteStatus",
    "g_MAdp_audio_Current_SPDIF_bMuteStatus",
    "g_MAdp_audio_Init_bFlag",
    "g_MAdp_audio_SPDIF_ES_bMute",
    "g_MAdp_audio_SPDIF_NONPCM_bMute",
    "g_MAdp_audio_SPDIF_PCM_bMute",
    "haldrmPmLog_print",
    "haldrm_print",
    "m_eAudioDSPSystem",
    "pES1BufInfo",
    "pES3BufInfo",
    "pESClipStatus",
    "pStreamBufInfo",
    "stAudioDecStatus_ID1",
    "stAudioDecStatus_ID3",
    "stMainAudio",
    "stSubAudio",
    "u32FRCDelayTime",
    "u32PCMStopThreshold_100",
    "u32PCMStopThreshold_50",
    "u32PVRADEC0StopThreshold",
    "u32PVRADEC1StopThreshold"
  ]
}