$date
	Mon May  8 13:17:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var integer 32 & i [31:0] $end
$scope module FA $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " co $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#5
1!
1%
b1 &
#10
1!
1$
0%
b10 &
#15
1"
0!
1%
b11 &
#20
0"
1!
1#
0$
0%
b100 &
#25
1"
0!
1%
b101 &
#30
1"
0!
1$
0%
b110 &
#35
1!
1%
b111 &
#40
b1000 &
#45
