Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7a0326734e8842dc9ab4fc8ec55fb9a4 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bt_uart_behav xil_defaultlib.bt_uart xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.clk_div
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_core_clk_wiz
Compiling module xil_defaultlib.clk_core
Compiling module unisims_ver.BUFGCTRL(PRESELECT_I0="TRUE",PRE...
Compiling module unisims_ver.INV
Compiling module unisims_ver.BUFHCE
Compiling module xil_defaultlib.clk_gen
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.logo_rom
Compiling module xil_defaultlib.vga_640x480
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.top_flyinglogo
Compiling module xil_defaultlib.reset_bridge
Compiling module xil_defaultlib.rst_gen
Compiling module xil_defaultlib.meta_harden
Compiling module xil_defaultlib.uart_baud_gen(BAUD_RATE=9600,CLO...
Compiling module xil_defaultlib.uart_rx_ctl
Compiling module xil_defaultlib.uart_rx(BAUD_RATE=9600,CLOCK_RAT...
Compiling module xil_defaultlib.cmd_parse
Compiling module xil_defaultlib.to_bcd
Compiling module xil_defaultlib.resp_gen_default
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.char_fifo
Compiling module xil_defaultlib.uart_tx_ctl
Compiling module xil_defaultlib.uart_tx(BAUD_RATE=9600,CLOCK_RAT...
Compiling module xil_defaultlib.debouncer(FILTER=200000)
Compiling module xil_defaultlib.lb_ctl
Compiling module xil_defaultlib.seg7decimal
Compiling module xil_defaultlib.bt_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot bt_uart_behav
