# ƒ∞ndirilen Vivado Projeleri

**Toplam Proje Sayƒ±sƒ±**: 40  
**Toplam Boyut**: ~1.64 GB  
**Toplam Dosya**: ~22,000  
**ƒ∞ndirme Tarihi**: 31 Ocak 2026

---

## üìä Genel ƒ∞statistikler

| Dosya T√ºr√º | Toplam Sayƒ± |
|------------|-------------|
| **.XPR** (Vivado Project) | 23 |
| **.TCL** (Scripts) | 944 |
| **.XDC** (Constraints) | 464 |
| **.BD** (Block Design) | 21 |
| **.V** (Verilog) | 982 |
| **.VHD** (VHDL) | 408 |

---

## üéØ Proje Kategorileri

### 1. üü¢ XPR ƒ∞√ßeren Projeler (Doƒürudan A√ßƒ±labilir)

| Proje | Boyut | XPR | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|-----|----------|
| [Zynq-Design-using-Vivado](Zynq-Design-using-Vivado) | 956 MB | 21 | 247 | 237 | ‚≠ê XUP Zynq eƒüitim kursu (en kapsamlƒ±) |
| [Vivado-Design-Tutorials](Vivado-Design-Tutorials) | 194 MB | 1 | 325 | 79 | ‚≠ê Xilinx resmi tutorials |
| [ArtyS7-RPU-SoC](ArtyS7-RPU-SoC) | 57 MB | 1 | 5 | 20 | RISC-V SoC on Arty S7 |

**Toplam**: 3 proje, 23 XPR dosyasƒ±

---

### 2. üîß TCL Script ile Olu≈üturulan Projeler

Bu projeler `create_project.tcl` veya benzeri scriptler ile Vivado projesine d√∂n√º≈üt√ºr√ºl√ºr.

#### A) Eƒüitim & Tutorial Projeleri

| Proje | Boyut | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|----------|
| [FPGA-Design-Flow-using-Vivado](FPGA-Design-Flow-using-Vivado) | 86 MB | 17 | 9 | Vivado tasarƒ±m akƒ±≈üƒ± kursu |
| [xup_fpga_vivado_flow](xup_fpga_vivado_flow) | 61 MB | 4 | 18 | XUP FPGA Vivado tutorial |

#### B) RISC-V & SoC Projeleri

| Proje | Boyut | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|----------|
| [vivado-risc-v](vivado-risc-v) | 44 MB | 150 | 44 | ‚≠ê RISC-V SoC + Debian Linux |
| [Zynq-Tutorial](Zynq-Tutorial) | 49 MB | 0 | 0 | Zynq + PetaLinux (Zedboard) |
| [EBAZ4205](EBAZ4205) | 6 MB | 2 | 1 | Zynq mining board repurpose |
| [rc-fpga-zcu](rc-fpga-zcu) | 1 MB | 7 | 4 | Rocket-chip on ZCU102 |

#### C) SDR & Networking

| Proje | Boyut | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|----------|
| [red-pitaya-notes](red-pitaya-notes) | 3 MB | 95 | 9 | Red Pitaya SDR projects |
| [innova2_flex_xcku15p_notes](innova2_flex_xcku15p_notes) | 16 MB | 0 | 1 | Mellanox SmartNIC (XCKU15P) |

#### D) PCIe & DDR4

| Proje | Boyut | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|----------|
| [Custom_Part_Data_Files](Custom_Part_Data_Files) | 151 MB | 6 | 13 | PCIe to MIG DDR4 examples |

#### E) AI/ML

| Proje | Boyut | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|----------|
| [Transformer-Accelerator-Based-on-FPGA](Transformer-Accelerator-Based-on-FPGA) | 0.3 MB | 1 | 0 | Transformer on PYNQ Z1 |

#### F) Diƒüer √ñrnekler

| Proje | Boyut | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|----------|
| [parallella-fpga-dummy-io](parallella-fpga-dummy-io) | 1 MB | 12 | 2 | Parallella FPGA √∂rneƒüi |

---

### 3. üü° Digilent Board Projeleri

#### A) Board Definition Repolarƒ± (README only)

| Proje | Stars | A√ßƒ±klama |
|-------|-------|----------|
| [Arty-Z7](Arty-Z7) | ‚≠ê 3 | Zynq-7020 compact board |
| [Zybo-Z7](Zybo-Z7) | ‚≠ê 31 | Zynq-7020 dev board |
| [Arty-S7](Arty-S7) | ‚≠ê 9 | Spartan-7 entry-level |
| [Basys-3](Basys-3) | ‚≠ê 13 | Artix-7 eƒüitim board |
| [Nexys-A7](Nexys-A7) | ‚≠ê 15 | Artix-7 geli≈ümi≈ü |
| [Cora-Z7](Cora-Z7) | ‚≠ê 5 | Zynq-7007S/7010 minimal |
| [Genesys-2](Genesys-2) | ‚≠ê 7 | Kintex-7 high-end |
| [Eclypse-Z7](Eclypse-Z7) | ‚≠ê 21 | High-speed ADC/DAC |

**Not**: Bu repolar sadece dok√ºmantasyon i√ßerir, ger√ßek projeler `-HW` veya demo repolarƒ±nda.

#### B) Hardware (HW) Repolarƒ±

| Proje | Boyut | TCL | XDC | Board |
|-------|-------|-----|-----|-------|
| [Eclypse-Z7-HW](Eclypse-Z7-HW) | 0.4 MB | 2 | 1 | Eclypse-Z7 |
| [Arty-A7-HW](Arty-A7-HW) | 0 | 0 | 0 | Arty-A7 |
| [Zybo-Z7-HW](Zybo-Z7-HW) | 0 | 0 | 0 | Zybo-Z7 |
| [Genesys-ZU-HW](Genesys-ZU-HW) | 0 | 0 | 0 | Genesys-ZU |
| [Basys-3-HW](Basys-3-HW) | 0 | 0 | 0 | Basys-3 |
| [Nexys-Video-HW](Nexys-Video-HW) | 0 | 0 | 0 | Nexys-Video |

#### C) Digilent Demo Projeleri

**Kamera & Video:**
| Proje | Boyut | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|----------|
| [Zybo-Z7-20-pcam-5c](Zybo-Z7-20-pcam-5c) | 0.8 MB | 7 | 4 | ‚≠ê PCAM 5C kamera + Bayer to RGB |
| [Zybo-Z7-20-HDMI](Zybo-Z7-20-HDMI) | 0.2 MB | 2 | 1 | HDMI video demo |

**DMA & ADC:**
| Proje | Boyut | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|----------|
| [Zybo-Z7-10-DMA](Zybo-Z7-10-DMA) | 0.4 MB | 3 | 2 | AXI DMA veri transferi |
| [Zybo-Z7-10-XADC](Zybo-Z7-10-XADC) | 0.1 MB | 1 | 1 | XADC analog sens√∂r |
| [Arty-A7-100-XADC](Arty-A7-100-XADC) | 0.1 MB | 1 | 1 | Artix-7 XADC |

**Pmod √ñrnekleri:**
| Proje | Boyut | TCL | XDC | A√ßƒ±klama |
|-------|-------|-----|-----|----------|
| [Pmod-I2S2](Pmod-I2S2) | 0.2 MB | 8 | 7 | I2S2 audio codec |

#### D) Digilent Ara√ß Repolarƒ±

| Proje | Stars | Boyut | A√ßƒ±klama |
|-------|-------|-------|----------|
| [vivado-boards](vivado-boards) | ‚≠ê 485 | 3 MB | ‚≠ê Board definition files (her board i√ßin) |
| [vivado-library](vivado-library) | ‚≠ê 666 | 2 MB | ‚≠ê Digilent IP core k√ºt√ºphanesi |
| [digilent-xdc](digilent-xdc) | ‚≠ê 643 | - | ‚≠ê Master XDC constraint files |
| [digilent-vivado-scripts](digilent-vivado-scripts) | ‚≠ê 70 | 0.1 MB | Git-friendly Vivado scripts |

---

### 4. üî® Build & Automation Ara√ßlarƒ±

| Proje | Boyut | TCL | A√ßƒ±klama |
|-------|-------|-----|----------|
| [vivado-git](vivado-git) | 0.5 MB | 8 | Git-friendly Vivado wrapper |
| [fpga-vbs](fpga-vbs) | 0.3 MB | 18 | Vivado build system |

---

### 5. üìö Board Files & Definitions

| Proje | Boyut | A√ßƒ±klama |
|-------|-------|----------|
| [pynq-z1_board_files](pynq-z1_board_files) | 0.7 MB | PYNQ-Z1 board definition |

---

## üìã Kullanƒ±m Kƒ±lavuzu

### XPR ƒ∞√ßeren Projeler (Kategori 1)

Doƒürudan Vivado'da a√ßƒ±labilir:

```bash
cd Zynq-Design-using-Vivado
vivado <proje_adi>.xpr
```

### TCL Script ile Olu≈üturulan Projeler (Kategori 2)

√ñnce TCL script √ßalƒ±≈ütƒ±rarak .xpr olu≈üturun:

```tcl
# Vivado TCL Console'da
cd proj
source create_project.tcl
```

VEYA komut satƒ±rƒ±ndan:

```bash
vivado -mode batch -source proj/create_project.tcl
```

### Digilent Projeleri (Kategori 3)

**Adƒ±m 1**: Board definitions kur
```bash
# vivado-boards repo'sunu Vivado'ya kopyala
cp -r vivado-boards/new/board_files/* \
  C:/Xilinx/Vivado/<version>/data/boards/board_files/
```

**Adƒ±m 2**: IP library'yi klonla
```bash
# Proje dizininde submodule veya manuel clone
git clone https://github.com/Digilent/vivado-library
```

**Adƒ±m 3**: Proje olu≈ütur
```tcl
cd Zybo-Z7-20-pcam-5c/proj
source create_project.tcl
```

---

## üéì √ñnerilen Ba≈ülangƒ±√ß Sƒ±rasƒ±

### Yeni Ba≈ülayanlar (FPGA'ya Giri≈ü)
1. **Basys-3** - Dok√ºmantasyon oku
2. **Arty-A7-100-XADC** - Basit TCL projesi (1 TCL, 1 XDC)
3. **xup_fpga_vivado_flow** - XUP tutorial takip et

### Orta Seviye (Zynq & PS-PL)
4. **Zynq-Tutorial** - Zedboard + PetaLinux
5. **Zybo-Z7-10-DMA** - AXI DMA √∂ƒüren
6. **EBAZ4205** - Basit Zynq projesi

### ƒ∞leri Seviye (Kompleks Sistemler)
7. **Zynq-Design-using-Vivado** - 21 XPR, 247 TCL (en kapsamlƒ±)
8. **vivado-risc-v** - RISC-V SoC + Linux
9. **Zybo-Z7-20-pcam-5c** - Kamera pipeline, custom IP

### Uzman Seviye (HLS, Networking)
10. **Vivado-Design-Tutorials** - Xilinx resmi tutorials
11. **red-pitaya-notes** - SDR projeleri (95 TCL!)
12. **innova2_flex_xcku15p_notes** - SmartNIC, XCKU15P

---

## üîç Proje Arama Tablosu

### ƒ∞htiyacƒ±nƒ±za G√∂re Proje Bulun

| ƒ∞htiya√ß | Proje √ñnerisi |
|---------|---------------|
| **Zynq PS-PL veri transferi** | Zybo-Z7-10-DMA |
| **Kamera interface** | Zybo-Z7-20-pcam-5c |
| **HDMI video** | Zybo-Z7-20-HDMI |
| **Audio codec** | Pmod-I2S2 |
| **Analog sens√∂r (XADC)** | Zybo-Z7-10-XADC, Arty-A7-100-XADC |
| **RISC-V processor** | vivado-risc-v, ArtyS7-RPU-SoC |
| **PCIe interface** | Custom_Part_Data_Files |
| **Linux on Zynq** | Zynq-Tutorial, vivado-risc-v |
| **SDR (Software Defined Radio)** | red-pitaya-notes |
| **AI/ML accelerator** | Transformer-Accelerator-Based-on-FPGA |
| **Git workflow** | vivado-git, digilent-vivado-scripts |
| **Board definitions** | vivado-boards, pynq-z1_board_files |
| **IP cores** | vivado-library, digilent-xdc |

---

## üìä Detaylƒ± Proje Tablosu

| # | Proje Adƒ± | Boyut (MB) | XPR | TCL | XDC | Kategori |
|---|-----------|------------|-----|-----|-----|----------|
| 1 | Zynq-Design-using-Vivado | 956.5 | 21 | 247 | 237 | XUP Eƒüitim |
| 2 | Vivado-Design-Tutorials | 194.5 | 1 | 325 | 79 | Xilinx Tutorial |
| 3 | Custom_Part_Data_Files | 151.7 | 0 | 6 | 13 | PCIe DDR4 |
| 4 | FPGA-Design-Flow-using-Vivado | 86.5 | 0 | 17 | 9 | Tasarƒ±m Akƒ±≈üƒ± |
| 5 | xup_fpga_vivado_flow | 61.8 | 0 | 4 | 18 | XUP Tutorial |
| 6 | ArtyS7-RPU-SoC | 57.8 | 1 | 5 | 20 | RISC-V SoC |
| 7 | Zynq-Tutorial | 49.3 | 0 | 0 | 0 | Zynq Linux |
| 8 | vivado-risc-v | 44.6 | 0 | 150 | 44 | RISC-V Linux |
| 9 | innova2_flex_xcku15p_notes | 16.9 | 0 | 0 | 1 | SmartNIC |
| 10 | EBAZ4205 | 6.4 | 0 | 2 | 1 | Zynq Board |
| 11 | vivado-boards | 3.3 | 0 | 3 | 0 | Board Defs |
| 12 | red-pitaya-notes | 3.3 | 0 | 95 | 9 | SDR |
| 13 | vivado-library | 2.3 | 0 | 16 | 6 | IP Cores |
| 14 | parallella-fpga-dummy-io | 1.1 | 0 | 12 | 2 | Parallella |
| 15 | rc-fpga-zcu | 1.0 | 0 | 7 | 4 | Rocket-chip |
| 16 | Zybo-Z7-20-pcam-5c | 0.8 | 0 | 7 | 4 | Kamera |
| 17 | pynq-z1_board_files | 0.7 | 0 | 0 | 0 | Board Files |
| 18 | vivado-git | 0.5 | 0 | 8 | 1 | Git Tool |
| 19 | Eclypse-Z7-HW | 0.4 | 0 | 2 | 1 | HW Repo |
| 20 | Zybo-Z7-10-DMA | 0.4 | 0 | 3 | 2 | DMA Demo |
| 21 | fpga-vbs | 0.3 | 0 | 18 | 3 | Build System |
| 22 | Transformer-Accelerator-Based-on-FPGA | 0.3 | 0 | 1 | 0 | AI/ML |
| 23 | Pmod-I2S2 | 0.2 | 0 | 8 | 7 | Audio |
| 24 | Zybo-Z7-20-HDMI | 0.2 | 0 | 2 | 1 | HDMI |
| 25 | Arty-A7-100-XADC | 0.1 | 0 | 1 | 1 | ADC |
| 26 | digilent-vivado-scripts | 0.1 | 0 | 4 | 0 | Git Scripts |
| 27 | Zybo-Z7-10-XADC | 0.1 | 0 | 1 | 1 | ADC |
| 28-40 | Diƒüer board repolar | 0.0 | 0 | 0 | 0 | README only |

---

## üöÄ Hƒ±zlƒ± Ba≈ülangƒ±√ß Komutlarƒ±

### Proje Olu≈üturma (TCL Script)
```bash
cd <proje_klasoru>/proj
vivado -mode batch -source create_project.tcl
```

### XPR Dosyasƒ± A√ßma
```bash
vivado <proje>.xpr
```

### Board Definitions Kurulumu
```bash
# Windows
xcopy /E /I vivado-boards\new\board_files\* ^
  C:\Xilinx\Vivado\<version>\data\boards\board_files\

# Linux/Mac
cp -r vivado-boards/new/board_files/* \
  /opt/Xilinx/Vivado/<version>/data/boards/board_files/
```

---

## üìñ Daha Fazla Bilgi

- **Digilent Analizi**: [../DIGILENT_GITHUB_ANALIZ.md](../DIGILENT_GITHUB_ANALIZ.md)
- **GitHub Proje Listesi**: [../GITHUB_FPGA_PROJECTS.md](../GITHUB_FPGA_PROJECTS.md)
- **XPR √ñncelikli Liste**: [../VIVADO_XPR_PROJECTS.md](../VIVADO_XPR_PROJECTS.md)

---

## üìû ƒ∞leti≈üim & G√ºncellemeler

Bu workspace'teki projeler 31 Ocak 2026 tarihinde GitHub'dan indirilmi≈ütir.  
En g√ºncel versiyonlar i√ßin orijinal repolarƒ± ziyaret edin.

**Toplam Katkƒ±da Bulunanlar**: Xilinx/AMD, Digilent, topluluk projeleri  
**Lisanslar**: √áe≈üitli (her proje kendi lisansƒ±nƒ± i√ßerir)

---

**Son G√ºncelleme**: 31 Ocak 2026  
**Workspace Boyutu**: ~1.64 GB  
**Proje Sayƒ±sƒ±**: 40
