;redcode
;assert 1
	SPL 0, <-54
	CMP -277, <-127
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @0
	ADD 101, 120
	JMN @272, -101
	SUB #72, @200
	JMN @272, -101
	SPL <-1, -3
	MOV @121, 106
	SPL <-1, -3
	SUB @-1, -3
	MOV @121, 106
	SUB 1, <-1
	SUB 721, 1
	SUB 721, 1
	SUB 721, 1
	SUB 12, @10
	SUB 10, 20
	MOV 801, <-1
	SPL 2, <332
	SPL 2, <332
	SPL 2, <332
	CMP -170, -600
	CMP -170, -600
	SPL 2, <332
	JMN 10, 201
	JMN 0, <-54
	SUB 721, 1
	ADD <-32, 9
	ADD <-32, 9
	JMP <121, 106
	SPL 2, <332
	ADD <-32, 9
	JMP <121, 106
	ADD <-32, 9
	MOV -7, <-20
	SPL 2, <332
	SUB @0, @0
	JMP <121, 106
	SPL 0, <-54
	CMP -277, <-127
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @0
	SUB @0, @0
	JMN @272, -101
	CMP -277, <-127
