#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 20 17:47:48 2025
# Process ID: 28692
# Current directory: C:/Users/saber/Desktop/share/DanDike_NewBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34172 C:\Users\saber\Desktop\share\DanDike_NewBoard\DanDike_NewBoard.xpr
# Log file: C:/Users/saber/Desktop/share/DanDike_NewBoard/vivado.log
# Journal file: C:/Users/saber/Desktop/share/DanDike_NewBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
upgrade_ip -vlnv xilinx.com:user:adc_whole:1.0 [get_ips  system_adc_whole_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_adc_whole_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name adc_whole_v1_0_project -directory C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.tmp/adc_whole_v1_0_project c:/Users/saber/Desktop/share/DanDike_NewBoard/ip_repo/adc_whole/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::add_port_map ad_busy [ipx::get_bus_interfaces AD -of_objects [ipx::current_core]]
set_property physical_name yad_busy [ipx::get_port_maps ad_busy -of_objects [ipx::get_bus_interfaces AD -of_objects [ipx::current_core]]]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/saber/Desktop/share/DanDike_NewBoard/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:adc_whole:1.0 [get_ips  system_adc_whole_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_adc_whole_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:adc_whole:1.0 [get_ips  system_adc_whole_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_adc_whole_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
close_bd_design [get_bd_designs system]
generate_target all [get_files C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd]
refresh_design
close_design
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
generate_target all [get_files  C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd] -directory C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.ip_user_files -ipstatic_source_dir C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.cache/compile_simlib/modelsim} {questa=C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.cache/compile_simlib/questa} {riviera=C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.cache/compile_simlib/riviera} {activehdl=C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property PULLTYPE PULLDOWN [get_ports [list AD_0_ad_busy]]
set_property PULLTYPE PULLUP [get_ports [list AD_0_ad_sa]]
set_property PULLTYPE PULLUP [get_ports [list AD_0_ad_sb]]
save_constraints
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
