// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Context_layer_HH_
#define _Context_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Context_layer : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > v65_V_address0;
    sc_out< sc_logic > v65_V_ce0;
    sc_in< sc_lv<24> > v65_V_q0;
    sc_out< sc_lv<10> > v66_V_address0;
    sc_out< sc_logic > v66_V_ce0;
    sc_in< sc_lv<24> > v66_V_q0;
    sc_out< sc_lv<10> > v67_V_address0;
    sc_out< sc_logic > v67_V_ce0;
    sc_out< sc_logic > v67_V_we0;
    sc_out< sc_lv<24> > v67_V_d0;
    sc_in< sc_lv<24> > v67_V_q0;


    // Module declarations
    Context_layer(sc_module_name name);
    SC_HAS_PROCESS(Context_layer);

    ~Context_layer();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > v69_fu_168_p2;
    sc_signal< sc_lv<4> > v69_reg_386;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > zext_ln132_fu_182_p1;
    sc_signal< sc_lv<11> > zext_ln132_reg_391;
    sc_signal< sc_lv<1> > icmp_ln131_fu_162_p2;
    sc_signal< sc_lv<7> > v70_fu_192_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > i6_fu_218_p2;
    sc_signal< sc_lv<4> > i6_reg_407;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<9> > sub_ln139_fu_248_p2;
    sc_signal< sc_lv<9> > sub_ln139_reg_412;
    sc_signal< sc_lv<1> > icmp_ln136_fu_212_p2;
    sc_signal< sc_lv<11> > zext_ln137_fu_262_p1;
    sc_signal< sc_lv<11> > zext_ln137_reg_417;
    sc_signal< sc_lv<7> > j6_fu_272_p2;
    sc_signal< sc_lv<7> > j6_reg_425;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<11> > zext_ln144_fu_278_p1;
    sc_signal< sc_lv<11> > zext_ln144_reg_430;
    sc_signal< sc_lv<1> > icmp_ln137_fu_266_p2;
    sc_signal< sc_lv<10> > v67_V_addr_1_reg_435;
    sc_signal< sc_lv<4> > k2_fu_298_p2;
    sc_signal< sc_lv<4> > k2_reg_443;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln138_fu_292_p2;
    sc_signal< sc_lv<24> > v74_V_reg_458;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<24> > v75_V_reg_463;
    sc_signal< sc_lv<24> > v79_V_reg_468;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<24> > v80_V_reg_473;
    sc_signal< sc_lv<4> > v69_0_reg_107;
    sc_signal< sc_lv<1> > icmp_ln132_fu_186_p2;
    sc_signal< sc_lv<7> > v70_0_reg_118;
    sc_signal< sc_lv<4> > i6_0_reg_129;
    sc_signal< sc_lv<7> > j6_0_reg_140;
    sc_signal< sc_lv<4> > k2_0_reg_151;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<64> > zext_ln203_17_fu_207_p1;
    sc_signal< sc_lv<64> > zext_ln144_1_fu_287_p1;
    sc_signal< sc_lv<64> > sext_ln139_fu_313_p1;
    sc_signal< sc_lv<64> > zext_ln140_1_fu_335_p1;
    sc_signal< sc_lv<24> > v81_V_fu_378_p2;
    sc_signal< sc_lv<10> > tmp_67_fu_174_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_198_p1;
    sc_signal< sc_lv<11> > add_ln203_fu_202_p2;
    sc_signal< sc_lv<8> > tmp_68_fu_224_p3;
    sc_signal< sc_lv<6> > tmp_69_fu_236_p3;
    sc_signal< sc_lv<9> > zext_ln139_fu_232_p1;
    sc_signal< sc_lv<9> > zext_ln139_1_fu_244_p1;
    sc_signal< sc_lv<10> > tmp_70_fu_254_p3;
    sc_signal< sc_lv<11> > add_ln144_fu_282_p2;
    sc_signal< sc_lv<9> > zext_ln139_2_fu_304_p1;
    sc_signal< sc_lv<9> > add_ln139_fu_308_p2;
    sc_signal< sc_lv<10> > tmp_71_fu_318_p3;
    sc_signal< sc_lv<11> > zext_ln140_fu_326_p1;
    sc_signal< sc_lv<11> > add_ln140_fu_330_p2;
    sc_signal< sc_lv<40> > v76_V_fu_340_p3;
    sc_signal< sc_lv<40> > v77_V_fu_347_p3;
    sc_signal< sc_lv<40> > r_V_fu_362_p0;
    sc_signal< sc_lv<40> > r_V_fu_362_p1;
    sc_signal< sc_lv<72> > r_V_fu_362_p2;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_47;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln139_fu_308_p2();
    void thread_add_ln140_fu_330_p2();
    void thread_add_ln144_fu_282_p2();
    void thread_add_ln203_fu_202_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_i6_fu_218_p2();
    void thread_icmp_ln131_fu_162_p2();
    void thread_icmp_ln132_fu_186_p2();
    void thread_icmp_ln136_fu_212_p2();
    void thread_icmp_ln137_fu_266_p2();
    void thread_icmp_ln138_fu_292_p2();
    void thread_j6_fu_272_p2();
    void thread_k2_fu_298_p2();
    void thread_r_V_fu_362_p0();
    void thread_r_V_fu_362_p1();
    void thread_r_V_fu_362_p2();
    void thread_sext_ln139_fu_313_p1();
    void thread_sub_ln139_fu_248_p2();
    void thread_tmp_67_fu_174_p3();
    void thread_tmp_68_fu_224_p3();
    void thread_tmp_69_fu_236_p3();
    void thread_tmp_70_fu_254_p3();
    void thread_tmp_71_fu_318_p3();
    void thread_v65_V_address0();
    void thread_v65_V_ce0();
    void thread_v66_V_address0();
    void thread_v66_V_ce0();
    void thread_v67_V_address0();
    void thread_v67_V_ce0();
    void thread_v67_V_d0();
    void thread_v67_V_we0();
    void thread_v69_fu_168_p2();
    void thread_v70_fu_192_p2();
    void thread_v76_V_fu_340_p3();
    void thread_v77_V_fu_347_p3();
    void thread_v81_V_fu_378_p2();
    void thread_zext_ln132_fu_182_p1();
    void thread_zext_ln137_fu_262_p1();
    void thread_zext_ln139_1_fu_244_p1();
    void thread_zext_ln139_2_fu_304_p1();
    void thread_zext_ln139_fu_232_p1();
    void thread_zext_ln140_1_fu_335_p1();
    void thread_zext_ln140_fu_326_p1();
    void thread_zext_ln144_1_fu_287_p1();
    void thread_zext_ln144_fu_278_p1();
    void thread_zext_ln203_17_fu_207_p1();
    void thread_zext_ln203_fu_198_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
