<profile>

<section name = "Vivado HLS Report for 'dct_read_data'" level="0">
<item name = "Date">Mon Jun 13 12:21:54 2016
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution7</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.68, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">130, 130, 130, 130, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row_RD_Loop_Col">128, 128, 3, 2, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2363</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 31</column>
<column name="Register">-, -, 179, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_2_fu_190_p2">+, 0, 0, 4, 1, 4</column>
<column name="indvar_flatten_next_fu_120_p2">+, 0, 0, 7, 7, 1</column>
<column name="r_2_fu_126_p2">+, 0, 0, 4, 1, 4</column>
<column name="tmp_9_fu_175_p2">+, 0, 0, 6, 6, 6</column>
<column name="p_demorgan_fu_303_p2">and, 0, 0, 188, 128, 128</column>
<column name="tmp_24_fu_315_p2">and, 0, 0, 188, 128, 128</column>
<column name="tmp_25_fu_321_p2">and, 0, 0, 188, 128, 128</column>
<column name="exitcond5_fu_132_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_flatten_fu_114_p2">icmp, 0, 0, 3, 7, 8</column>
<column name="tmp_5_fu_209_p2">icmp, 0, 0, 3, 7, 7</column>
<column name="tmp_22_fu_297_p2">lshr, 0, 0, 403, 2, 128</column>
<column name="ap_sig_99">or, 0, 0, 1, 1, 1</column>
<column name="buf_r_d0">or, 0, 0, 188, 128, 128</column>
<column name="tmp_3_fu_203_p2">or, 0, 0, 8, 7, 4</column>
<column name="c_mid2_fu_138_p3">select, 0, 0, 4, 1, 1</column>
<column name="tmp_11_fu_250_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_12_fu_256_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_13_fu_229_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_20_fu_285_p3">select, 0, 0, 128, 1, 128</column>
<column name="tmp_mid2_v_v_fu_146_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_18_fu_241_p2">shl, 0, 0, 403, 128, 128</column>
<column name="tmp_21_fu_291_p2">shl, 0, 0, 403, 2, 128</column>
<column name="tmp_10_fu_223_p2">xor, 0, 0, 8, 8, 7</column>
<column name="tmp_14_fu_262_p2">xor, 0, 0, 8, 8, 7</column>
<column name="tmp_23_fu_309_p2">xor, 0, 0, 188, 128, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="c_phi_fu_107_p4">4, 2, 4, 8</column>
<column name="c_reg_103">4, 2, 4, 8</column>
<column name="indvar_flatten_phi_fu_85_p4">7, 2, 7, 14</column>
<column name="indvar_flatten_reg_81">7, 2, 7, 14</column>
<column name="r_phi_fu_96_p4">4, 2, 4, 8</column>
<column name="r_reg_92">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="buf_addr_reg_353">3, 0, 3, 0</column>
<column name="c_2_reg_363">4, 0, 4, 0</column>
<column name="c_reg_103">4, 0, 4, 0</column>
<column name="exitcond_flatten_reg_334">1, 0, 1, 0</column>
<column name="indvar_flatten_next_reg_338">7, 0, 7, 0</column>
<column name="indvar_flatten_reg_81">7, 0, 7, 0</column>
<column name="r_reg_92">4, 0, 4, 0</column>
<column name="tmp_18_reg_386">128, 0, 128, 0</column>
<column name="tmp_3_reg_368">3, 0, 7, 4</column>
<column name="tmp_4_reg_358">3, 0, 3, 0</column>
<column name="tmp_5_reg_373">1, 0, 1, 0</column>
<column name="tmp_6_reg_380">3, 0, 8, 5</column>
<column name="tmp_mid2_v_v_reg_343">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_read_data, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="buf_r_address0">out, 3, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_we0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_d0">out, 128, ap_memory, buf_r, array</column>
<column name="buf_r_q0">in, 128, ap_memory, buf_r, array</column>
</table>
</item>
</section>
</profile>
