
Insole_data_acquisition_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066a0  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080068d8  080068d8  000078d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080069a8  080069a8  000079a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080069ac  080069ac  000079ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  080069b0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002c8  2000000c  080069b9  0000800c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200002d4  080069b9  000082d4  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00008009  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001a2d7  00000000  00000000  0000803f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000033ed  00000000  00000000  00022316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000014b0  00000000  00000000  00025708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000fa5  00000000  00000000  00026bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003554c  00000000  00000000  00027b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00019540  00000000  00000000  0005d0a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00153ab9  00000000  00000000  000765e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001ca0a2  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005748  00000000  00000000  001ca0e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000077  00000000  00000000  001cf830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	080068c0 	.word	0x080068c0

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	080068c0 	.word	0x080068c0

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027c:	f000 fe74 	bl	8000f68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000280:	f000 f810 	bl	80002a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000284:	f000 f9f8 	bl	8000678 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000288:	f000 f952 	bl	8000530 <MX_GPDMA1_Init>
  MX_FDCAN1_Init();
 800028c:	f000 f90a 	bl	80004a4 <MX_FDCAN1_Init>
  MX_ADC1_Init();
 8000290:	f000 f870 	bl	8000374 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000294:	f000 f8b2 	bl	80003fc <MX_DAC1_Init>
  MX_SPI2_Init();
 8000298:	f000 f97e 	bl	8000598 <MX_SPI2_Init>
  MX_ICACHE_Init();
 800029c:	f000 f968 	bl	8000570 <MX_ICACHE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002a0:	bf00      	nop
 80002a2:	e7fd      	b.n	80002a0 <main+0x28>

080002a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b09e      	sub	sp, #120	@ 0x78
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0318 	add.w	r3, r7, #24
 80002ae:	2260      	movs	r2, #96	@ 0x60
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f006 fad8 	bl	8006868 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	463b      	mov	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]
 80002c2:	60da      	str	r2, [r3, #12]
 80002c4:	611a      	str	r2, [r3, #16]
 80002c6:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 80002c8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80002cc:	f003 fcb6 	bl	8003c3c <HAL_PWREx_ControlVoltageScaling>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0x36>
  {
    Error_Handler();
 80002d6:	f000 faf1 	bl	80008bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80002da:	231b      	movs	r3, #27
 80002dc:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ea:	2310      	movs	r3, #16
 80002ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002ee:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80002f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002f4:	2301      	movs	r3, #1
 80002f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80002f8:	2310      	movs	r3, #16
 80002fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 80002fc:	2300      	movs	r3, #0
 80002fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000304:	2302      	movs	r3, #2
 8000306:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000308:	2303      	movs	r3, #3
 800030a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 800030c:	2300      	movs	r3, #0
 800030e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000310:	2303      	movs	r3, #3
 8000312:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 32;
 8000314:	2320      	movs	r3, #32
 8000316:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000318:	2302      	movs	r3, #2
 800031a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800031c:	2302      	movs	r3, #2
 800031e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000320:	2302      	movs	r3, #2
 8000322:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8000324:	2300      	movs	r3, #0
 8000326:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000328:	2300      	movs	r3, #0
 800032a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032c:	f107 0318 	add.w	r3, r7, #24
 8000330:	4618      	mov	r0, r3
 8000332:	f003 fd1f 	bl	8003d74 <HAL_RCC_OscConfig>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800033c:	f000 fabe 	bl	80008bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000340:	231f      	movs	r3, #31
 8000342:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000344:	2300      	movs	r3, #0
 8000346:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000348:	2300      	movs	r3, #0
 800034a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034c:	2300      	movs	r3, #0
 800034e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000350:	2300      	movs	r3, #0
 8000352:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000354:	2300      	movs	r3, #0
 8000356:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000358:	463b      	mov	r3, r7
 800035a:	2101      	movs	r1, #1
 800035c:	4618      	mov	r0, r3
 800035e:	f004 fbe5 	bl	8004b2c <HAL_RCC_ClockConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000368:	f000 faa8 	bl	80008bc <Error_Handler>
  }
}
 800036c:	bf00      	nop
 800036e:	3778      	adds	r7, #120	@ 0x78
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}

08000374 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000378:	4b1e      	ldr	r3, [pc, #120]	@ (80003f4 <MX_ADC1_Init+0x80>)
 800037a:	4a1f      	ldr	r2, [pc, #124]	@ (80003f8 <MX_ADC1_Init+0x84>)
 800037c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800037e:	4b1d      	ldr	r3, [pc, #116]	@ (80003f4 <MX_ADC1_Init+0x80>)
 8000380:	2200      	movs	r2, #0
 8000382:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 8000384:	4b1b      	ldr	r3, [pc, #108]	@ (80003f4 <MX_ADC1_Init+0x80>)
 8000386:	2200      	movs	r2, #0
 8000388:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 800038a:	4b1a      	ldr	r3, [pc, #104]	@ (80003f4 <MX_ADC1_Init+0x80>)
 800038c:	2200      	movs	r2, #0
 800038e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000390:	4b18      	ldr	r3, [pc, #96]	@ (80003f4 <MX_ADC1_Init+0x80>)
 8000392:	2200      	movs	r2, #0
 8000394:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000396:	4b17      	ldr	r3, [pc, #92]	@ (80003f4 <MX_ADC1_Init+0x80>)
 8000398:	2204      	movs	r2, #4
 800039a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800039c:	4b15      	ldr	r3, [pc, #84]	@ (80003f4 <MX_ADC1_Init+0x80>)
 800039e:	2200      	movs	r2, #0
 80003a0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80003a2:	4b14      	ldr	r3, [pc, #80]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 1;
 80003aa:	4b12      	ldr	r3, [pc, #72]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003ac:	2201      	movs	r2, #1
 80003ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003b0:	4b10      	ldr	r3, [pc, #64]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80003b8:	4b0e      	ldr	r3, [pc, #56]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80003c0:	4b0c      	ldr	r3, [pc, #48]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003c6:	4b0b      	ldr	r3, [pc, #44]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80003cc:	4b09      	ldr	r3, [pc, #36]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80003d2:	4b08      	ldr	r3, [pc, #32]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80003d8:	4b06      	ldr	r3, [pc, #24]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003da:	2200      	movs	r2, #0
 80003dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003e0:	4804      	ldr	r0, [pc, #16]	@ (80003f4 <MX_ADC1_Init+0x80>)
 80003e2:	f000 ffb9 	bl	8001358 <HAL_ADC_Init>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 80003ec:	f000 fa66 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003f0:	bf00      	nop
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	200000c4 	.word	0x200000c4
 80003f8:	42028000 	.word	0x42028000

080003fc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b08e      	sub	sp, #56	@ 0x38
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000402:	f107 0308 	add.w	r3, r7, #8
 8000406:	2230      	movs	r2, #48	@ 0x30
 8000408:	2100      	movs	r1, #0
 800040a:	4618      	mov	r0, r3
 800040c:	f006 fa2c 	bl	8006868 <memset>
  DAC_AutonomousModeConfTypeDef sAutonomousMode = {0};
 8000410:	2300      	movs	r3, #0
 8000412:	607b      	str	r3, [r7, #4]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000414:	4b21      	ldr	r3, [pc, #132]	@ (800049c <MX_DAC1_Init+0xa0>)
 8000416:	4a22      	ldr	r2, [pc, #136]	@ (80004a0 <MX_DAC1_Init+0xa4>)
 8000418:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800041a:	4820      	ldr	r0, [pc, #128]	@ (800049c <MX_DAC1_Init+0xa0>)
 800041c:	f001 fe90 	bl	8002140 <HAL_DAC_Init>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <MX_DAC1_Init+0x2e>
  {
    Error_Handler();
 8000426:	f000 fa49 	bl	80008bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800042a:	2300      	movs	r3, #0
 800042c:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800042e:	2300      	movs	r3, #0
 8000430:	743b      	strb	r3, [r7, #16]
  sConfig.DAC_SignedFormat = DISABLE;
 8000432:	2300      	movs	r3, #0
 8000434:	747b      	strb	r3, [r7, #17]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000436:	2300      	movs	r3, #0
 8000438:	617b      	str	r3, [r7, #20]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800043a:	2300      	movs	r3, #0
 800043c:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800043e:	2302      	movs	r3, #2
 8000440:	61fb      	str	r3, [r7, #28]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000442:	2301      	movs	r3, #1
 8000444:	623b      	str	r3, [r7, #32]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000446:	2300      	movs	r3, #0
 8000448:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800044a:	f107 0308 	add.w	r3, r7, #8
 800044e:	2200      	movs	r2, #0
 8000450:	4619      	mov	r1, r3
 8000452:	4812      	ldr	r0, [pc, #72]	@ (800049c <MX_DAC1_Init+0xa0>)
 8000454:	f001 fe96 	bl	8002184 <HAL_DAC_ConfigChannel>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_DAC1_Init+0x66>
  {
    Error_Handler();
 800045e:	f000 fa2d 	bl	80008bc <Error_Handler>
  }

  /** Configure Autonomous Mode
  */
  sAutonomousMode.AutonomousModeState = DAC_AUTONOMOUS_MODE_DISABLE;
 8000462:	2300      	movs	r3, #0
 8000464:	607b      	str	r3, [r7, #4]
  if (HAL_DACEx_SetConfigAutonomousMode(&hdac1, &sAutonomousMode) != HAL_OK)
 8000466:	1d3b      	adds	r3, r7, #4
 8000468:	4619      	mov	r1, r3
 800046a:	480c      	ldr	r0, [pc, #48]	@ (800049c <MX_DAC1_Init+0xa0>)
 800046c:	f002 f82a 	bl	80024c4 <HAL_DACEx_SetConfigAutonomousMode>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <MX_DAC1_Init+0x7e>
  {
    Error_Handler();
 8000476:	f000 fa21 	bl	80008bc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800047a:	f107 0308 	add.w	r3, r7, #8
 800047e:	2210      	movs	r2, #16
 8000480:	4619      	mov	r1, r3
 8000482:	4806      	ldr	r0, [pc, #24]	@ (800049c <MX_DAC1_Init+0xa0>)
 8000484:	f001 fe7e 	bl	8002184 <HAL_DAC_ConfigChannel>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d001      	beq.n	8000492 <MX_DAC1_Init+0x96>
  {
    Error_Handler();
 800048e:	f000 fa15 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000492:	bf00      	nop
 8000494:	3738      	adds	r7, #56	@ 0x38
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	200001c8 	.word	0x200001c8
 80004a0:	46021800 	.word	0x46021800

080004a4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80004a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004aa:	4a20      	ldr	r2, [pc, #128]	@ (800052c <MX_FDCAN1_Init+0x88>)
 80004ac:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80004ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80004b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80004ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004bc:	2200      	movs	r2, #0
 80004be:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80004c0:	4b19      	ldr	r3, [pc, #100]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80004c6:	4b18      	ldr	r3, [pc, #96]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80004cc:	4b16      	ldr	r3, [pc, #88]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80004d2:	4b15      	ldr	r3, [pc, #84]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004d4:	2210      	movs	r2, #16
 80004d6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80004d8:	4b13      	ldr	r3, [pc, #76]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004da:	2201      	movs	r2, #1
 80004dc:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80004de:	4b12      	ldr	r3, [pc, #72]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80004e4:	4b10      	ldr	r3, [pc, #64]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004e6:	2201      	movs	r2, #1
 80004e8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80004ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004ec:	2201      	movs	r2, #1
 80004ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80004f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004f2:	2201      	movs	r2, #1
 80004f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80004f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004f8:	2201      	movs	r2, #1
 80004fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80004fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 80004fe:	2201      	movs	r2, #1
 8000500:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000502:	4b09      	ldr	r3, [pc, #36]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 8000504:	2200      	movs	r2, #0
 8000506:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000508:	4b07      	ldr	r3, [pc, #28]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 800050a:	2200      	movs	r2, #0
 800050c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800050e:	4b06      	ldr	r3, [pc, #24]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 8000510:	2200      	movs	r2, #0
 8000512:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000514:	4804      	ldr	r0, [pc, #16]	@ (8000528 <MX_FDCAN1_Init+0x84>)
 8000516:	f002 fddd 	bl	80030d4 <HAL_FDCAN_Init>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000520:	f000 f9cc 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000524:	bf00      	nop
 8000526:	bd80      	pop	{r7, pc}
 8000528:	200001dc 	.word	0x200001dc
 800052c:	4000a400 	.word	0x4000a400

08000530 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000536:	4b0d      	ldr	r3, [pc, #52]	@ (800056c <MX_GPDMA1_Init+0x3c>)
 8000538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800053c:	4a0b      	ldr	r2, [pc, #44]	@ (800056c <MX_GPDMA1_Init+0x3c>)
 800053e:	f043 0301 	orr.w	r3, r3, #1
 8000542:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000546:	4b09      	ldr	r3, [pc, #36]	@ (800056c <MX_GPDMA1_Init+0x3c>)
 8000548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800054c:	f003 0301 	and.w	r3, r3, #1
 8000550:	607b      	str	r3, [r7, #4]
 8000552:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000554:	2200      	movs	r2, #0
 8000556:	2100      	movs	r1, #0
 8000558:	201d      	movs	r0, #29
 800055a:	f001 fd15 	bl	8001f88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 800055e:	201d      	movs	r0, #29
 8000560:	f001 fd2c 	bl	8001fbc <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8000564:	bf00      	nop
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	46020c00 	.word	0x46020c00

08000570 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000574:	2000      	movs	r0, #0
 8000576:	f003 fb31 	bl	8003bdc <HAL_ICACHE_ConfigAssociativityMode>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000580:	f000 f99c 	bl	80008bc <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000584:	f003 fb4a 	bl	8003c1c <HAL_ICACHE_Enable>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800058e:	f000 f995 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000592:	bf00      	nop
 8000594:	bd80      	pop	{r7, pc}
	...

08000598 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	2200      	movs	r2, #0
 80005a2:	601a      	str	r2, [r3, #0]
 80005a4:	605a      	str	r2, [r3, #4]
 80005a6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80005a8:	4b31      	ldr	r3, [pc, #196]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005aa:	4a32      	ldr	r2, [pc, #200]	@ (8000674 <MX_SPI2_Init+0xdc>)
 80005ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80005ae:	4b30      	ldr	r3, [pc, #192]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005b0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80005b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80005b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80005bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005be:	2207      	movs	r2, #7
 80005c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80005c8:	4b29      	ldr	r3, [pc, #164]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005ca:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80005ce:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80005d0:	4b27      	ldr	r3, [pc, #156]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005d2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80005d6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80005d8:	4b25      	ldr	r3, [pc, #148]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005de:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005e0:	4b23      	ldr	r3, [pc, #140]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80005e6:	4b22      	ldr	r3, [pc, #136]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005ec:	4b20      	ldr	r3, [pc, #128]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 80005f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005f4:	2207      	movs	r2, #7
 80005f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80005f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000670 <MX_SPI2_Init+0xd8>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80005fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000670 <MX_SPI2_Init+0xd8>)
 8000600:	2200      	movs	r2, #0
 8000602:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000604:	4b1a      	ldr	r3, [pc, #104]	@ (8000670 <MX_SPI2_Init+0xd8>)
 8000606:	2200      	movs	r2, #0
 8000608:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800060a:	4b19      	ldr	r3, [pc, #100]	@ (8000670 <MX_SPI2_Init+0xd8>)
 800060c:	2200      	movs	r2, #0
 800060e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000610:	4b17      	ldr	r3, [pc, #92]	@ (8000670 <MX_SPI2_Init+0xd8>)
 8000612:	2200      	movs	r2, #0
 8000614:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000616:	4b16      	ldr	r3, [pc, #88]	@ (8000670 <MX_SPI2_Init+0xd8>)
 8000618:	2200      	movs	r2, #0
 800061a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800061c:	4b14      	ldr	r3, [pc, #80]	@ (8000670 <MX_SPI2_Init+0xd8>)
 800061e:	2200      	movs	r2, #0
 8000620:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000622:	4b13      	ldr	r3, [pc, #76]	@ (8000670 <MX_SPI2_Init+0xd8>)
 8000624:	2200      	movs	r2, #0
 8000626:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000628:	4b11      	ldr	r3, [pc, #68]	@ (8000670 <MX_SPI2_Init+0xd8>)
 800062a:	2200      	movs	r2, #0
 800062c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800062e:	4b10      	ldr	r3, [pc, #64]	@ (8000670 <MX_SPI2_Init+0xd8>)
 8000630:	2200      	movs	r2, #0
 8000632:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000634:	480e      	ldr	r0, [pc, #56]	@ (8000670 <MX_SPI2_Init+0xd8>)
 8000636:	f005 fce5 	bl	8006004 <HAL_SPI_Init>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 8000640:	f000 f93c 	bl	80008bc <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8000644:	2300      	movs	r3, #0
 8000646:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8000648:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800064c:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800064e:	2300      	movs	r3, #0
 8000650:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	4619      	mov	r1, r3
 8000656:	4806      	ldr	r0, [pc, #24]	@ (8000670 <MX_SPI2_Init+0xd8>)
 8000658:	f006 f8c5 	bl	80067e6 <HAL_SPIEx_SetConfigAutonomousMode>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 8000662:	f000 f92b 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000666:	bf00      	nop
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	20000240 	.word	0x20000240
 8000674:	40003800 	.word	0x40003800

08000678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b08a      	sub	sp, #40	@ 0x28
 800067c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800068e:	4b84      	ldr	r3, [pc, #528]	@ (80008a0 <MX_GPIO_Init+0x228>)
 8000690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000694:	4a82      	ldr	r2, [pc, #520]	@ (80008a0 <MX_GPIO_Init+0x228>)
 8000696:	f043 0304 	orr.w	r3, r3, #4
 800069a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800069e:	4b80      	ldr	r3, [pc, #512]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006a4:	f003 0304 	and.w	r3, r3, #4
 80006a8:	613b      	str	r3, [r7, #16]
 80006aa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ac:	4b7c      	ldr	r3, [pc, #496]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006b2:	4a7b      	ldr	r2, [pc, #492]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006b8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006bc:	4b78      	ldr	r3, [pc, #480]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ca:	4b75      	ldr	r3, [pc, #468]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006d0:	4a73      	ldr	r2, [pc, #460]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006d2:	f043 0301 	orr.w	r3, r3, #1
 80006d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006da:	4b71      	ldr	r3, [pc, #452]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006e0:	f003 0301 	and.w	r3, r3, #1
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e8:	4b6d      	ldr	r3, [pc, #436]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006ee:	4a6c      	ldr	r2, [pc, #432]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006f0:	f043 0302 	orr.w	r3, r3, #2
 80006f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006f8:	4b69      	ldr	r3, [pc, #420]	@ (80008a0 <MX_GPIO_Init+0x228>)
 80006fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006fe:	f003 0302 	and.w	r3, r3, #2
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000706:	4b66      	ldr	r3, [pc, #408]	@ (80008a0 <MX_GPIO_Init+0x228>)
 8000708:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800070c:	4a64      	ldr	r2, [pc, #400]	@ (80008a0 <MX_GPIO_Init+0x228>)
 800070e:	f043 0308 	orr.w	r3, r3, #8
 8000712:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000716:	4b62      	ldr	r3, [pc, #392]	@ (80008a0 <MX_GPIO_Init+0x228>)
 8000718:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800071c:	f003 0308 	and.w	r3, r3, #8
 8000720:	603b      	str	r3, [r7, #0]
 8000722:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(P_CE_GPIO_Port, P_CE_Pin, GPIO_PIN_SET);
 8000724:	2201      	movs	r2, #1
 8000726:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800072a:	485e      	ldr	r0, [pc, #376]	@ (80008a4 <MX_GPIO_Init+0x22c>)
 800072c:	f003 fa02 	bl	8003b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_TE_Pin|Unused3_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin
 8000730:	2200      	movs	r2, #0
 8000732:	f64d 71c0 	movw	r1, #57280	@ 0xdfc0
 8000736:	485b      	ldr	r0, [pc, #364]	@ (80008a4 <MX_GPIO_Init+0x22c>)
 8000738:	f003 f9fc 	bl	8003b34 <HAL_GPIO_WritePin>
                          |SPI2_CS3_Pin|Unused1_Pin|Unused7_Pin|LED_Ind_Pin
                          |Unused9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Unused4_Pin|Unused5_Pin|BLE_SPI_CS_Pin|BLE_RST_Pin
 800073c:	2200      	movs	r2, #0
 800073e:	f44f 51be 	mov.w	r1, #6080	@ 0x17c0
 8000742:	4859      	ldr	r0, [pc, #356]	@ (80008a8 <MX_GPIO_Init+0x230>)
 8000744:	f003 f9f6 	bl	8003b34 <HAL_GPIO_WritePin>
                          |P_SEL_Pin|P_PROG2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 8000748:	2201      	movs	r2, #1
 800074a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800074e:	4857      	ldr	r0, [pc, #348]	@ (80008ac <MX_GPIO_Init+0x234>)
 8000750:	f003 f9f0 	bl	8003b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P_CE_Pin */
  GPIO_InitStruct.Pin = P_CE_Pin;
 8000754:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000758:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075a:	2301      	movs	r3, #1
 800075c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800075e:	2301      	movs	r3, #1
 8000760:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000762:	2300      	movs	r3, #0
 8000764:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_CE_GPIO_Port, &GPIO_InitStruct);
 8000766:	f107 0314 	add.w	r3, r7, #20
 800076a:	4619      	mov	r1, r3
 800076c:	484d      	ldr	r0, [pc, #308]	@ (80008a4 <MX_GPIO_Init+0x22c>)
 800076e:	f003 f801 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : P_TE_Pin */
  GPIO_InitStruct.Pin = P_TE_Pin;
 8000772:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000776:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000778:	2301      	movs	r3, #1
 800077a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800077c:	2302      	movs	r3, #2
 800077e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	2300      	movs	r3, #0
 8000782:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_TE_GPIO_Port, &GPIO_InitStruct);
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4619      	mov	r1, r3
 800078a:	4846      	ldr	r0, [pc, #280]	@ (80008a4 <MX_GPIO_Init+0x22c>)
 800078c:	f002 fff2 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused3_Pin SPI2_CS1_Pin SPI2_CS2_Pin SPI2_CS3_Pin
                           Unused1_Pin Unused7_Pin Unused9_Pin */
  GPIO_InitStruct.Pin = Unused3_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8000790:	f249 73c0 	movw	r3, #38848	@ 0x97c0
 8000794:	617b      	str	r3, [r7, #20]
                          |Unused1_Pin|Unused7_Pin|Unused9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000796:	2301      	movs	r3, #1
 8000798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079e:	2300      	movs	r3, #0
 80007a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007a2:	f107 0314 	add.w	r3, r7, #20
 80007a6:	4619      	mov	r1, r3
 80007a8:	483e      	ldr	r0, [pc, #248]	@ (80008a4 <MX_GPIO_Init+0x22c>)
 80007aa:	f002 ffe3 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused4_Pin Unused5_Pin BLE_SPI_CS_Pin BLE_RST_Pin */
  GPIO_InitStruct.Pin = Unused4_Pin|Unused5_Pin|BLE_SPI_CS_Pin|BLE_RST_Pin;
 80007ae:	f44f 53a6 	mov.w	r3, #5312	@ 0x14c0
 80007b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b4:	2301      	movs	r3, #1
 80007b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007bc:	2300      	movs	r3, #0
 80007be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007c0:	f107 0314 	add.w	r3, r7, #20
 80007c4:	4619      	mov	r1, r3
 80007c6:	4838      	ldr	r0, [pc, #224]	@ (80008a8 <MX_GPIO_Init+0x230>)
 80007c8:	f002 ffd4 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_INTN_Pin C2_INTN_Pin C3_INTN_Pin */
  GPIO_InitStruct.Pin = C1_INTN_Pin|C2_INTN_Pin|C3_INTN_Pin;
 80007cc:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80007d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007d2:	4b37      	ldr	r3, [pc, #220]	@ (80008b0 <MX_GPIO_Init+0x238>)
 80007d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007da:	f107 0314 	add.w	r3, r7, #20
 80007de:	4619      	mov	r1, r3
 80007e0:	4832      	ldr	r0, [pc, #200]	@ (80008ac <MX_GPIO_Init+0x234>)
 80007e2:	f002 ffc7 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_STB_Pin */
  GPIO_InitStruct.Pin = CAN_STB_Pin;
 80007e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	2301      	movs	r3, #1
 80007ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f4:	2300      	movs	r3, #0
 80007f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_STB_GPIO_Port, &GPIO_InitStruct);
 80007f8:	f107 0314 	add.w	r3, r7, #20
 80007fc:	4619      	mov	r1, r3
 80007fe:	482b      	ldr	r0, [pc, #172]	@ (80008ac <MX_GPIO_Init+0x234>)
 8000800:	f002 ffb8 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Ind_Pin */
  GPIO_InitStruct.Pin = LED_Ind_Pin;
 8000804:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000808:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800080a:	2311      	movs	r3, #17
 800080c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000812:	2300      	movs	r3, #0
 8000814:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Ind_GPIO_Port, &GPIO_InitStruct);
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	4619      	mov	r1, r3
 800081c:	4821      	ldr	r0, [pc, #132]	@ (80008a4 <MX_GPIO_Init+0x22c>)
 800081e:	f002 ffa9 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_EXTI_Pin */
  GPIO_InitStruct.Pin = BLE_EXTI_Pin;
 8000822:	2304      	movs	r3, #4
 8000824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000826:	4b23      	ldr	r3, [pc, #140]	@ (80008b4 <MX_GPIO_Init+0x23c>)
 8000828:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_EXTI_GPIO_Port, &GPIO_InitStruct);
 800082e:	f107 0314 	add.w	r3, r7, #20
 8000832:	4619      	mov	r1, r3
 8000834:	4820      	ldr	r0, [pc, #128]	@ (80008b8 <MX_GPIO_Init+0x240>)
 8000836:	f002 ff9d 	bl	8003774 <HAL_GPIO_Init>

  /*Configure GPIO pins : P_SEL_Pin P_PROG2_Pin */
  GPIO_InitStruct.Pin = P_SEL_Pin|P_PROG2_Pin;
 800083a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800083e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000840:	2301      	movs	r3, #1
 8000842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000844:	2302      	movs	r3, #2
 8000846:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800084c:	f107 0314 	add.w	r3, r7, #20
 8000850:	4619      	mov	r1, r3
 8000852:	4815      	ldr	r0, [pc, #84]	@ (80008a8 <MX_GPIO_Init+0x230>)
 8000854:	f002 ff8e 	bl	8003774 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000858:	2200      	movs	r2, #0
 800085a:	2100      	movs	r1, #0
 800085c:	200d      	movs	r0, #13
 800085e:	f001 fb93 	bl	8001f88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000862:	200d      	movs	r0, #13
 8000864:	f001 fbaa 	bl	8001fbc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI8_IRQn, 0, 0);
 8000868:	2200      	movs	r2, #0
 800086a:	2100      	movs	r1, #0
 800086c:	2013      	movs	r0, #19
 800086e:	f001 fb8b 	bl	8001f88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI8_IRQn);
 8000872:	2013      	movs	r0, #19
 8000874:	f001 fba2 	bl	8001fbc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_IRQn, 0, 0);
 8000878:	2200      	movs	r2, #0
 800087a:	2100      	movs	r1, #0
 800087c:	2014      	movs	r0, #20
 800087e:	f001 fb83 	bl	8001f88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_IRQn);
 8000882:	2014      	movs	r0, #20
 8000884:	f001 fb9a 	bl	8001fbc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI10_IRQn, 0, 0);
 8000888:	2200      	movs	r2, #0
 800088a:	2100      	movs	r1, #0
 800088c:	2015      	movs	r0, #21
 800088e:	f001 fb7b 	bl	8001f88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI10_IRQn);
 8000892:	2015      	movs	r0, #21
 8000894:	f001 fb92 	bl	8001fbc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000898:	bf00      	nop
 800089a:	3728      	adds	r7, #40	@ 0x28
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	46020c00 	.word	0x46020c00
 80008a4:	42020800 	.word	0x42020800
 80008a8:	42020400 	.word	0x42020400
 80008ac:	42020000 	.word	0x42020000
 80008b0:	10210000 	.word	0x10210000
 80008b4:	10110000 	.word	0x10110000
 80008b8:	42020c00 	.word	0x42020c00

080008bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c0:	b672      	cpsid	i
}
 80008c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <Error_Handler+0x8>

080008c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80008ce:	4b0a      	ldr	r3, [pc, #40]	@ (80008f8 <HAL_MspInit+0x30>)
 80008d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80008d4:	4a08      	ldr	r2, [pc, #32]	@ (80008f8 <HAL_MspInit+0x30>)
 80008d6:	f043 0304 	orr.w	r3, r3, #4
 80008da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80008de:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <HAL_MspInit+0x30>)
 80008e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80008e4:	f003 0304 	and.w	r3, r3, #4
 80008e8:	607b      	str	r3, [r7, #4]
 80008ea:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 80008ec:	f003 fa32 	bl	8003d54 <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f0:	bf00      	nop
 80008f2:	3708      	adds	r7, #8
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	46020c00 	.word	0x46020c00

080008fc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b0bc      	sub	sp, #240	@ 0xf0
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000904:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
 8000912:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000914:	f107 0318 	add.w	r3, r7, #24
 8000918:	22c0      	movs	r2, #192	@ 0xc0
 800091a:	2100      	movs	r1, #0
 800091c:	4618      	mov	r0, r3
 800091e:	f005 ffa3 	bl	8006868 <memset>
  if(hadc->Instance==ADC1)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a67      	ldr	r2, [pc, #412]	@ (8000ac4 <HAL_ADC_MspInit+0x1c8>)
 8000928:	4293      	cmp	r3, r2
 800092a:	f040 80c6 	bne.w	8000aba <HAL_ADC_MspInit+0x1be>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800092e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000932:	f04f 0300 	mov.w	r3, #0
 8000936:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 800093a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800093e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000942:	f107 0318 	add.w	r3, r7, #24
 8000946:	4618      	mov	r0, r3
 8000948:	f004 fc88 	bl	800525c <HAL_RCCEx_PeriphCLKConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 8000952:	f7ff ffb3 	bl	80008bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000956:	4b5c      	ldr	r3, [pc, #368]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 8000958:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800095c:	4a5a      	ldr	r2, [pc, #360]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 800095e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000962:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000966:	4b58      	ldr	r3, [pc, #352]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 8000968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800096c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000970:	617b      	str	r3, [r7, #20]
 8000972:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000974:	4b54      	ldr	r3, [pc, #336]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 8000976:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800097a:	4a53      	ldr	r2, [pc, #332]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 800097c:	f043 0304 	orr.w	r3, r3, #4
 8000980:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000984:	4b50      	ldr	r3, [pc, #320]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 8000986:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	613b      	str	r3, [r7, #16]
 8000990:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000992:	4b4d      	ldr	r3, [pc, #308]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 8000994:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000998:	4a4b      	ldr	r2, [pc, #300]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 800099a:	f043 0301 	orr.w	r3, r3, #1
 800099e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009a2:	4b49      	ldr	r3, [pc, #292]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 80009a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009a8:	f003 0301 	and.w	r3, r3, #1
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b0:	4b45      	ldr	r3, [pc, #276]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 80009b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009b6:	4a44      	ldr	r2, [pc, #272]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 80009b8:	f043 0302 	orr.w	r3, r3, #2
 80009bc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009c0:	4b41      	ldr	r3, [pc, #260]	@ (8000ac8 <HAL_ADC_MspInit+0x1cc>)
 80009c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	60bb      	str	r3, [r7, #8]
 80009cc:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    PB2     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80009ce:	233f      	movs	r3, #63	@ 0x3f
 80009d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d4:	2303      	movs	r3, #3
 80009d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009e0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80009e4:	4619      	mov	r1, r3
 80009e6:	4839      	ldr	r0, [pc, #228]	@ (8000acc <HAL_ADC_MspInit+0x1d0>)
 80009e8:	f002 fec4 	bl	8003774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80009ec:	23cf      	movs	r3, #207	@ 0xcf
 80009ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009f2:	2303      	movs	r3, #3
 80009f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fe:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a02:	4619      	mov	r1, r3
 8000a04:	4832      	ldr	r0, [pc, #200]	@ (8000ad0 <HAL_ADC_MspInit+0x1d4>)
 8000a06:	f002 feb5 	bl	8003774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000a0a:	2307      	movs	r3, #7
 8000a0c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a10:	2303      	movs	r3, #3
 8000a12:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	2300      	movs	r3, #0
 8000a18:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a1c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a20:	4619      	mov	r1, r3
 8000a22:	482c      	ldr	r0, [pc, #176]	@ (8000ad4 <HAL_ADC_MspInit+0x1d8>)
 8000a24:	f002 fea6 	bl	8003774 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000a28:	4b2b      	ldr	r3, [pc, #172]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a2a:	4a2c      	ldr	r2, [pc, #176]	@ (8000adc <HAL_ADC_MspInit+0x1e0>)
 8000a2c:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_ADC1;
 8000a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000a34:	4b28      	ldr	r3, [pc, #160]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a3a:	4b27      	ldr	r3, [pc, #156]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8000a40:	4b25      	ldr	r3, [pc, #148]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8000a46:	4b24      	ldr	r3, [pc, #144]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 8000a4c:	4b22      	ldr	r3, [pc, #136]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000a52:	4b21      	ldr	r3, [pc, #132]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8000a58:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8000a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8000a64:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000a70:	4b19      	ldr	r3, [pc, #100]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8000a76:	4b18      	ldr	r3, [pc, #96]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000a7c:	4816      	ldr	r0, [pc, #88]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a7e:	f001 fd59 	bl	8002534 <HAL_DMA_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <HAL_ADC_MspInit+0x190>
    {
      Error_Handler();
 8000a88:	f7ff ff18 	bl	80008bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel0);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4a12      	ldr	r2, [pc, #72]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a90:	671a      	str	r2, [r3, #112]	@ 0x70
 8000a92:	4a11      	ldr	r2, [pc, #68]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000a98:	2110      	movs	r1, #16
 8000a9a:	480f      	ldr	r0, [pc, #60]	@ (8000ad8 <HAL_ADC_MspInit+0x1dc>)
 8000a9c:	f002 f816 	bl	8002acc <HAL_DMA_ConfigChannelAttributes>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <HAL_ADC_MspInit+0x1ae>
    {
      Error_Handler();
 8000aa6:	f7ff ff09 	bl	80008bc <Error_Handler>
    }

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2100      	movs	r1, #0
 8000aae:	2025      	movs	r0, #37	@ 0x25
 8000ab0:	f001 fa6a 	bl	8001f88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000ab4:	2025      	movs	r0, #37	@ 0x25
 8000ab6:	f001 fa81 	bl	8001fbc <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000aba:	bf00      	nop
 8000abc:	37f0      	adds	r7, #240	@ 0xf0
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	42028000 	.word	0x42028000
 8000ac8:	46020c00 	.word	0x46020c00
 8000acc:	42020800 	.word	0x42020800
 8000ad0:	42020000 	.word	0x42020000
 8000ad4:	42020400 	.word	0x42020400
 8000ad8:	20000150 	.word	0x20000150
 8000adc:	40020050 	.word	0x40020050

08000ae0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b0ba      	sub	sp, #232	@ 0xe8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af8:	f107 0310 	add.w	r3, r7, #16
 8000afc:	22c0      	movs	r2, #192	@ 0xc0
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f005 feb1 	bl	8006868 <memset>
  if(hdac->Instance==DAC1)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a25      	ldr	r2, [pc, #148]	@ (8000ba0 <HAL_DAC_MspInit+0xc0>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d143      	bne.n	8000b98 <HAL_DAC_MspInit+0xb8>

    /* USER CODE END DAC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC|RCC_PERIPHCLK_DAC1;
 8000b10:	4a24      	ldr	r2, [pc, #144]	@ (8000ba4 <HAL_DAC_MspInit+0xc4>)
 8000b12:	f04f 0300 	mov.w	r3, #0
 8000b16:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 8000b1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    PeriphClkInit.Dac1ClockSelection = RCC_DAC1CLKSOURCE_LSI;
 8000b22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b26:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b2a:	f107 0310 	add.w	r3, r7, #16
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f004 fb94 	bl	800525c <HAL_RCCEx_PeriphCLKConfig>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <HAL_DAC_MspInit+0x5e>
    {
      Error_Handler();
 8000b3a:	f7ff febf 	bl	80008bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba8 <HAL_DAC_MspInit+0xc8>)
 8000b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b44:	4a18      	ldr	r2, [pc, #96]	@ (8000ba8 <HAL_DAC_MspInit+0xc8>)
 8000b46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000b4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ba8 <HAL_DAC_MspInit+0xc8>)
 8000b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <HAL_DAC_MspInit+0xc8>)
 8000b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b62:	4a11      	ldr	r2, [pc, #68]	@ (8000ba8 <HAL_DAC_MspInit+0xc8>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <HAL_DAC_MspInit+0xc8>)
 8000b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	60bb      	str	r3, [r7, #8]
 8000b78:	68bb      	ldr	r3, [r7, #8]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000b7a:	2330      	movs	r3, #48	@ 0x30
 8000b7c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b80:	2303      	movs	r3, #3
 8000b82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b90:	4619      	mov	r1, r3
 8000b92:	4806      	ldr	r0, [pc, #24]	@ (8000bac <HAL_DAC_MspInit+0xcc>)
 8000b94:	f002 fdee 	bl	8003774 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000b98:	bf00      	nop
 8000b9a:	37e8      	adds	r7, #232	@ 0xe8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	46021800 	.word	0x46021800
 8000ba4:	10008000 	.word	0x10008000
 8000ba8:	46020c00 	.word	0x46020c00
 8000bac:	42020000 	.word	0x42020000

08000bb0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b0ba      	sub	sp, #232	@ 0xe8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bc8:	f107 0310 	add.w	r3, r7, #16
 8000bcc:	22c0      	movs	r2, #192	@ 0xc0
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f005 fe49 	bl	8006868 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a2f      	ldr	r2, [pc, #188]	@ (8000c98 <HAL_FDCAN_MspInit+0xe8>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d157      	bne.n	8000c90 <HAL_FDCAN_MspInit+0xe0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 8000be0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 8000bec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000bf0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bf4:	f107 0310 	add.w	r3, r7, #16
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f004 fb2f 	bl	800525c <HAL_RCCEx_PeriphCLKConfig>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000c04:	f7ff fe5a 	bl	80008bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 8000c08:	4b24      	ldr	r3, [pc, #144]	@ (8000c9c <HAL_FDCAN_MspInit+0xec>)
 8000c0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000c0e:	4a23      	ldr	r2, [pc, #140]	@ (8000c9c <HAL_FDCAN_MspInit+0xec>)
 8000c10:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c14:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000c18:	4b20      	ldr	r3, [pc, #128]	@ (8000c9c <HAL_FDCAN_MspInit+0xec>)
 8000c1a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000c1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	4b1d      	ldr	r3, [pc, #116]	@ (8000c9c <HAL_FDCAN_MspInit+0xec>)
 8000c28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8000c9c <HAL_FDCAN_MspInit+0xec>)
 8000c2e:	f043 0301 	orr.w	r3, r3, #1
 8000c32:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c36:	4b19      	ldr	r3, [pc, #100]	@ (8000c9c <HAL_FDCAN_MspInit+0xec>)
 8000c38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c3c:	f003 0301 	and.w	r3, r3, #1
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000c44:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000c5e:	2309      	movs	r3, #9
 8000c60:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c64:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c68:	4619      	mov	r1, r3
 8000c6a:	480d      	ldr	r0, [pc, #52]	@ (8000ca0 <HAL_FDCAN_MspInit+0xf0>)
 8000c6c:	f002 fd82 	bl	8003774 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000c70:	2200      	movs	r2, #0
 8000c72:	2100      	movs	r1, #0
 8000c74:	2027      	movs	r0, #39	@ 0x27
 8000c76:	f001 f987 	bl	8001f88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000c7a:	2027      	movs	r0, #39	@ 0x27
 8000c7c:	f001 f99e 	bl	8001fbc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000c80:	2200      	movs	r2, #0
 8000c82:	2100      	movs	r1, #0
 8000c84:	2028      	movs	r0, #40	@ 0x28
 8000c86:	f001 f97f 	bl	8001f88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000c8a:	2028      	movs	r0, #40	@ 0x28
 8000c8c:	f001 f996 	bl	8001fbc <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000c90:	bf00      	nop
 8000c92:	37e8      	adds	r7, #232	@ 0xe8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	4000a400 	.word	0x4000a400
 8000c9c:	46020c00 	.word	0x46020c00
 8000ca0:	42020000 	.word	0x42020000

08000ca4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b0ba      	sub	sp, #232	@ 0xe8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cbc:	f107 0310 	add.w	r3, r7, #16
 8000cc0:	22c0      	movs	r2, #192	@ 0xc0
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f005 fdcf 	bl	8006868 <memset>
  if(hspi->Instance==SPI2)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a2b      	ldr	r2, [pc, #172]	@ (8000d7c <HAL_SPI_MspInit+0xd8>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d14f      	bne.n	8000d74 <HAL_SPI_MspInit+0xd0>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000cd4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8000ce0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ce4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ce8:	f107 0310 	add.w	r3, r7, #16
 8000cec:	4618      	mov	r0, r3
 8000cee:	f004 fab5 	bl	800525c <HAL_RCCEx_PeriphCLKConfig>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8000cf8:	f7ff fde0 	bl	80008bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000cfc:	4b20      	ldr	r3, [pc, #128]	@ (8000d80 <HAL_SPI_MspInit+0xdc>)
 8000cfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d02:	4a1f      	ldr	r2, [pc, #124]	@ (8000d80 <HAL_SPI_MspInit+0xdc>)
 8000d04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d08:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d80 <HAL_SPI_MspInit+0xdc>)
 8000d0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1a:	4b19      	ldr	r3, [pc, #100]	@ (8000d80 <HAL_SPI_MspInit+0xdc>)
 8000d1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d20:	4a17      	ldr	r2, [pc, #92]	@ (8000d80 <HAL_SPI_MspInit+0xdc>)
 8000d22:	f043 0302 	orr.w	r3, r3, #2
 8000d26:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d2a:	4b15      	ldr	r3, [pc, #84]	@ (8000d80 <HAL_SPI_MspInit+0xdc>)
 8000d2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d30:	f003 0302 	and.w	r3, r3, #2
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000d38:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000d3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d40:	2302      	movs	r3, #2
 8000d42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d52:	2305      	movs	r3, #5
 8000d54:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d58:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4809      	ldr	r0, [pc, #36]	@ (8000d84 <HAL_SPI_MspInit+0xe0>)
 8000d60:	f002 fd08 	bl	8003774 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000d64:	2200      	movs	r2, #0
 8000d66:	2100      	movs	r1, #0
 8000d68:	203c      	movs	r0, #60	@ 0x3c
 8000d6a:	f001 f90d 	bl	8001f88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000d6e:	203c      	movs	r0, #60	@ 0x3c
 8000d70:	f001 f924 	bl	8001fbc <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000d74:	bf00      	nop
 8000d76:	37e8      	adds	r7, #232	@ 0xe8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40003800 	.word	0x40003800
 8000d80:	46020c00 	.word	0x46020c00
 8000d84:	42020400 	.word	0x42020400

08000d88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <NMI_Handler+0x4>

08000d90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d94:	bf00      	nop
 8000d96:	e7fd      	b.n	8000d94 <HardFault_Handler+0x4>

08000d98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <MemManage_Handler+0x4>

08000da0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000da4:	bf00      	nop
 8000da6:	e7fd      	b.n	8000da4 <BusFault_Handler+0x4>

08000da8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dac:	bf00      	nop
 8000dae:	e7fd      	b.n	8000dac <UsageFault_Handler+0x4>

08000db0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dde:	f000 f969 	bl	80010b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
	...

08000de8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI Line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_2);
 8000dec:	4802      	ldr	r0, [pc, #8]	@ (8000df8 <EXTI2_IRQHandler+0x10>)
 8000dee:	f002 f929 	bl	8003044 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000028 	.word	0x20000028

08000dfc <EXTI8_IRQHandler>:

/**
  * @brief This function handles EXTI Line8 interrupt.
  */
void EXTI8_IRQHandler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI8_IRQn 0 */

  /* USER CODE END EXTI8_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C1_INTN_Pin);
 8000e00:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000e04:	f002 feae 	bl	8003b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI8_IRQn 1 */

  /* USER CODE END EXTI8_IRQn 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <EXTI9_IRQHandler>:

/**
  * @brief This function handles EXTI Line9 interrupt.
  */
void EXTI9_IRQHandler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_IRQn 0 */

  /* USER CODE END EXTI9_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C2_INTN_Pin);
 8000e10:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e14:	f002 fea6 	bl	8003b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_IRQn 1 */

  /* USER CODE END EXTI9_IRQn 1 */
}
 8000e18:	bf00      	nop
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <EXTI10_IRQHandler>:

/**
  * @brief This function handles EXTI Line10 interrupt.
  */
void EXTI10_IRQHandler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI10_IRQn 0 */

  /* USER CODE END EXTI10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C3_INTN_Pin);
 8000e20:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000e24:	f002 fe9e 	bl	8003b64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI10_IRQn 1 */

  /* USER CODE END EXTI10_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8000e30:	4802      	ldr	r0, [pc, #8]	@ (8000e3c <GPDMA1_Channel0_IRQHandler+0x10>)
 8000e32:	f001 fcea 	bl	800280a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20000150 	.word	0x20000150

08000e40 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <ADC1_IRQHandler+0x10>)
 8000e46:	f000 fd51 	bl	80018ec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200000c4 	.word	0x200000c4

08000e54 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000e58:	4802      	ldr	r0, [pc, #8]	@ (8000e64 <FDCAN1_IT0_IRQHandler+0x10>)
 8000e5a:	f002 fa8d 	bl	8003378 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	200001dc 	.word	0x200001dc

08000e68 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000e6c:	4802      	ldr	r0, [pc, #8]	@ (8000e78 <FDCAN1_IT1_IRQHandler+0x10>)
 8000e6e:	f002 fa83 	bl	8003378 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200001dc 	.word	0x200001dc

08000e7c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000e80:	4802      	ldr	r0, [pc, #8]	@ (8000e8c <SPI1_IRQHandler+0x10>)
 8000e82:	f005 f9d5 	bl	8006230 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000034 	.word	0x20000034

08000e90 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000e94:	4802      	ldr	r0, [pc, #8]	@ (8000ea0 <SPI2_IRQHandler+0x10>)
 8000e96:	f005 f9cb 	bl	8006230 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000240 	.word	0x20000240

08000ea4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ea8:	4b18      	ldr	r3, [pc, #96]	@ (8000f0c <SystemInit+0x68>)
 8000eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eae:	4a17      	ldr	r2, [pc, #92]	@ (8000f0c <SystemInit+0x68>)
 8000eb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8000eb8:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <SystemInit+0x6c>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000ebe:	4b14      	ldr	r3, [pc, #80]	@ (8000f10 <SystemInit+0x6c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000ec4:	4b12      	ldr	r3, [pc, #72]	@ (8000f10 <SystemInit+0x6c>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8000eca:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <SystemInit+0x6c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8000ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <SystemInit+0x6c>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0e      	ldr	r2, [pc, #56]	@ (8000f10 <SystemInit+0x6c>)
 8000ed6:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8000eda:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8000ede:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <SystemInit+0x6c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8000f10 <SystemInit+0x6c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a09      	ldr	r2, [pc, #36]	@ (8000f10 <SystemInit+0x6c>)
 8000eec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ef0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000ef2:	4b07      	ldr	r3, [pc, #28]	@ (8000f10 <SystemInit+0x6c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ef8:	4b04      	ldr	r3, [pc, #16]	@ (8000f0c <SystemInit+0x68>)
 8000efa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000efe:	609a      	str	r2, [r3, #8]
  #endif
}
 8000f00:	bf00      	nop
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000ed00 	.word	0xe000ed00
 8000f10:	46020c00 	.word	0x46020c00

08000f14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000f14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f4c <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f18:	f7ff ffc4 	bl	8000ea4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f1c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f1e:	e003      	b.n	8000f28 <LoopCopyDataInit>

08000f20 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f20:	4b0b      	ldr	r3, [pc, #44]	@ (8000f50 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000f22:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f24:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f26:	3104      	adds	r1, #4

08000f28 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f28:	480a      	ldr	r0, [pc, #40]	@ (8000f54 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f58 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f2c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f2e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f30:	d3f6      	bcc.n	8000f20 <CopyDataInit>
	ldr	r2, =_sbss
 8000f32:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000f34:	e002      	b.n	8000f3c <LoopFillZerobss>

08000f36 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f36:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f38:	f842 3b04 	str.w	r3, [r2], #4

08000f3c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f3c:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <LoopForever+0x16>)
	cmp	r2, r3
 8000f3e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f40:	d3f9      	bcc.n	8000f36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f42:	f005 fc99 	bl	8006878 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f46:	f7ff f997 	bl	8000278 <main>

08000f4a <LoopForever>:

LoopForever:
    b LoopForever
 8000f4a:	e7fe      	b.n	8000f4a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000f4c:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8000f50:	080069b0 	.word	0x080069b0
	ldr	r0, =_sdata
 8000f54:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000f58:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 8000f5c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000f60:	200002d4 	.word	0x200002d4

08000f64 <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f64:	e7fe      	b.n	8000f64 <ADC4_IRQHandler>
	...

08000f68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <HAL_Init+0x50>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a11      	ldr	r2, [pc, #68]	@ (8000fb8 <HAL_Init+0x50>)
 8000f72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f78:	2003      	movs	r0, #3
 8000f7a:	f000 fffa 	bl	8001f72 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000f7e:	f003 ffc7 	bl	8004f10 <HAL_RCC_GetSysClockFreq>
 8000f82:	4602      	mov	r2, r0
 8000f84:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <HAL_Init+0x54>)
 8000f86:	6a1b      	ldr	r3, [r3, #32]
 8000f88:	f003 030f 	and.w	r3, r3, #15
 8000f8c:	490c      	ldr	r1, [pc, #48]	@ (8000fc0 <HAL_Init+0x58>)
 8000f8e:	5ccb      	ldrb	r3, [r1, r3]
 8000f90:	fa22 f303 	lsr.w	r3, r2, r3
 8000f94:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc4 <HAL_Init+0x5c>)
 8000f96:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f98:	2004      	movs	r0, #4
 8000f9a:	f001 f83f 	bl	800201c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f9e:	200f      	movs	r0, #15
 8000fa0:	f000 f812 	bl	8000fc8 <HAL_InitTick>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e002      	b.n	8000fb4 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fae:	f7ff fc8b 	bl	80008c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb2:	2300      	movs	r3, #0
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40022000 	.word	0x40022000
 8000fbc:	46020c00 	.word	0x46020c00
 8000fc0:	080068d8 	.word	0x080068d8
 8000fc4:	20000000 	.word	0x20000000

08000fc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000fd4:	4b33      	ldr	r3, [pc, #204]	@ (80010a4 <HAL_InitTick+0xdc>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e05c      	b.n	800109a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000fe0:	4b31      	ldr	r3, [pc, #196]	@ (80010a8 <HAL_InitTick+0xe0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 0304 	and.w	r3, r3, #4
 8000fe8:	2b04      	cmp	r3, #4
 8000fea:	d10c      	bne.n	8001006 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000fec:	4b2f      	ldr	r3, [pc, #188]	@ (80010ac <HAL_InitTick+0xe4>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80010a4 <HAL_InitTick+0xdc>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	e037      	b.n	8001076 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001006:	f001 f861 	bl	80020cc <HAL_SYSTICK_GetCLKSourceConfig>
 800100a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	2b02      	cmp	r3, #2
 8001010:	d023      	beq.n	800105a <HAL_InitTick+0x92>
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	2b02      	cmp	r3, #2
 8001016:	d82d      	bhi.n	8001074 <HAL_InitTick+0xac>
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <HAL_InitTick+0x5e>
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d00d      	beq.n	8001040 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001024:	e026      	b.n	8001074 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001026:	4b21      	ldr	r3, [pc, #132]	@ (80010ac <HAL_InitTick+0xe4>)
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	4b1e      	ldr	r3, [pc, #120]	@ (80010a4 <HAL_InitTick+0xdc>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	4619      	mov	r1, r3
 8001030:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001034:	fbb3 f3f1 	udiv	r3, r3, r1
 8001038:	fbb2 f3f3 	udiv	r3, r2, r3
 800103c:	60fb      	str	r3, [r7, #12]
        break;
 800103e:	e01a      	b.n	8001076 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <HAL_InitTick+0xdc>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800104a:	fbb3 f3f2 	udiv	r3, r3, r2
 800104e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001052:	fbb2 f3f3 	udiv	r3, r2, r3
 8001056:	60fb      	str	r3, [r7, #12]
        break;
 8001058:	e00d      	b.n	8001076 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800105a:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <HAL_InitTick+0xdc>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	461a      	mov	r2, r3
 8001060:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001064:	fbb3 f3f2 	udiv	r3, r3, r2
 8001068:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800106c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001070:	60fb      	str	r3, [r7, #12]
        break;
 8001072:	e000      	b.n	8001076 <HAL_InitTick+0xae>
        break;
 8001074:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001076:	68f8      	ldr	r0, [r7, #12]
 8001078:	f000 ffae 	bl	8001fd8 <HAL_SYSTICK_Config>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e009      	b.n	800109a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001086:	2200      	movs	r2, #0
 8001088:	6879      	ldr	r1, [r7, #4]
 800108a:	f04f 30ff 	mov.w	r0, #4294967295
 800108e:	f000 ff7b 	bl	8001f88 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001092:	4a07      	ldr	r2, [pc, #28]	@ (80010b0 <HAL_InitTick+0xe8>)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000008 	.word	0x20000008
 80010a8:	e000e010 	.word	0xe000e010
 80010ac:	20000000 	.word	0x20000000
 80010b0:	20000004 	.word	0x20000004

080010b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_IncTick+0x20>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	461a      	mov	r2, r3
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_IncTick+0x24>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4413      	add	r3, r2
 80010c4:	4a04      	ldr	r2, [pc, #16]	@ (80010d8 <HAL_IncTick+0x24>)
 80010c6:	6013      	str	r3, [r2, #0]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20000008 	.word	0x20000008
 80010d8:	200002d0 	.word	0x200002d0

080010dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  return uwTick;
 80010e0:	4b03      	ldr	r3, [pc, #12]	@ (80010f0 <HAL_GetTick+0x14>)
 80010e2:	681b      	ldr	r3, [r3, #0]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	200002d0 	.word	0x200002d0

080010f4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	431a      	orrs	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	601a      	str	r2, [r3, #0]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
	...

0800111c <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a0a      	ldr	r2, [pc, #40]	@ (8001158 <LL_ADC_SetResolution+0x3c>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d104      	bne.n	800113c <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	3b01      	subs	r3, #1
 8001136:	f003 030c 	and.w	r3, r3, #12
 800113a:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	f023 020c 	bic.w	r2, r3, #12
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	431a      	orrs	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	60da      	str	r2, [r3, #12]
}
 800114c:	bf00      	nop
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	46021000 	.word	0x46021000

0800115c <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800116a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800116e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001172:	683a      	ldr	r2, [r7, #0]
 8001174:	431a      	orrs	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800117e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	2a00      	cmp	r2, #0
 8001186:	d002      	beq.n	800118e <LL_ADC_SetGainCompensation+0x32>
 8001188:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800118c:	e000      	b.n	8001190 <LL_ADC_SetGainCompensation+0x34>
 800118e:	2200      	movs	r2, #0
 8001190:	431a      	orrs	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8001196:	bf00      	nop
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80011a2:	b480      	push	{r7}
 80011a4:	b085      	sub	sp, #20
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	60f8      	str	r0, [r7, #12]
 80011aa:	60b9      	str	r1, [r7, #8]
 80011ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	695a      	ldr	r2, [r3, #20]
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	2107      	movs	r1, #7
 80011ba:	fa01 f303 	lsl.w	r3, r1, r3
 80011be:	43db      	mvns	r3, r3
 80011c0:	401a      	ands	r2, r3
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	f003 0304 	and.w	r3, r3, #4
 80011c8:	6879      	ldr	r1, [r7, #4]
 80011ca:	fa01 f303 	lsl.w	r3, r1, r3
 80011ce:	431a      	orrs	r2, r3
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80011d4:	bf00      	nop
 80011d6:	3714      	adds	r7, #20
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d101      	bne.n	80011f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80011f4:	2301      	movs	r3, #1
 80011f6:	e000      	b.n	80011fa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG));
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	f003 0303 	and.w	r3, r3, #3
}
 8001216:	4618      	mov	r0, r3
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001222:	b480      	push	{r7}
 8001224:	b083      	sub	sp, #12
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001236:	2301      	movs	r3, #1
 8001238:	e000      	b.n	800123c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001258:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	6093      	str	r3, [r2, #8]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800127c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001280:	d101      	bne.n	8001286 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001282:	2301      	movs	r3, #1
 8001284:	e000      	b.n	8001288 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001286:	2300      	movs	r3, #0
}
 8001288:	4618      	mov	r0, r3
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80012a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	609a      	str	r2, [r3, #8]
}
 80012b0:	bf00      	nop
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80012d0:	d101      	bne.n	80012d6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80012d2:	2301      	movs	r3, #1
 80012d4:	e000      	b.n	80012d8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d101      	bne.n	80012fc <LL_ADC_IsEnabled+0x18>
 80012f8:	2301      	movs	r3, #1
 80012fa:	e000      	b.n	80012fe <LL_ADC_IsEnabled+0x1a>
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800130a:	b480      	push	{r7}
 800130c:	b083      	sub	sp, #12
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	f003 0304 	and.w	r3, r3, #4
 800131a:	2b04      	cmp	r3, #4
 800131c:	d101      	bne.n	8001322 <LL_ADC_REG_IsConversionOngoing+0x18>
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f003 0308 	and.w	r3, r3, #8
 8001340:	2b08      	cmp	r3, #8
 8001342:	d101      	bne.n	8001348 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001344:	2301      	movs	r3, #1
 8001346:	e000      	b.n	800134a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08a      	sub	sp, #40	@ 0x28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001360:	2300      	movs	r3, #0
 8001362:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 8001366:	2300      	movs	r3, #0
 8001368:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d101      	bne.n	8001378 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	e2b3      	b.n	80018e0 <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a8b      	ldr	r2, [pc, #556]	@ (80015b4 <HAL_ADC_Init+0x25c>)
 8001386:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800138c:	2b00      	cmp	r3, #0
 800138e:	d109      	bne.n	80013a4 <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff fab3 	bl	80008fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2200      	movs	r2, #0
 80013a0:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff5f 	bl	800126c <LL_ADC_IsDeepPowerDownEnabled>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d004      	beq.n	80013be <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff ff45 	bl	8001248 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff ff7a 	bl	80012bc <LL_ADC_IsInternalRegulatorEnabled>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d115      	bne.n	80013fa <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff ff5e 	bl	8001294 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80013d8:	4b77      	ldr	r3, [pc, #476]	@ (80015b8 <HAL_ADC_Init+0x260>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	099b      	lsrs	r3, r3, #6
 80013de:	4a77      	ldr	r2, [pc, #476]	@ (80015bc <HAL_ADC_Init+0x264>)
 80013e0:	fba2 2303 	umull	r2, r3, r2, r3
 80013e4:	099b      	lsrs	r3, r3, #6
 80013e6:	3301      	adds	r3, #1
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80013ec:	e002      	b.n	80013f4 <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	3b01      	subs	r3, #1
 80013f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1f9      	bne.n	80013ee <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff ff5c 	bl	80012bc <LL_ADC_IsInternalRegulatorEnabled>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d10e      	bne.n	8001428 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800140e:	f043 0210 	orr.w	r2, r3, #16
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800141a:	f043 0201 	orr.w	r2, r3, #1
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff ff6c 	bl	800130a <LL_ADC_REG_IsConversionOngoing>
 8001432:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001438:	f003 0310 	and.w	r3, r3, #16
 800143c:	2b00      	cmp	r3, #0
 800143e:	f040 8244 	bne.w	80018ca <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	2b00      	cmp	r3, #0
 8001446:	f040 8240 	bne.w	80018ca <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800144e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001452:	f043 0202 	orr.w	r2, r3, #2
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff ff40 	bl	80012e4 <LL_ADC_IsEnabled>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d140      	bne.n	80014ec <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a51      	ldr	r2, [pc, #324]	@ (80015b4 <HAL_ADC_Init+0x25c>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d028      	beq.n	80014c6 <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a51      	ldr	r2, [pc, #324]	@ (80015c0 <HAL_ADC_Init+0x268>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d109      	bne.n	8001492 <HAL_ADC_Init+0x13a>
 800147e:	4850      	ldr	r0, [pc, #320]	@ (80015c0 <HAL_ADC_Init+0x268>)
 8001480:	f7ff ff30 	bl	80012e4 <LL_ADC_IsEnabled>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	bf0c      	ite	eq
 800148a:	2301      	moveq	r3, #1
 800148c:	2300      	movne	r3, #0
 800148e:	b2db      	uxtb	r3, r3
 8001490:	e008      	b.n	80014a4 <HAL_ADC_Init+0x14c>
 8001492:	4848      	ldr	r0, [pc, #288]	@ (80015b4 <HAL_ADC_Init+0x25c>)
 8001494:	f7ff ff26 	bl	80012e4 <LL_ADC_IsEnabled>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	bf0c      	ite	eq
 800149e:	2301      	moveq	r3, #1
 80014a0:	2300      	movne	r3, #0
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d021      	beq.n	80014ec <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a44      	ldr	r2, [pc, #272]	@ (80015c0 <HAL_ADC_Init+0x268>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d101      	bne.n	80014b6 <HAL_ADC_Init+0x15e>
 80014b2:	4a44      	ldr	r2, [pc, #272]	@ (80015c4 <HAL_ADC_Init+0x26c>)
 80014b4:	e000      	b.n	80014b8 <HAL_ADC_Init+0x160>
 80014b6:	4a44      	ldr	r2, [pc, #272]	@ (80015c8 <HAL_ADC_Init+0x270>)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	4619      	mov	r1, r3
 80014be:	4610      	mov	r0, r2
 80014c0:	f7ff fe18 	bl	80010f4 <LL_ADC_SetCommonClock>
 80014c4:	e012      	b.n	80014ec <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	4619      	mov	r1, r3
 80014d0:	4610      	mov	r0, r2
 80014d2:	f7ff fe23 	bl	800111c <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 80014d6:	4b3c      	ldr	r3, [pc, #240]	@ (80015c8 <HAL_ADC_Init+0x270>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 80014e6:	4938      	ldr	r1, [pc, #224]	@ (80015c8 <HAL_ADC_Init+0x270>)
 80014e8:	4313      	orrs	r3, r2
 80014ea:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a30      	ldr	r2, [pc, #192]	@ (80015b4 <HAL_ADC_Init+0x25c>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d010      	beq.n	8001518 <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80014fc:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001502:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8001508:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001510:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8001512:	4313      	orrs	r3, r2
 8001514:	623b      	str	r3, [r7, #32]
 8001516:	e030      	b.n	800157a <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7f1b      	ldrb	r3, [r3, #28]
 800151c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001524:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001526:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800152c:	2a00      	cmp	r2, #0
 800152e:	d002      	beq.n	8001536 <HAL_ADC_Init+0x1de>
 8001530:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001534:	e000      	b.n	8001538 <HAL_ADC_Init+0x1e0>
 8001536:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001538:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 800153e:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	691b      	ldr	r3, [r3, #16]
 8001544:	2b00      	cmp	r3, #0
 8001546:	da04      	bge.n	8001552 <HAL_ADC_Init+0x1fa>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001550:	e001      	b.n	8001556 <HAL_ADC_Init+0x1fe>
 8001552:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 8001556:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4918      	ldr	r1, [pc, #96]	@ (80015c0 <HAL_ADC_Init+0x268>)
 800155e:	428b      	cmp	r3, r1
 8001560:	d103      	bne.n	800156a <HAL_ADC_Init+0x212>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001568:	e003      	b.n	8001572 <HAL_ADC_Init+0x21a>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001570:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001572:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001574:	6a3a      	ldr	r2, [r7, #32]
 8001576:	4313      	orrs	r3, r2
 8001578:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001580:	2b01      	cmp	r3, #1
 8001582:	d12f      	bne.n	80015e4 <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a0a      	ldr	r2, [pc, #40]	@ (80015b4 <HAL_ADC_Init+0x25c>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d007      	beq.n	800159e <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	3b01      	subs	r3, #1
 8001594:	045b      	lsls	r3, r3, #17
 8001596:	6a3a      	ldr	r2, [r7, #32]
 8001598:	4313      	orrs	r3, r2
 800159a:	623b      	str	r3, [r7, #32]
 800159c:	e022      	b.n	80015e4 <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d111      	bne.n	80015cc <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80015a8:	6a3b      	ldr	r3, [r7, #32]
 80015aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015ae:	623b      	str	r3, [r7, #32]
 80015b0:	e018      	b.n	80015e4 <HAL_ADC_Init+0x28c>
 80015b2:	bf00      	nop
 80015b4:	46021000 	.word	0x46021000
 80015b8:	20000000 	.word	0x20000000
 80015bc:	053e2d63 	.word	0x053e2d63
 80015c0:	42028000 	.word	0x42028000
 80015c4:	42028308 	.word	0x42028308
 80015c8:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80015d0:	f043 0220 	orr.w	r2, r3, #32
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80015dc:	f043 0201 	orr.w	r2, r3, #1
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a92      	ldr	r2, [pc, #584]	@ (8001834 <HAL_ADC_Init+0x4dc>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d018      	beq.n	8001620 <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d009      	beq.n	800160a <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015fa:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001602:	4313      	orrs	r3, r2
 8001604:	6a3a      	ldr	r2, [r7, #32]
 8001606:	4313      	orrs	r3, r2
 8001608:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	68da      	ldr	r2, [r3, #12]
 8001610:	4b89      	ldr	r3, [pc, #548]	@ (8001838 <HAL_ADC_Init+0x4e0>)
 8001612:	4013      	ands	r3, r2
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	6812      	ldr	r2, [r2, #0]
 8001618:	6a39      	ldr	r1, [r7, #32]
 800161a:	430b      	orrs	r3, r1
 800161c:	60d3      	str	r3, [r2, #12]
 800161e:	e031      	b.n	8001684 <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001624:	2b00      	cmp	r3, #0
 8001626:	d009      	beq.n	800163c <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800162c:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001634:	4313      	orrs	r3, r2
 8001636:	6a3a      	ldr	r2, [r7, #32]
 8001638:	4313      	orrs	r3, r2
 800163a:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	68da      	ldr	r2, [r3, #12]
 8001642:	4b7e      	ldr	r3, [pc, #504]	@ (800183c <HAL_ADC_Init+0x4e4>)
 8001644:	4013      	ands	r3, r2
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	6812      	ldr	r2, [r2, #0]
 800164a:	6a39      	ldr	r1, [r7, #32]
 800164c:	430b      	orrs	r3, r1
 800164e:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d008      	beq.n	800166a <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a1a      	ldr	r2, [r3, #32]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	430a      	orrs	r2, r1
 8001668:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800166e:	2b00      	cmp	r3, #0
 8001670:	d008      	beq.n	8001684 <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	430a      	orrs	r2, r1
 8001682:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a6a      	ldr	r2, [pc, #424]	@ (8001834 <HAL_ADC_Init+0x4dc>)
 800168a:	4293      	cmp	r3, r2
 800168c:	f000 8093 	beq.w	80017b6 <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fe38 	bl	800130a <LL_ADC_REG_IsConversionOngoing>
 800169a:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fe45 	bl	8001330 <LL_ADC_INJ_IsConversionOngoing>
 80016a6:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d161      	bne.n	8001772 <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d15e      	bne.n	8001772 <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	7f1b      	ldrb	r3, [r3, #28]
 80016b8:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4960      	ldr	r1, [pc, #384]	@ (8001840 <HAL_ADC_Init+0x4e8>)
 80016c0:	428b      	cmp	r3, r1
 80016c2:	d102      	bne.n	80016ca <HAL_ADC_Init+0x372>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016c8:	e002      	b.n	80016d0 <HAL_ADC_Init+0x378>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016ce:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016d0:	4313      	orrs	r3, r2
 80016d2:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80016de:	f023 0303 	bic.w	r3, r3, #3
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	6812      	ldr	r2, [r2, #0]
 80016e6:	6a39      	ldr	r1, [r7, #32]
 80016e8:	430b      	orrs	r3, r1
 80016ea:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d007      	beq.n	8001704 <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	4619      	mov	r1, r3
 80016fe:	4610      	mov	r0, r2
 8001700:	f7ff fd2c 	bl	800115c <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800170a:	2b01      	cmp	r3, #1
 800170c:	d11e      	bne.n	800174c <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001712:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	691a      	ldr	r2, [r3, #16]
 800171a:	4b4a      	ldr	r3, [pc, #296]	@ (8001844 <HAL_ADC_Init+0x4ec>)
 800171c:	4013      	ands	r3, r2
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001722:	0411      	lsls	r1, r2, #16
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001728:	4311      	orrs	r1, r2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 800172e:	4311      	orrs	r1, r2
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8001734:	4311      	orrs	r1, r2
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800173a:	0892      	lsrs	r2, r2, #2
 800173c:	430a      	orrs	r2, r1
 800173e:	431a      	orrs	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f042 0201 	orr.w	r2, r2, #1
 8001748:	611a      	str	r2, [r3, #16]
 800174a:	e007      	b.n	800175c <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	691a      	ldr	r2, [r3, #16]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f022 0201 	bic.w	r2, r2, #1
 800175a:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	691b      	ldr	r3, [r3, #16]
 8001762:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	430a      	orrs	r2, r1
 8001770:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d10c      	bne.n	8001794 <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001780:	f023 010f 	bic.w	r1, r3, #15
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001788:	1e5a      	subs	r2, r3, #1
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	430a      	orrs	r2, r1
 8001790:	631a      	str	r2, [r3, #48]	@ 0x30
 8001792:	e007      	b.n	80017a4 <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f022 020f 	bic.w	r2, r2, #15
 80017a2:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80017a8:	f023 0303 	bic.w	r3, r3, #3
 80017ac:	f043 0201 	orr.w	r2, r3, #1
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80017b4:	e092      	b.n	80018dc <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d111      	bne.n	80017e4 <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80017c8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 80017ce:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 80017d4:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80017d6:	69fa      	ldr	r2, [r7, #28]
 80017d8:	4313      	orrs	r3, r2
 80017da:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f043 0301 	orr.w	r3, r3, #1
 80017e2:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	691a      	ldr	r2, [r3, #16]
 80017ea:	4b17      	ldr	r3, [pc, #92]	@ (8001848 <HAL_ADC_Init+0x4f0>)
 80017ec:	4013      	ands	r3, r2
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	69f9      	ldr	r1, [r7, #28]
 80017f4:	430b      	orrs	r3, r1
 80017f6:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6818      	ldr	r0, [r3, #0]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001800:	461a      	mov	r2, r3
 8001802:	2100      	movs	r1, #0
 8001804:	f7ff fccd 	bl	80011a2 <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6818      	ldr	r0, [r3, #0]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001810:	461a      	mov	r2, r3
 8001812:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 8001816:	f7ff fcc4 	bl	80011a2 <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	691b      	ldr	r3, [r3, #16]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d114      	bne.n	800184c <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f062 020f 	orn	r2, r2, #15
 8001830:	629a      	str	r2, [r3, #40]	@ 0x28
 8001832:	e024      	b.n	800187e <HAL_ADC_Init+0x526>
 8001834:	46021000 	.word	0x46021000
 8001838:	fff0c013 	.word	0xfff0c013
 800183c:	ffde800d 	.word	0xffde800d
 8001840:	42028000 	.word	0x42028000
 8001844:	fc00f81e 	.word	0xfc00f81e
 8001848:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001854:	d113      	bne.n	800187e <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001860:	3b01      	subs	r3, #1
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	f003 031c 	and.w	r3, r3, #28
 8001868:	f06f 020f 	mvn.w	r2, #15
 800186c:	fa02 f103 	lsl.w	r1, r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	430a      	orrs	r2, r1
 800187c:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	68da      	ldr	r2, [r3, #12]
 8001884:	4b18      	ldr	r3, [pc, #96]	@ (80018e8 <HAL_ADC_Init+0x590>)
 8001886:	4013      	ands	r3, r2
 8001888:	6a3a      	ldr	r2, [r7, #32]
 800188a:	429a      	cmp	r2, r3
 800188c:	d10b      	bne.n	80018a6 <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001898:	f023 0303 	bic.w	r3, r3, #3
 800189c:	f043 0201 	orr.w	r2, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80018a4:	e01a      	b.n	80018dc <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80018aa:	f023 0312 	bic.w	r3, r3, #18
 80018ae:	f043 0210 	orr.w	r2, r3, #16
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80018ba:	f043 0201 	orr.w	r2, r3, #1
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80018c8:	e008      	b.n	80018dc <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80018ce:	f043 0210 	orr.w	r2, r3, #16
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 80018dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3728      	adds	r7, #40	@ 0x28
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	833ffff3 	.word	0x833ffff3

080018ec <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b088      	sub	sp, #32
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d017      	beq.n	8001942 <HAL_ADC_IRQHandler+0x56>
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d012      	beq.n	8001942 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001920:	f003 0310 	and.w	r3, r3, #16
 8001924:	2b00      	cmp	r3, #0
 8001926:	d105      	bne.n	8001934 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800192c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	679a      	str	r2, [r3, #120]	@ 0x78

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f000 fa65 	bl	8001e04 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2202      	movs	r2, #2
 8001940:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d004      	beq.n	8001956 <HAL_ADC_IRQHandler+0x6a>
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	f003 0304 	and.w	r3, r3, #4
 8001952:	2b00      	cmp	r3, #0
 8001954:	d10b      	bne.n	800196e <HAL_ADC_IRQHandler+0x82>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800195c:	2b00      	cmp	r3, #0
 800195e:	f000 80a4 	beq.w	8001aaa <HAL_ADC_IRQHandler+0x1be>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	f003 0308 	and.w	r3, r3, #8
 8001968:	2b00      	cmp	r3, #0
 800196a:	f000 809e 	beq.w	8001aaa <HAL_ADC_IRQHandler+0x1be>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001972:	f003 0310 	and.w	r3, r3, #16
 8001976:	2b00      	cmp	r3, #0
 8001978:	d105      	bne.n	8001986 <HAL_ADC_IRQHandler+0x9a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800197e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a3d      	ldr	r2, [pc, #244]	@ (8001a80 <HAL_ADC_IRQHandler+0x194>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d047      	beq.n	8001a20 <HAL_ADC_IRQHandler+0x134>
    {
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fc23 	bl	80011e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d07d      	beq.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
          /* else need to check Master ADC CONT bit */
          tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
          tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
        }
#else
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Carry on if continuous mode is disabled */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d174      	bne.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0308 	and.w	r3, r3, #8
 80019bc:	2b08      	cmp	r3, #8
 80019be:	d16d      	bne.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
          {
            /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
            /* ADSTART==0 (no conversion on going)                              */
            if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff fca0 	bl	800130a <LL_ADC_REG_IsConversionOngoing>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d11a      	bne.n	8001a06 <HAL_ADC_IRQHandler+0x11a>
            {
              /* Disable ADC end of sequence conversion interrupt */
              /* Note: Overrun interrupt was enabled with EOC interrupt in      */
              /* HAL_Start_IT(), but is not disabled here because can be used   */
              /* by overrun IRQ process below.                                  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 020c 	bic.w	r2, r2, #12
 80019de:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80019e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80019f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d151      	bne.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80019fc:	f043 0201 	orr.w	r2, r3, #1
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	679a      	str	r2, [r3, #120]	@ 0x78
 8001a04:	e04a      	b.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
              }
            }
            else
            {
              /* Change ADC state to error state */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001a0a:	f043 0210 	orr.w	r2, r3, #16
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001a16:	f043 0201 	orr.w	r2, r3, #1
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001a1e:	e03d      	b.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
    else
    {
      /* Determine whether any further conversion upcoming on group regular     */
      /* by external trigger, continuous mode or scan sequence on going         */
      /* to disable interruption.                                               */
      if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff fbdb 	bl	80011e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d035      	beq.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
          && (hadc->Init.ContinuousConvMode == DISABLE)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d130      	bne.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
         )
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0308 	and.w	r3, r3, #8
 8001a44:	2b08      	cmp	r3, #8
 8001a46:	d129      	bne.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
          /* ADSTART==0 (no conversion on going)                                */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff fc5c 	bl	800130a <LL_ADC_REG_IsConversionOngoing>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d115      	bne.n	8001a84 <HAL_ADC_IRQHandler+0x198>
          {
            /* Disable ADC end of single conversion interrupt on group regular */
            /* Note: Overrun interrupt was enabled with EOC interrupt in        */
            /* HAL_Start_IT(), but is not disabled here because can be used     */
            /* by overrun IRQ process below.                                    */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 020c 	bic.w	r2, r2, #12
 8001a66:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a70:	f023 0301 	bic.w	r3, r3, #1
 8001a74:	f043 0201 	orr.w	r2, r3, #1
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	679a      	str	r2, [r3, #120]	@ 0x78
 8001a7c:	e00e      	b.n	8001a9c <HAL_ADC_IRQHandler+0x1b0>
 8001a7e:	bf00      	nop
 8001a80:	46021000 	.word	0x46021000
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001a88:	f043 0220 	orr.w	r2, r3, #32
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001a94:	f043 0201 	orr.w	r2, r3, #1
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	67da      	str	r2, [r3, #124]	@ 0x7c
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f000 f957 	bl	8001d50 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	220c      	movs	r2, #12
 8001aa8:	601a      	str	r2, [r3, #0]
  }

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a6d      	ldr	r2, [pc, #436]	@ (8001c64 <HAL_ADC_IRQHandler+0x378>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d06f      	beq.n	8001b94 <HAL_ADC_IRQHandler+0x2a8>
  {
    /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	f003 0320 	and.w	r3, r3, #32
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d004      	beq.n	8001ac8 <HAL_ADC_IRQHandler+0x1dc>
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	f003 0320 	and.w	r3, r3, #32
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d109      	bne.n	8001adc <HAL_ADC_IRQHandler+0x1f0>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d060      	beq.n	8001b94 <HAL_ADC_IRQHandler+0x2a8>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d05b      	beq.n	8001b94 <HAL_ADC_IRQHandler+0x2a8>
    {
      /* Update state machine on conversion status if not in error state */
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001ae0:	f003 0310 	and.w	r3, r3, #16
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d105      	bne.n	8001af4 <HAL_ADC_IRQHandler+0x208>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001aec:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Retrieve ADC configuration */
      tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fb92 	bl	8001222 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001afe:	60f8      	str	r0, [r7, #12]
      tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff fb6b 	bl	80011e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001b0a:	60b8      	str	r0, [r7, #8]
      {
        tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	613b      	str	r3, [r7, #16]
      /* Disable interruption if no further conversion upcoming by injected     */
      /* external trigger or by automatic injected conversion with regular      */
      /* group having no further conversion upcoming (same conditions as        */
      /* regular group interruption disabling above),                           */
      /* and if injected scan sequence is completed.                            */
      if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d035      	beq.n	8001b86 <HAL_ADC_IRQHandler+0x29a>
      {
        if ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL) ||
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d007      	beq.n	8001b34 <HAL_ADC_IRQHandler+0x248>
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d02d      	beq.n	8001b86 <HAL_ADC_IRQHandler+0x29a>
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
             (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) == 0UL)))
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d128      	bne.n	8001b86 <HAL_ADC_IRQHandler+0x29a>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b3e:	2b40      	cmp	r3, #64	@ 0x40
 8001b40:	d121      	bne.n	8001b86 <HAL_ADC_IRQHandler+0x29a>
            /* Therefore, state of HAL ADC injected group is kept to busy.        */
            /* No ADC_CFGR1_JQM for STM32U5                                       */

            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fbf2 	bl	8001330 <LL_ADC_INJ_IsConversionOngoing>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d119      	bne.n	8001b86 <HAL_ADC_IRQHandler+0x29a>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001b60:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001b66:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d105      	bne.n	8001b86 <HAL_ADC_IRQHandler+0x29a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001b7e:	f043 0201 	orr.w	r2, r3, #1
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	679a      	str	r2, [r3, #120]	@ 0x78
                interruption has been triggered by end of conversion or end of
                sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 f91e 	bl	8001dc8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2260      	movs	r2, #96	@ 0x60
 8001b92:	601a      	str	r2, [r3, #0]
    }
  } /* Specific ADC1 or ADC2 only */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d011      	beq.n	8001bc2 <HAL_ADC_IRQHandler+0x2d6>
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00c      	beq.n	8001bc2 <HAL_ADC_IRQHandler+0x2d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001bac:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f000 f8d5 	bl	8001d64 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2280      	movs	r2, #128	@ 0x80
 8001bc0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d012      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x306>
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d00d      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x306>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001bda:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f8fa 	bl	8001ddc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bf0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d012      	beq.n	8001c22 <HAL_ADC_IRQHandler+0x336>
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d00d      	beq.n	8001c22 <HAL_ADC_IRQHandler+0x336>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001c0a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f000 f8ec 	bl	8001df0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c20:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	f003 0310 	and.w	r3, r3, #16
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d03d      	beq.n	8001ca8 <HAL_ADC_IRQHandler+0x3bc>
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	f003 0310 	and.w	r3, r3, #16
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d038      	beq.n	8001ca8 <HAL_ADC_IRQHandler+0x3bc>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d102      	bne.n	8001c44 <HAL_ADC_IRQHandler+0x358>
    {
      overrun_error = 1UL;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	61fb      	str	r3, [r7, #28]
 8001c42:	e01b      	b.n	8001c7c <HAL_ADC_IRQHandler+0x390>
    }
    else
    {
      /* Check DMA configuration */
      if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a06      	ldr	r2, [pc, #24]	@ (8001c64 <HAL_ADC_IRQHandler+0x378>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d00c      	beq.n	8001c68 <HAL_ADC_IRQHandler+0x37c>
            overrun_error = 1UL;
          }
        }
#else
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMNGT) != 0UL)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	f003 0303 	and.w	r3, r3, #3
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d00f      	beq.n	8001c7c <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	61fb      	str	r3, [r7, #28]
 8001c60:	e00c      	b.n	8001c7c <HAL_ADC_IRQHandler+0x390>
 8001c62:	bf00      	nop
 8001c64:	46021000 	.word	0x46021000
#endif /* ADC_MULTIMODE_SUPPORT */
      }
      else
      {
        /* Check DMA configuration */
        if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE_ADC4)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff faca 	bl	8001206 <LL_ADC_REG_GetDMATransfer>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d10e      	bne.n	8001ca0 <HAL_ADC_IRQHandler+0x3b4>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001c86:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001c92:	f043 0202 	orr.w	r2, r3, #2
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	67da      	str	r2, [r3, #124]	@ 0x7c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 f86c 	bl	8001d78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2210      	movs	r2, #16
 8001ca6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d01b      	beq.n	8001cea <HAL_ADC_IRQHandler+0x3fe>
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d016      	beq.n	8001cea <HAL_ADC_IRQHandler+0x3fe>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001cc0:	f003 0310 	and.w	r3, r3, #16
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d105      	bne.n	8001cd4 <HAL_ADC_IRQHandler+0x3e8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001ccc:	f043 0201 	orr.w	r2, r3, #1
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	679a      	str	r2, [r3, #120]	@ 0x78

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f000 f86d 	bl	8001db4 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 0201 	bic.w	r2, r2, #1
 8001ce8:	605a      	str	r2, [r3, #4]
  }

  if (hadc->Instance == ADC4)  /* ADC4 */
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a17      	ldr	r2, [pc, #92]	@ (8001d4c <HAL_ADC_IRQHandler+0x460>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d126      	bne.n	8001d42 <HAL_ADC_IRQHandler+0x456>
  {
    /* ========== Check End of Calibration flag ========== */
    if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00c      	beq.n	8001d18 <HAL_ADC_IRQHandler+0x42c>
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d007      	beq.n	8001d18 <HAL_ADC_IRQHandler+0x42c>
    {
      /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->CalibrationCpltCallback(hadc);
#else
      HAL_ADC_CalibrationCpltCallback(hadc);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 f83f 	bl	8001d8c <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear end of calibration flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001d16:	601a      	str	r2, [r3, #0]
    }

    /* ========== Check LDO ready flag ========== */
    if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00f      	beq.n	8001d42 <HAL_ADC_IRQHandler+0x456>
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d00a      	beq.n	8001d42 <HAL_ADC_IRQHandler+0x456>
    {
      /* Voltage Regulator (LDO) Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->VoltageRegulatorCallback(hadc);
#else
      HAL_ADC_VoltageRegulatorCallback(hadc);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f000 f837 	bl	8001da0 <HAL_ADC_VoltageRegulatorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Disable Voltage Regulator (LDO) Ready interrupt source */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_LDORDY);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	685a      	ldr	r2, [r3, #4]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d40:	605a      	str	r2, [r3, #4]
    }
  }
}
 8001d42:	bf00      	nop
 8001d44:	3720      	adds	r7, #32
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	46021000 	.word	0x46021000

08001d50 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <HAL_ADC_VoltageRegulatorCallback>:
  * @brief  Voltage Regulator (LDO) Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_VoltageRegulatorCallback(ADC_HandleTypeDef *hadc)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_VoltageRegulatorCallback must be implemented in the user file.
   */
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e28:	4b0c      	ldr	r3, [pc, #48]	@ (8001e5c <__NVIC_SetPriorityGrouping+0x44>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e34:	4013      	ands	r3, r2
 8001e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e4a:	4a04      	ldr	r2, [pc, #16]	@ (8001e5c <__NVIC_SetPriorityGrouping+0x44>)
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	60d3      	str	r3, [r2, #12]
}
 8001e50:	bf00      	nop
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e64:	4b04      	ldr	r3, [pc, #16]	@ (8001e78 <__NVIC_GetPriorityGrouping+0x18>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	0a1b      	lsrs	r3, r3, #8
 8001e6a:	f003 0307 	and.w	r3, r3, #7
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	db0b      	blt.n	8001ea6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	f003 021f 	and.w	r2, r3, #31
 8001e94:	4907      	ldr	r1, [pc, #28]	@ (8001eb4 <__NVIC_EnableIRQ+0x38>)
 8001e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9a:	095b      	lsrs	r3, r3, #5
 8001e9c:	2001      	movs	r0, #1
 8001e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ea6:	bf00      	nop
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000e100 	.word	0xe000e100

08001eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	6039      	str	r1, [r7, #0]
 8001ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	db0a      	blt.n	8001ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	490c      	ldr	r1, [pc, #48]	@ (8001f04 <__NVIC_SetPriority+0x4c>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	0112      	lsls	r2, r2, #4
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	440b      	add	r3, r1
 8001edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee0:	e00a      	b.n	8001ef8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	4908      	ldr	r1, [pc, #32]	@ (8001f08 <__NVIC_SetPriority+0x50>)
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	3b04      	subs	r3, #4
 8001ef0:	0112      	lsls	r2, r2, #4
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	761a      	strb	r2, [r3, #24]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000e100 	.word	0xe000e100
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b089      	sub	sp, #36	@ 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f1c3 0307 	rsb	r3, r3, #7
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	bf28      	it	cs
 8001f2a:	2304      	movcs	r3, #4
 8001f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2b06      	cmp	r3, #6
 8001f34:	d902      	bls.n	8001f3c <NVIC_EncodePriority+0x30>
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3b03      	subs	r3, #3
 8001f3a:	e000      	b.n	8001f3e <NVIC_EncodePriority+0x32>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f40:	f04f 32ff 	mov.w	r2, #4294967295
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	401a      	ands	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f54:	f04f 31ff 	mov.w	r1, #4294967295
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	43d9      	mvns	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	4313      	orrs	r3, r2
         );
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3724      	adds	r7, #36	@ 0x24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b082      	sub	sp, #8
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff ff4c 	bl	8001e18 <__NVIC_SetPriorityGrouping>
}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
 8001f94:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f96:	f7ff ff63 	bl	8001e60 <__NVIC_GetPriorityGrouping>
 8001f9a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	68b9      	ldr	r1, [r7, #8]
 8001fa0:	6978      	ldr	r0, [r7, #20]
 8001fa2:	f7ff ffb3 	bl	8001f0c <NVIC_EncodePriority>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fac:	4611      	mov	r1, r2
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7ff ff82 	bl	8001eb8 <__NVIC_SetPriority>
}
 8001fb4:	bf00      	nop
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff ff56 	bl	8001e7c <__NVIC_EnableIRQ>
}
 8001fd0:	bf00      	nop
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fe8:	d301      	bcc.n	8001fee <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001fea:	2301      	movs	r3, #1
 8001fec:	e00d      	b.n	800200a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001fee:	4a0a      	ldr	r2, [pc, #40]	@ (8002018 <HAL_SYSTICK_Config+0x40>)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001ff6:	4b08      	ldr	r3, [pc, #32]	@ (8002018 <HAL_SYSTICK_Config+0x40>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001ffc:	4b06      	ldr	r3, [pc, #24]	@ (8002018 <HAL_SYSTICK_Config+0x40>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a05      	ldr	r2, [pc, #20]	@ (8002018 <HAL_SYSTICK_Config+0x40>)
 8002002:	f043 0303 	orr.w	r3, r3, #3
 8002006:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002008:	2300      	movs	r3, #0
}
 800200a:	4618      	mov	r0, r3
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	e000e010 	.word	0xe000e010

0800201c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2b04      	cmp	r3, #4
 8002028:	d844      	bhi.n	80020b4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800202a:	a201      	add	r2, pc, #4	@ (adr r2, 8002030 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800202c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002030:	08002053 	.word	0x08002053
 8002034:	08002071 	.word	0x08002071
 8002038:	08002093 	.word	0x08002093
 800203c:	080020b5 	.word	0x080020b5
 8002040:	08002045 	.word	0x08002045
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002044:	4b1f      	ldr	r3, [pc, #124]	@ (80020c4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a1e      	ldr	r2, [pc, #120]	@ (80020c4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800204a:	f043 0304 	orr.w	r3, r3, #4
 800204e:	6013      	str	r3, [r2, #0]
      break;
 8002050:	e031      	b.n	80020b6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002052:	4b1c      	ldr	r3, [pc, #112]	@ (80020c4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a1b      	ldr	r2, [pc, #108]	@ (80020c4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002058:	f023 0304 	bic.w	r3, r3, #4
 800205c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800205e:	4b1a      	ldr	r3, [pc, #104]	@ (80020c8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002064:	4a18      	ldr	r2, [pc, #96]	@ (80020c8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002066:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800206a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800206e:	e022      	b.n	80020b6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002070:	4b14      	ldr	r3, [pc, #80]	@ (80020c4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a13      	ldr	r2, [pc, #76]	@ (80020c4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002076:	f023 0304 	bic.w	r3, r3, #4
 800207a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 800207c:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800207e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002082:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002086:	4a10      	ldr	r2, [pc, #64]	@ (80020c8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002088:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800208c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002090:	e011      	b.n	80020b6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002092:	4b0c      	ldr	r3, [pc, #48]	@ (80020c4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a0b      	ldr	r2, [pc, #44]	@ (80020c4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002098:	f023 0304 	bic.w	r3, r3, #4
 800209c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800209e:	4b0a      	ldr	r3, [pc, #40]	@ (80020c8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80020a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020a4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80020a8:	4a07      	ldr	r2, [pc, #28]	@ (80020c8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80020aa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80020b2:	e000      	b.n	80020b6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80020b4:	bf00      	nop
  }
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000e010 	.word	0xe000e010
 80020c8:	46020c00 	.word	0x46020c00

080020cc <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80020d2:	4b19      	ldr	r3, [pc, #100]	@ (8002138 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d002      	beq.n	80020e4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80020de:	2304      	movs	r3, #4
 80020e0:	607b      	str	r3, [r7, #4]
 80020e2:	e021      	b.n	8002128 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80020e4:	4b15      	ldr	r3, [pc, #84]	@ (800213c <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80020e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ea:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80020ee:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80020f6:	d011      	beq.n	800211c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80020fe:	d810      	bhi.n	8002122 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d004      	beq.n	8002110 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800210c:	d003      	beq.n	8002116 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800210e:	e008      	b.n	8002122 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002110:	2300      	movs	r3, #0
 8002112:	607b      	str	r3, [r7, #4]
        break;
 8002114:	e008      	b.n	8002128 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002116:	2301      	movs	r3, #1
 8002118:	607b      	str	r3, [r7, #4]
        break;
 800211a:	e005      	b.n	8002128 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800211c:	2302      	movs	r3, #2
 800211e:	607b      	str	r3, [r7, #4]
        break;
 8002120:	e002      	b.n	8002128 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002122:	2300      	movs	r3, #0
 8002124:	607b      	str	r3, [r7, #4]
        break;
 8002126:	bf00      	nop
    }
  }
  return systick_source;
 8002128:	687b      	ldr	r3, [r7, #4]
}
 800212a:	4618      	mov	r0, r3
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	e000e010 	.word	0xe000e010
 800213c:	46020c00 	.word	0x46020c00

08002140 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e014      	b.n	800217c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	791b      	ldrb	r3, [r3, #4]
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	d105      	bne.n	8002168 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7fe fcbc 	bl	8000ae0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2202      	movs	r2, #2
 800216c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08a      	sub	sp, #40	@ 0x28
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002190:	2300      	movs	r3, #0
 8002192:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d002      	beq.n	80021a0 <HAL_DAC_ConfigChannel+0x1c>
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e187      	b.n	80024b4 <HAL_DAC_ConfigChannel+0x330>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	795b      	ldrb	r3, [r3, #5]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_DAC_ConfigChannel+0x32>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e17e      	b.n	80024b4 <HAL_DAC_ConfigChannel+0x330>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2201      	movs	r2, #1
 80021ba:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2202      	movs	r2, #2
 80021c0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d17a      	bne.n	80022c0 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80021ca:	f7fe ff87 	bl	80010dc <HAL_GetTick>
 80021ce:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d13d      	bne.n	8002252 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80021d6:	e018      	b.n	800220a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80021d8:	f7fe ff80 	bl	80010dc <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d911      	bls.n	800220a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00a      	beq.n	800220a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	f043 0208 	orr.w	r2, r3, #8
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2203      	movs	r2, #3
 8002204:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e154      	b.n	80024b4 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002210:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d1df      	bne.n	80021d8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002220:	641a      	str	r2, [r3, #64]	@ 0x40
 8002222:	e020      	b.n	8002266 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002224:	f7fe ff5a 	bl	80010dc <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b01      	cmp	r3, #1
 8002230:	d90f      	bls.n	8002252 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002238:	2b00      	cmp	r3, #0
 800223a:	da0a      	bge.n	8002252 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	691b      	ldr	r3, [r3, #16]
 8002240:	f043 0208 	orr.w	r2, r3, #8
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2203      	movs	r2, #3
 800224c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e130      	b.n	80024b4 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002258:	2b00      	cmp	r3, #0
 800225a:	dbe3      	blt.n	8002224 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68ba      	ldr	r2, [r7, #8]
 8002262:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002264:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f003 0310 	and.w	r3, r3, #16
 8002272:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002276:	fa01 f303 	lsl.w	r3, r1, r3
 800227a:	43db      	mvns	r3, r3
 800227c:	ea02 0103 	and.w	r1, r2, r3
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f003 0310 	and.w	r3, r3, #16
 800228a:	409a      	lsls	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f003 0310 	and.w	r3, r3, #16
 80022a0:	21ff      	movs	r1, #255	@ 0xff
 80022a2:	fa01 f303 	lsl.w	r3, r1, r3
 80022a6:	43db      	mvns	r3, r3
 80022a8:	ea02 0103 	and.w	r1, r2, r3
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f003 0310 	and.w	r3, r3, #16
 80022b6:	409a      	lsls	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  /* Autonomous mode configuration */
  MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->DAC_AutonomousMode);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c6:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	655a      	str	r2, [r3, #84]	@ 0x54

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d11d      	bne.n	800231a <HAL_DAC_ConfigChannel+0x196>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022e4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f003 0310 	and.w	r3, r3, #16
 80022ec:	221f      	movs	r2, #31
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43db      	mvns	r3, r3
 80022f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f6:	4013      	ands	r3, r2
 80022f8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f003 0310 	and.w	r3, r3, #16
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800230e:	4313      	orrs	r3, r2
 8002310:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002318:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f003 0310 	and.w	r3, r3, #16
 8002328:	2207      	movs	r2, #7
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43db      	mvns	r3, r3
 8002330:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002332:	4013      	ands	r3, r2
 8002334:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d102      	bne.n	8002344 <HAL_DAC_ConfigChannel+0x1c0>
  {
    connectOnChip = 0x00000000UL;
 800233e:	2300      	movs	r3, #0
 8002340:	623b      	str	r3, [r7, #32]
 8002342:	e00f      	b.n	8002364 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	2b02      	cmp	r3, #2
 800234a:	d102      	bne.n	8002352 <HAL_DAC_ConfigChannel+0x1ce>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800234c:	2301      	movs	r3, #1
 800234e:	623b      	str	r3, [r7, #32]
 8002350:	e008      	b.n	8002364 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d102      	bne.n	8002360 <HAL_DAC_ConfigChannel+0x1dc>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800235a:	2301      	movs	r3, #1
 800235c:	623b      	str	r3, [r7, #32]
 800235e:	e001      	b.n	8002364 <HAL_DAC_ConfigChannel+0x1e0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8002360:	2300      	movs	r3, #0
 8002362:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	68da      	ldr	r2, [r3, #12]
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	4313      	orrs	r3, r2
 800236e:	6a3a      	ldr	r2, [r7, #32]
 8002370:	4313      	orrs	r3, r2
 8002372:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f003 0310 	and.w	r3, r3, #16
 800237a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43db      	mvns	r3, r3
 8002384:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002386:	4013      	ands	r3, r2
 8002388:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	7a1b      	ldrb	r3, [r3, #8]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d102      	bne.n	8002398 <HAL_DAC_ConfigChannel+0x214>
 8002392:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002396:	e000      	b.n	800239a <HAL_DAC_ConfigChannel+0x216>
 8002398:	2300      	movs	r3, #0
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	4313      	orrs	r3, r2
 800239e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f003 0310 	and.w	r3, r3, #16
 80023a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43db      	mvns	r3, r3
 80023b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023b2:	4013      	ands	r3, r2
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	7a5b      	ldrb	r3, [r3, #9]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d102      	bne.n	80023c4 <HAL_DAC_ConfigChannel+0x240>
 80023be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023c2:	e000      	b.n	80023c6 <HAL_DAC_ConfigChannel+0x242>
 80023c4:	2300      	movs	r3, #0
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80023cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ce:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80023d2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d114      	bne.n	8002406 <HAL_DAC_ConfigChannel+0x282>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80023dc:	f002 fe9e 	bl	800511c <HAL_RCC_GetHCLKFreq>
 80023e0:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	4a35      	ldr	r2, [pc, #212]	@ (80024bc <HAL_DAC_ConfigChannel+0x338>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d904      	bls.n	80023f4 <HAL_DAC_ConfigChannel+0x270>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80023ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80023f2:	e00f      	b.n	8002414 <HAL_DAC_ConfigChannel+0x290>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	4a32      	ldr	r2, [pc, #200]	@ (80024c0 <HAL_DAC_ConfigChannel+0x33c>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d90a      	bls.n	8002412 <HAL_DAC_ConfigChannel+0x28e>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80023fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002402:	627b      	str	r3, [r7, #36]	@ 0x24
 8002404:	e006      	b.n	8002414 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800240c:	4313      	orrs	r3, r2
 800240e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002410:	e000      	b.n	8002414 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002412:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f003 0310 	and.w	r3, r3, #16
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002422:	4313      	orrs	r3, r2
 8002424:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800242c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6819      	ldr	r1, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f003 0310 	and.w	r3, r3, #16
 800243a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43da      	mvns	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	400a      	ands	r2, r1
 800244a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f003 0310 	and.w	r3, r3, #16
 800245a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002466:	4013      	ands	r3, r2
 8002468:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800247e:	4313      	orrs	r3, r2
 8002480:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002488:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6819      	ldr	r1, [r3, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	22c0      	movs	r2, #192	@ 0xc0
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43da      	mvns	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	400a      	ands	r2, r1
 80024a4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2201      	movs	r2, #1
 80024aa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80024b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3728      	adds	r7, #40	@ 0x28
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	09896800 	.word	0x09896800
 80024c0:	04c4b400 	.word	0x04c4b400

080024c4 <HAL_DACEx_SetConfigAutonomousMode>:
  * @param sConfig pointer to Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_SetConfigAutonomousMode(DAC_HandleTypeDef *hdac,
                                                    const DAC_AutonomousModeConfTypeDef *sConfig)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle and autonomous mode configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d002      	beq.n	80024da <HAL_DACEx_SetConfigAutonomousMode+0x16>
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_DACEx_SetConfigAutonomousMode+0x1a>
  {
    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e024      	b.n	8002528 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }

  assert_param(IS_DAC_AUTONOMOUS(sConfig->AutonomousModeState));

  if (hdac->State == HAL_DAC_STATE_READY)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	791b      	ldrb	r3, [r3, #4]
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d11e      	bne.n	8002526 <HAL_DACEx_SetConfigAutonomousMode+0x62>
  {
    /* Process Locked */
    __HAL_LOCK(hdac);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	795b      	ldrb	r3, [r3, #5]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d101      	bne.n	80024f4 <HAL_DACEx_SetConfigAutonomousMode+0x30>
 80024f0:	2302      	movs	r3, #2
 80024f2:	e019      	b.n	8002528 <HAL_DACEx_SetConfigAutonomousMode+0x64>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	715a      	strb	r2, [r3, #5]

    hdac->State = HAL_DAC_STATE_BUSY;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2202      	movs	r2, #2
 80024fe:	711a      	strb	r2, [r3, #4]

    /* NOTE: The set/reset of the bit automode in the AUTOCR
             register is for both dac_channel1 and dac_channel2 */

    /* Update the AUTOCR register */
    MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->AutonomousModeState);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002506:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Update the DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	711a      	strb	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdac);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	715a      	strb	r2, [r3, #5]

    return HAL_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	e000      	b.n	8002528 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }
  else
  {
    return HAL_BUSY;
 8002526:	2302      	movs	r3, #2
  }
}
 8002528:	4618      	mov	r0, r3
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 800253c:	f7fe fdce 	bl	80010dc <HAL_GetTick>
 8002540:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e0f0      	b.n	800272e <HAL_DMA_Init+0x1fa>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a79      	ldr	r2, [pc, #484]	@ (8002738 <HAL_DMA_Init+0x204>)
 8002552:	4293      	cmp	r3, r2
 8002554:	f000 809f 	beq.w	8002696 <HAL_DMA_Init+0x162>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a77      	ldr	r2, [pc, #476]	@ (800273c <HAL_DMA_Init+0x208>)
 800255e:	4293      	cmp	r3, r2
 8002560:	f000 8099 	beq.w	8002696 <HAL_DMA_Init+0x162>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a75      	ldr	r2, [pc, #468]	@ (8002740 <HAL_DMA_Init+0x20c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	f000 8093 	beq.w	8002696 <HAL_DMA_Init+0x162>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a73      	ldr	r2, [pc, #460]	@ (8002744 <HAL_DMA_Init+0x210>)
 8002576:	4293      	cmp	r3, r2
 8002578:	f000 808d 	beq.w	8002696 <HAL_DMA_Init+0x162>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a71      	ldr	r2, [pc, #452]	@ (8002748 <HAL_DMA_Init+0x214>)
 8002582:	4293      	cmp	r3, r2
 8002584:	f000 8087 	beq.w	8002696 <HAL_DMA_Init+0x162>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a6f      	ldr	r2, [pc, #444]	@ (800274c <HAL_DMA_Init+0x218>)
 800258e:	4293      	cmp	r3, r2
 8002590:	f000 8081 	beq.w	8002696 <HAL_DMA_Init+0x162>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a6d      	ldr	r2, [pc, #436]	@ (8002750 <HAL_DMA_Init+0x21c>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d07b      	beq.n	8002696 <HAL_DMA_Init+0x162>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a6c      	ldr	r2, [pc, #432]	@ (8002754 <HAL_DMA_Init+0x220>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d076      	beq.n	8002696 <HAL_DMA_Init+0x162>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a6a      	ldr	r2, [pc, #424]	@ (8002758 <HAL_DMA_Init+0x224>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d071      	beq.n	8002696 <HAL_DMA_Init+0x162>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a69      	ldr	r2, [pc, #420]	@ (800275c <HAL_DMA_Init+0x228>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d06c      	beq.n	8002696 <HAL_DMA_Init+0x162>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a67      	ldr	r2, [pc, #412]	@ (8002760 <HAL_DMA_Init+0x22c>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d067      	beq.n	8002696 <HAL_DMA_Init+0x162>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a66      	ldr	r2, [pc, #408]	@ (8002764 <HAL_DMA_Init+0x230>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d062      	beq.n	8002696 <HAL_DMA_Init+0x162>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a64      	ldr	r2, [pc, #400]	@ (8002768 <HAL_DMA_Init+0x234>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d05d      	beq.n	8002696 <HAL_DMA_Init+0x162>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a63      	ldr	r2, [pc, #396]	@ (800276c <HAL_DMA_Init+0x238>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d058      	beq.n	8002696 <HAL_DMA_Init+0x162>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a61      	ldr	r2, [pc, #388]	@ (8002770 <HAL_DMA_Init+0x23c>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d053      	beq.n	8002696 <HAL_DMA_Init+0x162>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a60      	ldr	r2, [pc, #384]	@ (8002774 <HAL_DMA_Init+0x240>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d04e      	beq.n	8002696 <HAL_DMA_Init+0x162>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a5e      	ldr	r2, [pc, #376]	@ (8002778 <HAL_DMA_Init+0x244>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d049      	beq.n	8002696 <HAL_DMA_Init+0x162>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a5d      	ldr	r2, [pc, #372]	@ (800277c <HAL_DMA_Init+0x248>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d044      	beq.n	8002696 <HAL_DMA_Init+0x162>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a5b      	ldr	r2, [pc, #364]	@ (8002780 <HAL_DMA_Init+0x24c>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d03f      	beq.n	8002696 <HAL_DMA_Init+0x162>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a5a      	ldr	r2, [pc, #360]	@ (8002784 <HAL_DMA_Init+0x250>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d03a      	beq.n	8002696 <HAL_DMA_Init+0x162>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a58      	ldr	r2, [pc, #352]	@ (8002788 <HAL_DMA_Init+0x254>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d035      	beq.n	8002696 <HAL_DMA_Init+0x162>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a57      	ldr	r2, [pc, #348]	@ (800278c <HAL_DMA_Init+0x258>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d030      	beq.n	8002696 <HAL_DMA_Init+0x162>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a55      	ldr	r2, [pc, #340]	@ (8002790 <HAL_DMA_Init+0x25c>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d02b      	beq.n	8002696 <HAL_DMA_Init+0x162>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a54      	ldr	r2, [pc, #336]	@ (8002794 <HAL_DMA_Init+0x260>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d026      	beq.n	8002696 <HAL_DMA_Init+0x162>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a52      	ldr	r2, [pc, #328]	@ (8002798 <HAL_DMA_Init+0x264>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d021      	beq.n	8002696 <HAL_DMA_Init+0x162>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a51      	ldr	r2, [pc, #324]	@ (800279c <HAL_DMA_Init+0x268>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d01c      	beq.n	8002696 <HAL_DMA_Init+0x162>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a4f      	ldr	r2, [pc, #316]	@ (80027a0 <HAL_DMA_Init+0x26c>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d017      	beq.n	8002696 <HAL_DMA_Init+0x162>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a4e      	ldr	r2, [pc, #312]	@ (80027a4 <HAL_DMA_Init+0x270>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d012      	beq.n	8002696 <HAL_DMA_Init+0x162>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a4c      	ldr	r2, [pc, #304]	@ (80027a8 <HAL_DMA_Init+0x274>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d00d      	beq.n	8002696 <HAL_DMA_Init+0x162>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a4b      	ldr	r2, [pc, #300]	@ (80027ac <HAL_DMA_Init+0x278>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d008      	beq.n	8002696 <HAL_DMA_Init+0x162>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a49      	ldr	r2, [pc, #292]	@ (80027b0 <HAL_DMA_Init+0x27c>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d003      	beq.n	8002696 <HAL_DMA_Init+0x162>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a48      	ldr	r2, [pc, #288]	@ (80027b4 <HAL_DMA_Init+0x280>)
 8002694:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10e      	bne.n	80026c8 <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2202      	movs	r2, #2
 80026cc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	695a      	ldr	r2, [r3, #20]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f042 0206 	orr.w	r2, r2, #6
 80026de:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80026e0:	e00f      	b.n	8002702 <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80026e2:	f7fe fcfb 	bl	80010dc <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b05      	cmp	r3, #5
 80026ee:	d908      	bls.n	8002702 <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2210      	movs	r2, #16
 80026f4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2203      	movs	r2, #3
 80026fa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e015      	b.n	800272e <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1e8      	bne.n	80026e2 <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 fa17 	bl	8002b44 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3710      	adds	r7, #16
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40020050 	.word	0x40020050
 800273c:	50020050 	.word	0x50020050
 8002740:	400200d0 	.word	0x400200d0
 8002744:	500200d0 	.word	0x500200d0
 8002748:	40020150 	.word	0x40020150
 800274c:	50020150 	.word	0x50020150
 8002750:	400201d0 	.word	0x400201d0
 8002754:	500201d0 	.word	0x500201d0
 8002758:	40020250 	.word	0x40020250
 800275c:	50020250 	.word	0x50020250
 8002760:	400202d0 	.word	0x400202d0
 8002764:	500202d0 	.word	0x500202d0
 8002768:	40020350 	.word	0x40020350
 800276c:	50020350 	.word	0x50020350
 8002770:	400203d0 	.word	0x400203d0
 8002774:	500203d0 	.word	0x500203d0
 8002778:	40020450 	.word	0x40020450
 800277c:	50020450 	.word	0x50020450
 8002780:	400204d0 	.word	0x400204d0
 8002784:	500204d0 	.word	0x500204d0
 8002788:	40020550 	.word	0x40020550
 800278c:	50020550 	.word	0x50020550
 8002790:	400205d0 	.word	0x400205d0
 8002794:	500205d0 	.word	0x500205d0
 8002798:	40020650 	.word	0x40020650
 800279c:	50020650 	.word	0x50020650
 80027a0:	400206d0 	.word	0x400206d0
 80027a4:	500206d0 	.word	0x500206d0
 80027a8:	40020750 	.word	0x40020750
 80027ac:	50020750 	.word	0x50020750
 80027b0:	400207d0 	.word	0x400207d0
 80027b4:	500207d0 	.word	0x500207d0

080027b8 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e019      	b.n	80027fe <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d004      	beq.n	80027e0 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2220      	movs	r2, #32
 80027da:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e00e      	b.n	80027fe <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2204      	movs	r2, #4
 80027e4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6812      	ldr	r2, [r2, #0]
 80027f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr

0800280a <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	b086      	sub	sp, #24
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800281a:	f023 030f 	bic.w	r3, r3, #15
 800281e:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002828:	3b50      	subs	r3, #80	@ 0x50
 800282a:	09db      	lsrs	r3, r3, #7
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	2201      	movs	r2, #1
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	4013      	ands	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 813b 	beq.w	8002ac0 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002854:	2b00      	cmp	r3, #0
 8002856:	d011      	beq.n	800287c <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00a      	beq.n	800287c <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800286e:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002874:	f043 0201 	orr.w	r2, r3, #1
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002886:	2b00      	cmp	r3, #0
 8002888:	d011      	beq.n	80028ae <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	695b      	ldr	r3, [r3, #20]
 8002890:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002894:	2b00      	cmp	r3, #0
 8002896:	d00a      	beq.n	80028ae <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028a0:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a6:	f043 0202 	orr.w	r2, r3, #2
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d011      	beq.n	80028e0 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00a      	beq.n	80028e0 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80028d2:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d8:	f043 0204 	orr.w	r2, r3, #4
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d011      	beq.n	8002912 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	695b      	ldr	r3, [r3, #20]
 80028f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00a      	beq.n	8002912 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002904:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800290a:	f043 0208 	orr.w	r2, r3, #8
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800291c:	2b00      	cmp	r3, #0
 800291e:	d013      	beq.n	8002948 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00c      	beq.n	8002948 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002936:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d04c      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695b      	ldr	r3, [r3, #20]
 800295c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d045      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800296c:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b04      	cmp	r3, #4
 8002978:	d12e      	bne.n	80029d8 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	695a      	ldr	r2, [r3, #20]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002988:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	695a      	ldr	r2, [r3, #20]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f042 0202 	orr.w	r2, r2, #2
 8002998:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d007      	beq.n	80029be <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029b2:	2201      	movs	r2, #1
 80029b4:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2200      	movs	r2, #0
 80029bc:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d07a      	beq.n	8002ac4 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	4798      	blx	r3
        }

        return;
 80029d6:	e075      	b.n	8002ac4 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2205      	movs	r2, #5
 80029dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d039      	beq.n	8002a72 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d032      	beq.n	8002a72 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d012      	beq.n	8002a3e <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d116      	bne.n	8002a50 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d111      	bne.n	8002a50 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a38:	2201      	movs	r2, #1
 8002a3a:	731a      	strb	r2, [r3, #12]
 8002a3c:	e008      	b.n	8002a50 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d103      	bne.n	8002a50 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002a58:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d025      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	695a      	ldr	r2, [r3, #20]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f042 0202 	orr.w	r2, r2, #2
 8002a88:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d007      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	4798      	blx	r3
 8002abe:	e002      	b.n	8002ac6 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8002ac0:	bf00      	nop
 8002ac2:	e000      	b.n	8002ac6 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8002ac4:	bf00      	nop
    }
  }
}
 8002ac6:	3718      	adds	r7, #24
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e02b      	b.n	8002b38 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002ae8:	f023 030f 	bic.w	r3, r3, #15
 8002aec:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002af6:	3b50      	subs	r3, #80	@ 0x50
 8002af8:	09db      	lsrs	r3, r3, #7
 8002afa:	f003 031f 	and.w	r3, r3, #31
 8002afe:	2201      	movs	r2, #1
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	f003 0310 	and.w	r3, r3, #16
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d012      	beq.n	8002b36 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	f003 0311 	and.w	r3, r3, #17
 8002b16:	2b11      	cmp	r3, #17
 8002b18:	d106      	bne.n	8002b28 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	431a      	orrs	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	e006      	b.n	8002b36 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	401a      	ands	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68fa      	ldr	r2, [r7, #12]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	695a      	ldr	r2, [r3, #20]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	431a      	orrs	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	699b      	ldr	r3, [r3, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a53      	ldr	r2, [pc, #332]	@ (8002cd0 <DMA_Init+0x18c>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	f000 80a0 	beq.w	8002cca <DMA_Init+0x186>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a51      	ldr	r2, [pc, #324]	@ (8002cd4 <DMA_Init+0x190>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	f000 809a 	beq.w	8002cca <DMA_Init+0x186>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a4f      	ldr	r2, [pc, #316]	@ (8002cd8 <DMA_Init+0x194>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	f000 8094 	beq.w	8002cca <DMA_Init+0x186>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a4d      	ldr	r2, [pc, #308]	@ (8002cdc <DMA_Init+0x198>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	f000 808e 	beq.w	8002cca <DMA_Init+0x186>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a4b      	ldr	r2, [pc, #300]	@ (8002ce0 <DMA_Init+0x19c>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	f000 8088 	beq.w	8002cca <DMA_Init+0x186>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a49      	ldr	r2, [pc, #292]	@ (8002ce4 <DMA_Init+0x1a0>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	f000 8082 	beq.w	8002cca <DMA_Init+0x186>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a47      	ldr	r2, [pc, #284]	@ (8002ce8 <DMA_Init+0x1a4>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d07c      	beq.n	8002cca <DMA_Init+0x186>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a45      	ldr	r2, [pc, #276]	@ (8002cec <DMA_Init+0x1a8>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d077      	beq.n	8002cca <DMA_Init+0x186>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a44      	ldr	r2, [pc, #272]	@ (8002cf0 <DMA_Init+0x1ac>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d072      	beq.n	8002cca <DMA_Init+0x186>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a42      	ldr	r2, [pc, #264]	@ (8002cf4 <DMA_Init+0x1b0>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d06d      	beq.n	8002cca <DMA_Init+0x186>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a41      	ldr	r2, [pc, #260]	@ (8002cf8 <DMA_Init+0x1b4>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d068      	beq.n	8002cca <DMA_Init+0x186>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a3f      	ldr	r2, [pc, #252]	@ (8002cfc <DMA_Init+0x1b8>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d063      	beq.n	8002cca <DMA_Init+0x186>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a3e      	ldr	r2, [pc, #248]	@ (8002d00 <DMA_Init+0x1bc>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d05e      	beq.n	8002cca <DMA_Init+0x186>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a3c      	ldr	r2, [pc, #240]	@ (8002d04 <DMA_Init+0x1c0>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d059      	beq.n	8002cca <DMA_Init+0x186>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a3b      	ldr	r2, [pc, #236]	@ (8002d08 <DMA_Init+0x1c4>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d054      	beq.n	8002cca <DMA_Init+0x186>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a39      	ldr	r2, [pc, #228]	@ (8002d0c <DMA_Init+0x1c8>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d04f      	beq.n	8002cca <DMA_Init+0x186>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a38      	ldr	r2, [pc, #224]	@ (8002d10 <DMA_Init+0x1cc>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d04a      	beq.n	8002cca <DMA_Init+0x186>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a36      	ldr	r2, [pc, #216]	@ (8002d14 <DMA_Init+0x1d0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d045      	beq.n	8002cca <DMA_Init+0x186>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a35      	ldr	r2, [pc, #212]	@ (8002d18 <DMA_Init+0x1d4>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d040      	beq.n	8002cca <DMA_Init+0x186>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a33      	ldr	r2, [pc, #204]	@ (8002d1c <DMA_Init+0x1d8>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d03b      	beq.n	8002cca <DMA_Init+0x186>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a32      	ldr	r2, [pc, #200]	@ (8002d20 <DMA_Init+0x1dc>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d036      	beq.n	8002cca <DMA_Init+0x186>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a30      	ldr	r2, [pc, #192]	@ (8002d24 <DMA_Init+0x1e0>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d031      	beq.n	8002cca <DMA_Init+0x186>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a2f      	ldr	r2, [pc, #188]	@ (8002d28 <DMA_Init+0x1e4>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d02c      	beq.n	8002cca <DMA_Init+0x186>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a2d      	ldr	r2, [pc, #180]	@ (8002d2c <DMA_Init+0x1e8>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d027      	beq.n	8002cca <DMA_Init+0x186>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a2c      	ldr	r2, [pc, #176]	@ (8002d30 <DMA_Init+0x1ec>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d022      	beq.n	8002cca <DMA_Init+0x186>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a2a      	ldr	r2, [pc, #168]	@ (8002d34 <DMA_Init+0x1f0>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d01d      	beq.n	8002cca <DMA_Init+0x186>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a29      	ldr	r2, [pc, #164]	@ (8002d38 <DMA_Init+0x1f4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d018      	beq.n	8002cca <DMA_Init+0x186>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a27      	ldr	r2, [pc, #156]	@ (8002d3c <DMA_Init+0x1f8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d013      	beq.n	8002cca <DMA_Init+0x186>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a26      	ldr	r2, [pc, #152]	@ (8002d40 <DMA_Init+0x1fc>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d00e      	beq.n	8002cca <DMA_Init+0x186>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a24      	ldr	r2, [pc, #144]	@ (8002d44 <DMA_Init+0x200>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d009      	beq.n	8002cca <DMA_Init+0x186>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a23      	ldr	r2, [pc, #140]	@ (8002d48 <DMA_Init+0x204>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d004      	beq.n	8002cca <DMA_Init+0x186>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a21      	ldr	r2, [pc, #132]	@ (8002d4c <DMA_Init+0x208>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d142      	bne.n	8002d50 <DMA_Init+0x20c>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e041      	b.n	8002d52 <DMA_Init+0x20e>
 8002cce:	bf00      	nop
 8002cd0:	40020050 	.word	0x40020050
 8002cd4:	50020050 	.word	0x50020050
 8002cd8:	400200d0 	.word	0x400200d0
 8002cdc:	500200d0 	.word	0x500200d0
 8002ce0:	40020150 	.word	0x40020150
 8002ce4:	50020150 	.word	0x50020150
 8002ce8:	400201d0 	.word	0x400201d0
 8002cec:	500201d0 	.word	0x500201d0
 8002cf0:	40020250 	.word	0x40020250
 8002cf4:	50020250 	.word	0x50020250
 8002cf8:	400202d0 	.word	0x400202d0
 8002cfc:	500202d0 	.word	0x500202d0
 8002d00:	40020350 	.word	0x40020350
 8002d04:	50020350 	.word	0x50020350
 8002d08:	400203d0 	.word	0x400203d0
 8002d0c:	500203d0 	.word	0x500203d0
 8002d10:	40020450 	.word	0x40020450
 8002d14:	50020450 	.word	0x50020450
 8002d18:	400204d0 	.word	0x400204d0
 8002d1c:	500204d0 	.word	0x500204d0
 8002d20:	40020550 	.word	0x40020550
 8002d24:	50020550 	.word	0x50020550
 8002d28:	400205d0 	.word	0x400205d0
 8002d2c:	500205d0 	.word	0x500205d0
 8002d30:	40020650 	.word	0x40020650
 8002d34:	50020650 	.word	0x50020650
 8002d38:	400206d0 	.word	0x400206d0
 8002d3c:	500206d0 	.word	0x500206d0
 8002d40:	40020750 	.word	0x40020750
 8002d44:	50020750 	.word	0x50020750
 8002d48:	400207d0 	.word	0x400207d0
 8002d4c:	500207d0 	.word	0x500207d0
 8002d50:	2300      	movs	r3, #0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d012      	beq.n	8002d7c <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	051b      	lsls	r3, r3, #20
 8002d62:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8002d66:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	011b      	lsls	r3, r3, #4
 8002d70:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8002d74:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d82:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689a      	ldr	r2, [r3, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da2:	4313      	orrs	r3, r2
 8002da4:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dae:	f040 80b0 	bne.w	8002f12 <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a82      	ldr	r2, [pc, #520]	@ (8002fc0 <DMA_Init+0x47c>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	f000 80a0 	beq.w	8002efe <DMA_Init+0x3ba>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a80      	ldr	r2, [pc, #512]	@ (8002fc4 <DMA_Init+0x480>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	f000 809a 	beq.w	8002efe <DMA_Init+0x3ba>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a7e      	ldr	r2, [pc, #504]	@ (8002fc8 <DMA_Init+0x484>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	f000 8094 	beq.w	8002efe <DMA_Init+0x3ba>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a7c      	ldr	r2, [pc, #496]	@ (8002fcc <DMA_Init+0x488>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	f000 808e 	beq.w	8002efe <DMA_Init+0x3ba>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a7a      	ldr	r2, [pc, #488]	@ (8002fd0 <DMA_Init+0x48c>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	f000 8088 	beq.w	8002efe <DMA_Init+0x3ba>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a78      	ldr	r2, [pc, #480]	@ (8002fd4 <DMA_Init+0x490>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	f000 8082 	beq.w	8002efe <DMA_Init+0x3ba>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a76      	ldr	r2, [pc, #472]	@ (8002fd8 <DMA_Init+0x494>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d07c      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a74      	ldr	r2, [pc, #464]	@ (8002fdc <DMA_Init+0x498>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d077      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a73      	ldr	r2, [pc, #460]	@ (8002fe0 <DMA_Init+0x49c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d072      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a71      	ldr	r2, [pc, #452]	@ (8002fe4 <DMA_Init+0x4a0>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d06d      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a70      	ldr	r2, [pc, #448]	@ (8002fe8 <DMA_Init+0x4a4>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d068      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a6e      	ldr	r2, [pc, #440]	@ (8002fec <DMA_Init+0x4a8>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d063      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a6d      	ldr	r2, [pc, #436]	@ (8002ff0 <DMA_Init+0x4ac>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d05e      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a6b      	ldr	r2, [pc, #428]	@ (8002ff4 <DMA_Init+0x4b0>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d059      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a6a      	ldr	r2, [pc, #424]	@ (8002ff8 <DMA_Init+0x4b4>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d054      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a68      	ldr	r2, [pc, #416]	@ (8002ffc <DMA_Init+0x4b8>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d04f      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a67      	ldr	r2, [pc, #412]	@ (8003000 <DMA_Init+0x4bc>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d04a      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a65      	ldr	r2, [pc, #404]	@ (8003004 <DMA_Init+0x4c0>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d045      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a64      	ldr	r2, [pc, #400]	@ (8003008 <DMA_Init+0x4c4>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d040      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a62      	ldr	r2, [pc, #392]	@ (800300c <DMA_Init+0x4c8>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d03b      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a61      	ldr	r2, [pc, #388]	@ (8003010 <DMA_Init+0x4cc>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d036      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a5f      	ldr	r2, [pc, #380]	@ (8003014 <DMA_Init+0x4d0>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d031      	beq.n	8002efe <DMA_Init+0x3ba>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a5e      	ldr	r2, [pc, #376]	@ (8003018 <DMA_Init+0x4d4>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d02c      	beq.n	8002efe <DMA_Init+0x3ba>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a5c      	ldr	r2, [pc, #368]	@ (800301c <DMA_Init+0x4d8>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d027      	beq.n	8002efe <DMA_Init+0x3ba>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a5b      	ldr	r2, [pc, #364]	@ (8003020 <DMA_Init+0x4dc>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d022      	beq.n	8002efe <DMA_Init+0x3ba>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a59      	ldr	r2, [pc, #356]	@ (8003024 <DMA_Init+0x4e0>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d01d      	beq.n	8002efe <DMA_Init+0x3ba>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a58      	ldr	r2, [pc, #352]	@ (8003028 <DMA_Init+0x4e4>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d018      	beq.n	8002efe <DMA_Init+0x3ba>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a56      	ldr	r2, [pc, #344]	@ (800302c <DMA_Init+0x4e8>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d013      	beq.n	8002efe <DMA_Init+0x3ba>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a55      	ldr	r2, [pc, #340]	@ (8003030 <DMA_Init+0x4ec>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d00e      	beq.n	8002efe <DMA_Init+0x3ba>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a53      	ldr	r2, [pc, #332]	@ (8003034 <DMA_Init+0x4f0>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d009      	beq.n	8002efe <DMA_Init+0x3ba>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a52      	ldr	r2, [pc, #328]	@ (8003038 <DMA_Init+0x4f4>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d004      	beq.n	8002efe <DMA_Init+0x3ba>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a50      	ldr	r2, [pc, #320]	@ (800303c <DMA_Init+0x4f8>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d101      	bne.n	8002f02 <DMA_Init+0x3be>
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <DMA_Init+0x3c0>
 8002f02:	2300      	movs	r3, #0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d00d      	beq.n	8002f24 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f0e:	60fb      	str	r3, [r7, #12]
 8002f10:	e008      	b.n	8002f24 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f1a:	d103      	bne.n	8002f24 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f22:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f2a:	4b45      	ldr	r3, [pc, #276]	@ (8003040 <DMA_Init+0x4fc>)
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6812      	ldr	r2, [r2, #0]
 8002f32:	68f9      	ldr	r1, [r7, #12]
 8002f34:	430b      	orrs	r3, r1
 8002f36:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a36      	ldr	r2, [pc, #216]	@ (8003020 <DMA_Init+0x4dc>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d022      	beq.n	8002f90 <DMA_Init+0x44c>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a35      	ldr	r2, [pc, #212]	@ (8003024 <DMA_Init+0x4e0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d01d      	beq.n	8002f90 <DMA_Init+0x44c>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a33      	ldr	r2, [pc, #204]	@ (8003028 <DMA_Init+0x4e4>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d018      	beq.n	8002f90 <DMA_Init+0x44c>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a32      	ldr	r2, [pc, #200]	@ (800302c <DMA_Init+0x4e8>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d013      	beq.n	8002f90 <DMA_Init+0x44c>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a30      	ldr	r2, [pc, #192]	@ (8003030 <DMA_Init+0x4ec>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d00e      	beq.n	8002f90 <DMA_Init+0x44c>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a2f      	ldr	r2, [pc, #188]	@ (8003034 <DMA_Init+0x4f0>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d009      	beq.n	8002f90 <DMA_Init+0x44c>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a2d      	ldr	r2, [pc, #180]	@ (8003038 <DMA_Init+0x4f4>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d004      	beq.n	8002f90 <DMA_Init+0x44c>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a2c      	ldr	r2, [pc, #176]	@ (800303c <DMA_Init+0x4f8>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d101      	bne.n	8002f94 <DMA_Init+0x450>
 8002f90:	2301      	movs	r3, #1
 8002f92:	e000      	b.n	8002f96 <DMA_Init+0x452>
 8002f94:	2300      	movs	r3, #0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d007      	beq.n	8002faa <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8002fb2:	bf00      	nop
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	40020050 	.word	0x40020050
 8002fc4:	50020050 	.word	0x50020050
 8002fc8:	400200d0 	.word	0x400200d0
 8002fcc:	500200d0 	.word	0x500200d0
 8002fd0:	40020150 	.word	0x40020150
 8002fd4:	50020150 	.word	0x50020150
 8002fd8:	400201d0 	.word	0x400201d0
 8002fdc:	500201d0 	.word	0x500201d0
 8002fe0:	40020250 	.word	0x40020250
 8002fe4:	50020250 	.word	0x50020250
 8002fe8:	400202d0 	.word	0x400202d0
 8002fec:	500202d0 	.word	0x500202d0
 8002ff0:	40020350 	.word	0x40020350
 8002ff4:	50020350 	.word	0x50020350
 8002ff8:	400203d0 	.word	0x400203d0
 8002ffc:	500203d0 	.word	0x500203d0
 8003000:	40020450 	.word	0x40020450
 8003004:	50020450 	.word	0x50020450
 8003008:	400204d0 	.word	0x400204d0
 800300c:	500204d0 	.word	0x500204d0
 8003010:	40020550 	.word	0x40020550
 8003014:	50020550 	.word	0x50020550
 8003018:	400205d0 	.word	0x400205d0
 800301c:	500205d0 	.word	0x500205d0
 8003020:	40020650 	.word	0x40020650
 8003024:	50020650 	.word	0x50020650
 8003028:	400206d0 	.word	0x400206d0
 800302c:	500206d0 	.word	0x500206d0
 8003030:	40020750 	.word	0x40020750
 8003034:	50020750 	.word	0x50020750
 8003038:	400207d0 	.word	0x400207d0
 800303c:	500207d0 	.word	0x500207d0
 8003040:	3cc03180 	.word	0x3cc03180

08003044 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	0c1b      	lsrs	r3, r3, #16
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 031f 	and.w	r3, r3, #31
 8003060:	2201      	movs	r2, #1
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	015a      	lsls	r2, r3, #5
 800306c:	4b17      	ldr	r3, [pc, #92]	@ (80030cc <HAL_EXTI_IRQHandler+0x88>)
 800306e:	4413      	add	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	693a      	ldr	r2, [r7, #16]
 8003078:	4013      	ands	r3, r2
 800307a:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d009      	beq.n	8003096 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	693a      	ldr	r2, [r7, #16]
 8003086:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d002      	beq.n	8003096 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	015a      	lsls	r2, r3, #5
 800309a:	4b0d      	ldr	r3, [pc, #52]	@ (80030d0 <HAL_EXTI_IRQHandler+0x8c>)
 800309c:	4413      	add	r3, r2
 800309e:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	4013      	ands	r3, r2
 80030a8:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d009      	beq.n	80030c4 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d002      	beq.n	80030c4 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	4798      	blx	r3
    }
  }
}
 80030c4:	bf00      	nop
 80030c6:	3718      	adds	r7, #24
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	4602200c 	.word	0x4602200c
 80030d0:	46022010 	.word	0x46022010

080030d4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e142      	b.n	800336c <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d106      	bne.n	8003100 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f7fd fd58 	bl	8000bb0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699a      	ldr	r2, [r3, #24]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f022 0210 	bic.w	r2, r2, #16
 800310e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003110:	f7fd ffe4 	bl	80010dc <HAL_GetTick>
 8003114:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003116:	e012      	b.n	800313e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003118:	f7fd ffe0 	bl	80010dc <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b0a      	cmp	r3, #10
 8003124:	d90b      	bls.n	800313e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800312a:	f043 0201 	orr.w	r2, r3, #1
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2203      	movs	r2, #3
 8003136:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e116      	b.n	800336c <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	f003 0308 	and.w	r3, r3, #8
 8003148:	2b08      	cmp	r3, #8
 800314a:	d0e5      	beq.n	8003118 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	699a      	ldr	r2, [r3, #24]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f042 0201 	orr.w	r2, r2, #1
 800315a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800315c:	f7fd ffbe 	bl	80010dc <HAL_GetTick>
 8003160:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003162:	e012      	b.n	800318a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003164:	f7fd ffba 	bl	80010dc <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b0a      	cmp	r3, #10
 8003170:	d90b      	bls.n	800318a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003176:	f043 0201 	orr.w	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2203      	movs	r2, #3
 8003182:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e0f0      	b.n	800336c <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0e5      	beq.n	8003164 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	699a      	ldr	r2, [r3, #24]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f042 0202 	orr.w	r2, r2, #2
 80031a6:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80031a8:	4a72      	ldr	r2, [pc, #456]	@ (8003374 <HAL_FDCAN_Init+0x2a0>)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	7c1b      	ldrb	r3, [r3, #16]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d108      	bne.n	80031ca <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	699a      	ldr	r2, [r3, #24]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031c6:	619a      	str	r2, [r3, #24]
 80031c8:	e007      	b.n	80031da <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	699a      	ldr	r2, [r3, #24]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031d8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	7c5b      	ldrb	r3, [r3, #17]
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d108      	bne.n	80031f4 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	699a      	ldr	r2, [r3, #24]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031f0:	619a      	str	r2, [r3, #24]
 80031f2:	e007      	b.n	8003204 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699a      	ldr	r2, [r3, #24]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003202:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	7c9b      	ldrb	r3, [r3, #18]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d108      	bne.n	800321e <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	699a      	ldr	r2, [r3, #24]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800321a:	619a      	str	r2, [r3, #24]
 800321c:	e007      	b.n	800322e <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	699a      	ldr	r2, [r3, #24]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800322c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003252:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	691a      	ldr	r2, [r3, #16]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0210 	bic.w	r2, r2, #16
 8003262:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d108      	bne.n	800327e <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699a      	ldr	r2, [r3, #24]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0204 	orr.w	r2, r2, #4
 800327a:	619a      	str	r2, [r3, #24]
 800327c:	e02c      	b.n	80032d8 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d028      	beq.n	80032d8 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	2b02      	cmp	r3, #2
 800328c:	d01c      	beq.n	80032c8 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	699a      	ldr	r2, [r3, #24]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800329c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	691a      	ldr	r2, [r3, #16]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f042 0210 	orr.w	r2, r2, #16
 80032ac:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	2b03      	cmp	r3, #3
 80032b4:	d110      	bne.n	80032d8 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	699a      	ldr	r2, [r3, #24]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f042 0220 	orr.w	r2, r2, #32
 80032c4:	619a      	str	r2, [r3, #24]
 80032c6:	e007      	b.n	80032d8 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	699a      	ldr	r2, [r3, #24]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f042 0220 	orr.w	r2, r2, #32
 80032d6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	3b01      	subs	r3, #1
 80032de:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	69db      	ldr	r3, [r3, #28]
 80032e4:	3b01      	subs	r3, #1
 80032e6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80032e8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a1b      	ldr	r3, [r3, #32]
 80032ee:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80032f0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	3b01      	subs	r3, #1
 80032fa:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003300:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003302:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800330c:	d115      	bne.n	800333a <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003312:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003318:	3b01      	subs	r3, #1
 800331a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800331c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003322:	3b01      	subs	r3, #1
 8003324:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003326:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332e:	3b01      	subs	r3, #1
 8003330:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003336:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003338:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 f9b9 	bl	80036c8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	4000a500 	.word	0x4000a500

08003378 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08c      	sub	sp, #48	@ 0x30
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003386:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800338a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003392:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003394:	4013      	ands	r3, r2
 8003396:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800339e:	f003 0307 	and.w	r3, r3, #7
 80033a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033ac:	4013      	ands	r3, r2
 80033ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033ba:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033c4:	4013      	ands	r3, r2
 80033c6:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033ce:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 80033d2:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033da:	6a3a      	ldr	r2, [r7, #32]
 80033dc:	4013      	ands	r3, r2
 80033de:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033e6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80033ea:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f2:	69fa      	ldr	r2, [r7, #28]
 80033f4:	4013      	ands	r3, r2
 80033f6:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033fe:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003406:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	099b      	lsrs	r3, r3, #6
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00c      	beq.n	800342e <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	099b      	lsrs	r3, r3, #6
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b00      	cmp	r3, #0
 800341e:	d006      	beq.n	800342e <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2240      	movs	r2, #64	@ 0x40
 8003426:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 f92d 	bl	8003688 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	0a1b      	lsrs	r3, r3, #8
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d01a      	beq.n	8003470 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	0a1b      	lsrs	r3, r3, #8
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d014      	beq.n	8003470 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800344e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003458:	693a      	ldr	r2, [r7, #16]
 800345a:	4013      	ands	r3, r2
 800345c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003466:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003468:	6939      	ldr	r1, [r7, #16]
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 f8ed 	bl	800364a <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8003470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003472:	2b00      	cmp	r3, #0
 8003474:	d007      	beq.n	8003486 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800347c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800347e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 f8ac 	bl	80035de <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8003486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003488:	2b00      	cmp	r3, #0
 800348a:	d007      	beq.n	800349c <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003492:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003494:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f8ac 	bl	80035f4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800349c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d007      	beq.n	80034b2 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034a8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80034aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f000 f8ac 	bl	800360a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	0a5b      	lsrs	r3, r3, #9
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00d      	beq.n	80034da <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	0a5b      	lsrs	r3, r3, #9
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d007      	beq.n	80034da <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034d2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f000 f8a3 	bl	8003620 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	09db      	lsrs	r3, r3, #7
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d019      	beq.n	800351a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	09db      	lsrs	r3, r3, #7
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d013      	beq.n	800351a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80034fa:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	4013      	ands	r3, r2
 8003508:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2280      	movs	r2, #128	@ 0x80
 8003510:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8003512:	68f9      	ldr	r1, [r7, #12]
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 f88d 	bl	8003634 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	0b5b      	lsrs	r3, r3, #13
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00d      	beq.n	8003542 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	0b5b      	lsrs	r3, r3, #13
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b00      	cmp	r3, #0
 8003530:	d007      	beq.n	8003542 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800353a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f000 f88f 	bl	8003660 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	0bdb      	lsrs	r3, r3, #15
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00d      	beq.n	800356a <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	0bdb      	lsrs	r3, r3, #15
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d007      	beq.n	800356a <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003562:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f000 f885 	bl	8003674 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	0b9b      	lsrs	r3, r3, #14
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	2b00      	cmp	r3, #0
 8003574:	d010      	beq.n	8003598 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	0b9b      	lsrs	r3, r3, #14
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00a      	beq.n	8003598 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800358a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003590:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d007      	beq.n	80035ae <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	69fa      	ldr	r2, [r7, #28]
 80035a4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80035a6:	69f9      	ldr	r1, [r7, #28]
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 f881 	bl	80036b0 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d009      	beq.n	80035c8 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6a3a      	ldr	r2, [r7, #32]
 80035ba:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80035c0:	6a3b      	ldr	r3, [r7, #32]
 80035c2:	431a      	orrs	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d002      	beq.n	80035d6 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f863 	bl	800369c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80035d6:	bf00      	nop
 80035d8:	3730      	adds	r7, #48	@ 0x30
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80035de:	b480      	push	{r7}
 80035e0:	b083      	sub	sp, #12
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
 80035e6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
 8003612:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800363e:	bf00      	nop
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr

0800364a <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800364a:	b480      	push	{r7}
 800364c:	b083      	sub	sp, #12
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
 8003652:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8003668:	bf00      	nop
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80036ba:	bf00      	nop
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
	...

080036c8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80036d0:	4b27      	ldr	r3, [pc, #156]	@ (8003770 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80036d2:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	68ba      	ldr	r2, [r7, #8]
 80036d8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036e2:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ea:	041a      	lsls	r2, r3, #16
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003708:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003710:	061a      	lsls	r2, r3, #24
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	e005      	b.n	8003756 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	3304      	adds	r3, #4
 8003754:	60fb      	str	r3, [r7, #12]
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	429a      	cmp	r2, r3
 8003760:	d3f3      	bcc.n	800374a <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8003762:	bf00      	nop
 8003764:	bf00      	nop
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	4000ac00 	.word	0x4000ac00

08003774 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	@ 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003786:	e1c2      	b.n	8003b0e <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	2101      	movs	r1, #1
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	fa01 f303 	lsl.w	r3, r1, r3
 8003794:	4013      	ands	r3, r2
 8003796:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 81b2 	beq.w	8003b08 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a55      	ldr	r2, [pc, #340]	@ (80038fc <HAL_GPIO_Init+0x188>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d15d      	bne.n	8003868 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80037b2:	2201      	movs	r2, #1
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	43db      	mvns	r3, r3
 80037bc:	69fa      	ldr	r2, [r7, #28]
 80037be:	4013      	ands	r3, r2
 80037c0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f003 0201 	and.w	r2, r3, #1
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	69fa      	ldr	r2, [r7, #28]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	69fa      	ldr	r2, [r7, #28]
 80037da:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80037dc:	4a48      	ldr	r2, [pc, #288]	@ (8003900 <HAL_GPIO_Init+0x18c>)
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80037e4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80037e6:	4a46      	ldr	r2, [pc, #280]	@ (8003900 <HAL_GPIO_Init+0x18c>)
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	4413      	add	r3, r2
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	08da      	lsrs	r2, r3, #3
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	3208      	adds	r2, #8
 80037fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037fe:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	220f      	movs	r2, #15
 800380a:	fa02 f303 	lsl.w	r3, r2, r3
 800380e:	43db      	mvns	r3, r3
 8003810:	69fa      	ldr	r2, [r7, #28]
 8003812:	4013      	ands	r3, r2
 8003814:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	220b      	movs	r2, #11
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	69fa      	ldr	r2, [r7, #28]
 8003826:	4313      	orrs	r3, r2
 8003828:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	08da      	lsrs	r2, r3, #3
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	3208      	adds	r2, #8
 8003832:	69f9      	ldr	r1, [r7, #28]
 8003834:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	2203      	movs	r2, #3
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43db      	mvns	r3, r3
 800384a:	69fa      	ldr	r2, [r7, #28]
 800384c:	4013      	ands	r3, r2
 800384e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	005b      	lsls	r3, r3, #1
 8003854:	2202      	movs	r2, #2
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	69fa      	ldr	r2, [r7, #28]
 800385c:	4313      	orrs	r3, r2
 800385e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	69fa      	ldr	r2, [r7, #28]
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	e067      	b.n	8003938 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b02      	cmp	r3, #2
 800386e:	d003      	beq.n	8003878 <HAL_GPIO_Init+0x104>
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	2b12      	cmp	r3, #18
 8003876:	d145      	bne.n	8003904 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	08da      	lsrs	r2, r3, #3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3208      	adds	r2, #8
 8003880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003884:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f003 0307 	and.w	r3, r3, #7
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	220f      	movs	r2, #15
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	43db      	mvns	r3, r3
 8003896:	69fa      	ldr	r2, [r7, #28]
 8003898:	4013      	ands	r3, r2
 800389a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	f003 020f 	and.w	r2, r3, #15
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	fa02 f303 	lsl.w	r3, r2, r3
 80038b0:	69fa      	ldr	r2, [r7, #28]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	08da      	lsrs	r2, r3, #3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	3208      	adds	r2, #8
 80038be:	69f9      	ldr	r1, [r7, #28]
 80038c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	2203      	movs	r2, #3
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	43db      	mvns	r3, r3
 80038d6:	69fa      	ldr	r2, [r7, #28]
 80038d8:	4013      	ands	r3, r2
 80038da:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f003 0203 	and.w	r2, r3, #3
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	69fa      	ldr	r2, [r7, #28]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	69fa      	ldr	r2, [r7, #28]
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	e01e      	b.n	8003938 <HAL_GPIO_Init+0x1c4>
 80038fa:	bf00      	nop
 80038fc:	46020000 	.word	0x46020000
 8003900:	08006928 	.word	0x08006928
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	2203      	movs	r2, #3
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	43db      	mvns	r3, r3
 8003916:	69fa      	ldr	r2, [r7, #28]
 8003918:	4013      	ands	r3, r2
 800391a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f003 0203 	and.w	r2, r3, #3
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	005b      	lsls	r3, r3, #1
 8003928:	fa02 f303 	lsl.w	r3, r2, r3
 800392c:	69fa      	ldr	r2, [r7, #28]
 800392e:	4313      	orrs	r3, r2
 8003930:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	69fa      	ldr	r2, [r7, #28]
 8003936:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d00b      	beq.n	8003958 <HAL_GPIO_Init+0x1e4>
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	2b02      	cmp	r3, #2
 8003946:	d007      	beq.n	8003958 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800394c:	2b11      	cmp	r3, #17
 800394e:	d003      	beq.n	8003958 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b12      	cmp	r3, #18
 8003956:	d130      	bne.n	80039ba <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	2203      	movs	r2, #3
 8003964:	fa02 f303 	lsl.w	r3, r2, r3
 8003968:	43db      	mvns	r3, r3
 800396a:	69fa      	ldr	r2, [r7, #28]
 800396c:	4013      	ands	r3, r2
 800396e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	68da      	ldr	r2, [r3, #12]
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	69fa      	ldr	r2, [r7, #28]
 800397e:	4313      	orrs	r3, r2
 8003980:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	69fa      	ldr	r2, [r7, #28]
 8003986:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800398e:	2201      	movs	r2, #1
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	43db      	mvns	r3, r3
 8003998:	69fa      	ldr	r2, [r7, #28]
 800399a:	4013      	ands	r3, r2
 800399c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	091b      	lsrs	r3, r3, #4
 80039a4:	f003 0201 	and.w	r2, r3, #1
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	69fa      	ldr	r2, [r7, #28]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	69fa      	ldr	r2, [r7, #28]
 80039b8:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b03      	cmp	r3, #3
 80039c0:	d107      	bne.n	80039d2 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80039c6:	2b03      	cmp	r3, #3
 80039c8:	d11b      	bne.n	8003a02 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d017      	beq.n	8003a02 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	2203      	movs	r2, #3
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	43db      	mvns	r3, r3
 80039e4:	69fa      	ldr	r2, [r7, #28]
 80039e6:	4013      	ands	r3, r2
 80039e8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	fa02 f303 	lsl.w	r3, r2, r3
 80039f6:	69fa      	ldr	r2, [r7, #28]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	69fa      	ldr	r2, [r7, #28]
 8003a00:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d07c      	beq.n	8003b08 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003a0e:	4a47      	ldr	r2, [pc, #284]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	089b      	lsrs	r3, r3, #2
 8003a14:	3318      	adds	r3, #24
 8003a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a1a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	f003 0303 	and.w	r3, r3, #3
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	220f      	movs	r2, #15
 8003a26:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2a:	43db      	mvns	r3, r3
 8003a2c:	69fa      	ldr	r2, [r7, #28]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	0a9a      	lsrs	r2, r3, #10
 8003a36:	4b3e      	ldr	r3, [pc, #248]	@ (8003b30 <HAL_GPIO_Init+0x3bc>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	f002 0203 	and.w	r2, r2, #3
 8003a40:	00d2      	lsls	r2, r2, #3
 8003a42:	4093      	lsls	r3, r2
 8003a44:	69fa      	ldr	r2, [r7, #28]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003a4a:	4938      	ldr	r1, [pc, #224]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	089b      	lsrs	r3, r3, #2
 8003a50:	3318      	adds	r3, #24
 8003a52:	69fa      	ldr	r2, [r7, #28]
 8003a54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003a58:	4b34      	ldr	r3, [pc, #208]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	43db      	mvns	r3, r3
 8003a62:	69fa      	ldr	r2, [r7, #28]
 8003a64:	4013      	ands	r3, r2
 8003a66:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d003      	beq.n	8003a7c <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8003a74:	69fa      	ldr	r2, [r7, #28]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8003a7c:	4a2b      	ldr	r2, [pc, #172]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8003a82:	4b2a      	ldr	r3, [pc, #168]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	43db      	mvns	r3, r3
 8003a8c:	69fa      	ldr	r2, [r7, #28]
 8003a8e:	4013      	ands	r3, r2
 8003a90:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8003a9e:	69fa      	ldr	r2, [r7, #28]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8003aa6:	4a21      	ldr	r2, [pc, #132]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003aac:	4b1f      	ldr	r3, [pc, #124]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003aae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ab2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	69fa      	ldr	r2, [r7, #28]
 8003aba:	4013      	ands	r3, r2
 8003abc:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8003aca:	69fa      	ldr	r2, [r7, #28]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8003ad2:	4a16      	ldr	r2, [pc, #88]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003ada:	4b14      	ldr	r3, [pc, #80]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003adc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ae0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	43db      	mvns	r3, r3
 8003ae6:	69fa      	ldr	r2, [r7, #28]
 8003ae8:	4013      	ands	r3, r2
 8003aea:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d003      	beq.n	8003b00 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8003af8:	69fa      	ldr	r2, [r7, #28]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8003b00:	4a0a      	ldr	r2, [pc, #40]	@ (8003b2c <HAL_GPIO_Init+0x3b8>)
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	fa22 f303 	lsr.w	r3, r2, r3
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f47f ae35 	bne.w	8003788 <HAL_GPIO_Init+0x14>
  }
}
 8003b1e:	bf00      	nop
 8003b20:	bf00      	nop
 8003b22:	3724      	adds	r7, #36	@ 0x24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	46022000 	.word	0x46022000
 8003b30:	002f7f7f 	.word	0x002f7f7f

08003b34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	807b      	strh	r3, [r7, #2]
 8003b40:	4613      	mov	r3, r2
 8003b42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b44:	787b      	ldrb	r3, [r7, #1]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b4a:	887a      	ldrh	r2, [r7, #2]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8003b50:	e002      	b.n	8003b58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8003b52:	887a      	ldrh	r2, [r7, #2]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8003b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003bac <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003b70:	68da      	ldr	r2, [r3, #12]
 8003b72:	88fb      	ldrh	r3, [r7, #6]
 8003b74:	4013      	ands	r3, r2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d006      	beq.n	8003b88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003bac <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003b7c:	88fb      	ldrh	r3, [r7, #6]
 8003b7e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003b80:	88fb      	ldrh	r3, [r7, #6]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 f814 	bl	8003bb0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8003b88:	4b08      	ldr	r3, [pc, #32]	@ (8003bac <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003b8a:	691a      	ldr	r2, [r3, #16]
 8003b8c:	88fb      	ldrh	r3, [r7, #6]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d006      	beq.n	8003ba2 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003b94:	4a05      	ldr	r2, [pc, #20]	@ (8003bac <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003b96:	88fb      	ldrh	r3, [r7, #6]
 8003b98:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003b9a:	88fb      	ldrh	r3, [r7, #6]
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f000 f812 	bl	8003bc6 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003ba2:	bf00      	nop
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	46022000 	.word	0x46022000

08003bb0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	4603      	mov	r3, r0
 8003bce:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8003bd0:	bf00      	nop
 8003bd2:	370c      	adds	r7, #12
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be4:	2300      	movs	r3, #0
 8003be6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8003be8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c18 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d002      	beq.n	8003bfa <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	73fb      	strb	r3, [r7, #15]
 8003bf8:	e007      	b.n	8003c0a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8003bfa:	4b07      	ldr	r3, [pc, #28]	@ (8003c18 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f023 0204 	bic.w	r2, r3, #4
 8003c02:	4905      	ldr	r1, [pc, #20]	@ (8003c18 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	600b      	str	r3, [r1, #0]
  }

  return status;
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3714      	adds	r7, #20
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr
 8003c18:	40030400 	.word	0x40030400

08003c1c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003c20:	4b05      	ldr	r3, [pc, #20]	@ (8003c38 <HAL_ICACHE_Enable+0x1c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a04      	ldr	r2, [pc, #16]	@ (8003c38 <HAL_ICACHE_Enable+0x1c>)
 8003c26:	f043 0301 	orr.w	r3, r3, #1
 8003c2a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr
 8003c38:	40030400 	.word	0x40030400

08003c3c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8003c44:	4b39      	ldr	r3, [pc, #228]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c4c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8003c4e:	68ba      	ldr	r2, [r7, #8]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d10b      	bne.n	8003c6e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c5c:	d905      	bls.n	8003c6a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003c5e:	4b33      	ldr	r3, [pc, #204]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	4a32      	ldr	r2, [pc, #200]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c68:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e057      	b.n	8003d1e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c74:	d90a      	bls.n	8003c8c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8003c76:	4b2d      	ldr	r3, [pc, #180]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	4a2a      	ldr	r2, [pc, #168]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c88:	60d3      	str	r3, [r2, #12]
 8003c8a:	e007      	b.n	8003c9c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003c8c:	4b27      	ldr	r3, [pc, #156]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003c94:	4925      	ldr	r1, [pc, #148]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003c9c:	4b24      	ldr	r3, [pc, #144]	@ (8003d30 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a24      	ldr	r2, [pc, #144]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca6:	099b      	lsrs	r3, r3, #6
 8003ca8:	2232      	movs	r2, #50	@ 0x32
 8003caa:	fb02 f303 	mul.w	r3, r2, r3
 8003cae:	4a21      	ldr	r2, [pc, #132]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb4:	099b      	lsrs	r3, r3, #6
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003cba:	e002      	b.n	8003cc2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d102      	bne.n	8003cd4 <HAL_PWREx_ControlVoltageScaling+0x98>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1f3      	bne.n	8003cbc <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d01b      	beq.n	8003d12 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003cda:	4b15      	ldr	r3, [pc, #84]	@ (8003d30 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a15      	ldr	r2, [pc, #84]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce4:	099b      	lsrs	r3, r3, #6
 8003ce6:	2232      	movs	r2, #50	@ 0x32
 8003ce8:	fb02 f303 	mul.w	r3, r2, r3
 8003cec:	4a11      	ldr	r2, [pc, #68]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003cee:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf2:	099b      	lsrs	r3, r3, #6
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003cf8:	e002      	b.n	8003d00 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003d00:	4b0a      	ldr	r3, [pc, #40]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d102      	bne.n	8003d12 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1f3      	bne.n	8003cfa <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e000      	b.n	8003d1e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3714      	adds	r7, #20
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	46020800 	.word	0x46020800
 8003d30:	20000000 	.word	0x20000000
 8003d34:	10624dd3 	.word	0x10624dd3

08003d38 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8003d3c:	4b04      	ldr	r3, [pc, #16]	@ (8003d50 <HAL_PWREx_GetVoltageRange+0x18>)
 8003d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	46020800 	.word	0x46020800

08003d54 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 8003d58:	4b05      	ldr	r3, [pc, #20]	@ (8003d70 <HAL_PWREx_EnableVddA+0x1c>)
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	4a04      	ldr	r2, [pc, #16]	@ (8003d70 <HAL_PWREx_EnableVddA+0x1c>)
 8003d5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d62:	6113      	str	r3, [r2, #16]
}
 8003d64:	bf00      	nop
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	46020800 	.word	0x46020800

08003d74 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b08e      	sub	sp, #56	@ 0x38
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d102      	bne.n	8003d8e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	f000 bec8 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d8e:	4b99      	ldr	r3, [pc, #612]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003d90:	69db      	ldr	r3, [r3, #28]
 8003d92:	f003 030c 	and.w	r3, r3, #12
 8003d96:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d98:	4b96      	ldr	r3, [pc, #600]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d9c:	f003 0303 	and.w	r3, r3, #3
 8003da0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0310 	and.w	r3, r3, #16
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f000 816c 	beq.w	8004088 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d007      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x52>
 8003db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db8:	2b0c      	cmp	r3, #12
 8003dba:	f040 80de 	bne.w	8003f7a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	f040 80da 	bne.w	8003f7a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	69db      	ldr	r3, [r3, #28]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d102      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	f000 bea5 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003dd8:	4b86      	ldr	r3, [pc, #536]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d004      	beq.n	8003dee <HAL_RCC_OscConfig+0x7a>
 8003de4:	4b83      	ldr	r3, [pc, #524]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003dec:	e005      	b.n	8003dfa <HAL_RCC_OscConfig+0x86>
 8003dee:	4b81      	ldr	r3, [pc, #516]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003df0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003df4:	041b      	lsls	r3, r3, #16
 8003df6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d255      	bcs.n	8003eaa <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d10a      	bne.n	8003e1a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f001 f9a1 	bl	8005150 <RCC_SetFlashLatencyFromMSIRange>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	f000 be82 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003e1a:	4b76      	ldr	r3, [pc, #472]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	4a75      	ldr	r2, [pc, #468]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e20:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e24:	6093      	str	r3, [r2, #8]
 8003e26:	4b73      	ldr	r3, [pc, #460]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e32:	4970      	ldr	r1, [pc, #448]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003e40:	d309      	bcc.n	8003e56 <HAL_RCC_OscConfig+0xe2>
 8003e42:	4b6c      	ldr	r3, [pc, #432]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	f023 021f 	bic.w	r2, r3, #31
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	4969      	ldr	r1, [pc, #420]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	60cb      	str	r3, [r1, #12]
 8003e54:	e07e      	b.n	8003f54 <HAL_RCC_OscConfig+0x1e0>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	da0a      	bge.n	8003e74 <HAL_RCC_OscConfig+0x100>
 8003e5e:	4b65      	ldr	r3, [pc, #404]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	015b      	lsls	r3, r3, #5
 8003e6c:	4961      	ldr	r1, [pc, #388]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60cb      	str	r3, [r1, #12]
 8003e72:	e06f      	b.n	8003f54 <HAL_RCC_OscConfig+0x1e0>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e7c:	d30a      	bcc.n	8003e94 <HAL_RCC_OscConfig+0x120>
 8003e7e:	4b5d      	ldr	r3, [pc, #372]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	029b      	lsls	r3, r3, #10
 8003e8c:	4959      	ldr	r1, [pc, #356]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	60cb      	str	r3, [r1, #12]
 8003e92:	e05f      	b.n	8003f54 <HAL_RCC_OscConfig+0x1e0>
 8003e94:	4b57      	ldr	r3, [pc, #348]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	03db      	lsls	r3, r3, #15
 8003ea2:	4954      	ldr	r1, [pc, #336]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	60cb      	str	r3, [r1, #12]
 8003ea8:	e054      	b.n	8003f54 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003eaa:	4b52      	ldr	r3, [pc, #328]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	4a51      	ldr	r2, [pc, #324]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003eb0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003eb4:	6093      	str	r3, [r2, #8]
 8003eb6:	4b4f      	ldr	r3, [pc, #316]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec2:	494c      	ldr	r1, [pc, #304]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ecc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003ed0:	d309      	bcc.n	8003ee6 <HAL_RCC_OscConfig+0x172>
 8003ed2:	4b48      	ldr	r3, [pc, #288]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	f023 021f 	bic.w	r2, r3, #31
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	4945      	ldr	r1, [pc, #276]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	60cb      	str	r3, [r1, #12]
 8003ee4:	e028      	b.n	8003f38 <HAL_RCC_OscConfig+0x1c4>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	da0a      	bge.n	8003f04 <HAL_RCC_OscConfig+0x190>
 8003eee:	4b41      	ldr	r3, [pc, #260]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	015b      	lsls	r3, r3, #5
 8003efc:	493d      	ldr	r1, [pc, #244]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	60cb      	str	r3, [r1, #12]
 8003f02:	e019      	b.n	8003f38 <HAL_RCC_OscConfig+0x1c4>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f0c:	d30a      	bcc.n	8003f24 <HAL_RCC_OscConfig+0x1b0>
 8003f0e:	4b39      	ldr	r3, [pc, #228]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	029b      	lsls	r3, r3, #10
 8003f1c:	4935      	ldr	r1, [pc, #212]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	60cb      	str	r3, [r1, #12]
 8003f22:	e009      	b.n	8003f38 <HAL_RCC_OscConfig+0x1c4>
 8003f24:	4b33      	ldr	r3, [pc, #204]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	03db      	lsls	r3, r3, #15
 8003f32:	4930      	ldr	r1, [pc, #192]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10a      	bne.n	8003f54 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f42:	4618      	mov	r0, r3
 8003f44:	f001 f904 	bl	8005150 <RCC_SetFlashLatencyFromMSIRange>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	f000 bde5 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003f54:	f001 f8e2 	bl	800511c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f58:	4b27      	ldr	r3, [pc, #156]	@ (8003ff8 <HAL_RCC_OscConfig+0x284>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7fd f833 	bl	8000fc8 <HAL_InitTick>
 8003f62:	4603      	mov	r3, r0
 8003f64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8003f68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f000 808a 	beq.w	8004086 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8003f72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f76:	f000 bdd2 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	69db      	ldr	r3, [r3, #28]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d066      	beq.n	8004050 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003f82:	4b1c      	ldr	r3, [pc, #112]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a1b      	ldr	r2, [pc, #108]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003f88:	f043 0301 	orr.w	r3, r3, #1
 8003f8c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003f8e:	f7fd f8a5 	bl	80010dc <HAL_GetTick>
 8003f92:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003f94:	e009      	b.n	8003faa <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f96:	f7fd f8a1 	bl	80010dc <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d902      	bls.n	8003faa <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	f000 bdba 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003faa:	4b12      	ldr	r3, [pc, #72]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0304 	and.w	r3, r3, #4
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d0ef      	beq.n	8003f96 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	4a0e      	ldr	r2, [pc, #56]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003fbc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003fc0:	6093      	str	r3, [r2, #8]
 8003fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fce:	4909      	ldr	r1, [pc, #36]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003fdc:	d30e      	bcc.n	8003ffc <HAL_RCC_OscConfig+0x288>
 8003fde:	4b05      	ldr	r3, [pc, #20]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	f023 021f 	bic.w	r2, r3, #31
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	4902      	ldr	r1, [pc, #8]	@ (8003ff4 <HAL_RCC_OscConfig+0x280>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	60cb      	str	r3, [r1, #12]
 8003ff0:	e04a      	b.n	8004088 <HAL_RCC_OscConfig+0x314>
 8003ff2:	bf00      	nop
 8003ff4:	46020c00 	.word	0x46020c00
 8003ff8:	20000004 	.word	0x20000004
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004000:	2b00      	cmp	r3, #0
 8004002:	da0a      	bge.n	800401a <HAL_RCC_OscConfig+0x2a6>
 8004004:	4b98      	ldr	r3, [pc, #608]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a1b      	ldr	r3, [r3, #32]
 8004010:	015b      	lsls	r3, r3, #5
 8004012:	4995      	ldr	r1, [pc, #596]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004014:	4313      	orrs	r3, r2
 8004016:	60cb      	str	r3, [r1, #12]
 8004018:	e036      	b.n	8004088 <HAL_RCC_OscConfig+0x314>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004022:	d30a      	bcc.n	800403a <HAL_RCC_OscConfig+0x2c6>
 8004024:	4b90      	ldr	r3, [pc, #576]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a1b      	ldr	r3, [r3, #32]
 8004030:	029b      	lsls	r3, r3, #10
 8004032:	498d      	ldr	r1, [pc, #564]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004034:	4313      	orrs	r3, r2
 8004036:	60cb      	str	r3, [r1, #12]
 8004038:	e026      	b.n	8004088 <HAL_RCC_OscConfig+0x314>
 800403a:	4b8b      	ldr	r3, [pc, #556]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	03db      	lsls	r3, r3, #15
 8004048:	4987      	ldr	r1, [pc, #540]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800404a:	4313      	orrs	r3, r2
 800404c:	60cb      	str	r3, [r1, #12]
 800404e:	e01b      	b.n	8004088 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8004050:	4b85      	ldr	r3, [pc, #532]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a84      	ldr	r2, [pc, #528]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004056:	f023 0301 	bic.w	r3, r3, #1
 800405a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800405c:	f7fd f83e 	bl	80010dc <HAL_GetTick>
 8004060:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004062:	e009      	b.n	8004078 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004064:	f7fd f83a 	bl	80010dc <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d902      	bls.n	8004078 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	f000 bd53 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004078:	4b7b      	ldr	r3, [pc, #492]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0304 	and.w	r3, r3, #4
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1ef      	bne.n	8004064 <HAL_RCC_OscConfig+0x2f0>
 8004084:	e000      	b.n	8004088 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004086:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 808b 	beq.w	80041ac <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004098:	2b08      	cmp	r3, #8
 800409a:	d005      	beq.n	80040a8 <HAL_RCC_OscConfig+0x334>
 800409c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409e:	2b0c      	cmp	r3, #12
 80040a0:	d109      	bne.n	80040b6 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80040a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	d106      	bne.n	80040b6 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d17d      	bne.n	80041ac <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	f000 bd34 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040be:	d106      	bne.n	80040ce <HAL_RCC_OscConfig+0x35a>
 80040c0:	4b69      	ldr	r3, [pc, #420]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a68      	ldr	r2, [pc, #416]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80040c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ca:	6013      	str	r3, [r2, #0]
 80040cc:	e041      	b.n	8004152 <HAL_RCC_OscConfig+0x3de>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040d6:	d112      	bne.n	80040fe <HAL_RCC_OscConfig+0x38a>
 80040d8:	4b63      	ldr	r3, [pc, #396]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a62      	ldr	r2, [pc, #392]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80040de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040e2:	6013      	str	r3, [r2, #0]
 80040e4:	4b60      	ldr	r3, [pc, #384]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a5f      	ldr	r2, [pc, #380]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80040ea:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80040ee:	6013      	str	r3, [r2, #0]
 80040f0:	4b5d      	ldr	r3, [pc, #372]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a5c      	ldr	r2, [pc, #368]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80040f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	e029      	b.n	8004152 <HAL_RCC_OscConfig+0x3de>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004106:	d112      	bne.n	800412e <HAL_RCC_OscConfig+0x3ba>
 8004108:	4b57      	ldr	r3, [pc, #348]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a56      	ldr	r2, [pc, #344]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800410e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004112:	6013      	str	r3, [r2, #0]
 8004114:	4b54      	ldr	r3, [pc, #336]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a53      	ldr	r2, [pc, #332]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800411a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800411e:	6013      	str	r3, [r2, #0]
 8004120:	4b51      	ldr	r3, [pc, #324]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a50      	ldr	r2, [pc, #320]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800412a:	6013      	str	r3, [r2, #0]
 800412c:	e011      	b.n	8004152 <HAL_RCC_OscConfig+0x3de>
 800412e:	4b4e      	ldr	r3, [pc, #312]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a4d      	ldr	r2, [pc, #308]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004134:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004138:	6013      	str	r3, [r2, #0]
 800413a:	4b4b      	ldr	r3, [pc, #300]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a4a      	ldr	r2, [pc, #296]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004140:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004144:	6013      	str	r3, [r2, #0]
 8004146:	4b48      	ldr	r3, [pc, #288]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a47      	ldr	r2, [pc, #284]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800414c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004150:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d014      	beq.n	8004184 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800415a:	f7fc ffbf 	bl	80010dc <HAL_GetTick>
 800415e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004160:	e009      	b.n	8004176 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004162:	f7fc ffbb 	bl	80010dc <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	2b64      	cmp	r3, #100	@ 0x64
 800416e:	d902      	bls.n	8004176 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	f000 bcd4 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004176:	4b3c      	ldr	r3, [pc, #240]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d0ef      	beq.n	8004162 <HAL_RCC_OscConfig+0x3ee>
 8004182:	e013      	b.n	80041ac <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8004184:	f7fc ffaa 	bl	80010dc <HAL_GetTick>
 8004188:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800418a:	e009      	b.n	80041a0 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800418c:	f7fc ffa6 	bl	80010dc <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b64      	cmp	r3, #100	@ 0x64
 8004198:	d902      	bls.n	80041a0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	f000 bcbf 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041a0:	4b31      	ldr	r3, [pc, #196]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1ef      	bne.n	800418c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d05f      	beq.n	8004278 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80041b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	d005      	beq.n	80041ca <HAL_RCC_OscConfig+0x456>
 80041be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c0:	2b0c      	cmp	r3, #12
 80041c2:	d114      	bne.n	80041ee <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80041c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d111      	bne.n	80041ee <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d102      	bne.n	80041d8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	f000 bca3 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80041d8:	4b23      	ldr	r3, [pc, #140]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	041b      	lsls	r3, r3, #16
 80041e6:	4920      	ldr	r1, [pc, #128]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80041ec:	e044      	b.n	8004278 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d024      	beq.n	8004240 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80041f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 80041fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004200:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004202:	f7fc ff6b 	bl	80010dc <HAL_GetTick>
 8004206:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004208:	e009      	b.n	800421e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800420a:	f7fc ff67 	bl	80010dc <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d902      	bls.n	800421e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	f000 bc80 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800421e:	4b12      	ldr	r3, [pc, #72]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004226:	2b00      	cmp	r3, #0
 8004228:	d0ef      	beq.n	800420a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800422a:	4b0f      	ldr	r3, [pc, #60]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	041b      	lsls	r3, r3, #16
 8004238:	490b      	ldr	r1, [pc, #44]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 800423a:	4313      	orrs	r3, r2
 800423c:	610b      	str	r3, [r1, #16]
 800423e:	e01b      	b.n	8004278 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8004240:	4b09      	ldr	r3, [pc, #36]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a08      	ldr	r2, [pc, #32]	@ (8004268 <HAL_RCC_OscConfig+0x4f4>)
 8004246:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800424a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800424c:	f7fc ff46 	bl	80010dc <HAL_GetTick>
 8004250:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004252:	e00b      	b.n	800426c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004254:	f7fc ff42 	bl	80010dc <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b02      	cmp	r3, #2
 8004260:	d904      	bls.n	800426c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	f000 bc5b 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
 8004268:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800426c:	4baf      	ldr	r3, [pc, #700]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1ed      	bne.n	8004254 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0308 	and.w	r3, r3, #8
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 80c8 	beq.w	8004416 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8004286:	2300      	movs	r3, #0
 8004288:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800428c:	4ba7      	ldr	r3, [pc, #668]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 800428e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004292:	f003 0304 	and.w	r3, r3, #4
 8004296:	2b00      	cmp	r3, #0
 8004298:	d111      	bne.n	80042be <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800429a:	4ba4      	ldr	r3, [pc, #656]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 800429c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042a0:	4aa2      	ldr	r2, [pc, #648]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80042a2:	f043 0304 	orr.w	r3, r3, #4
 80042a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80042aa:	4ba0      	ldr	r3, [pc, #640]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80042ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	617b      	str	r3, [r7, #20]
 80042b6:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80042b8:	2301      	movs	r3, #1
 80042ba:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80042be:	4b9c      	ldr	r3, [pc, #624]	@ (8004530 <HAL_RCC_OscConfig+0x7bc>)
 80042c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d119      	bne.n	80042fe <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80042ca:	4b99      	ldr	r3, [pc, #612]	@ (8004530 <HAL_RCC_OscConfig+0x7bc>)
 80042cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ce:	4a98      	ldr	r2, [pc, #608]	@ (8004530 <HAL_RCC_OscConfig+0x7bc>)
 80042d0:	f043 0301 	orr.w	r3, r3, #1
 80042d4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042d6:	f7fc ff01 	bl	80010dc <HAL_GetTick>
 80042da:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80042dc:	e009      	b.n	80042f2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042de:	f7fc fefd 	bl	80010dc <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d902      	bls.n	80042f2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	f000 bc16 	b.w	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80042f2:	4b8f      	ldr	r3, [pc, #572]	@ (8004530 <HAL_RCC_OscConfig+0x7bc>)
 80042f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0ef      	beq.n	80042de <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d05f      	beq.n	80043c6 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8004306:	4b89      	ldr	r3, [pc, #548]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 8004308:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800430c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	699a      	ldr	r2, [r3, #24]
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004318:	429a      	cmp	r2, r3
 800431a:	d037      	beq.n	800438c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800431c:	6a3b      	ldr	r3, [r7, #32]
 800431e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d006      	beq.n	8004334 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e3f4      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8004334:	6a3b      	ldr	r3, [r7, #32]
 8004336:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d01b      	beq.n	8004376 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800433e:	4b7b      	ldr	r3, [pc, #492]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 8004340:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004344:	4a79      	ldr	r2, [pc, #484]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 8004346:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800434a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800434e:	f7fc fec5 	bl	80010dc <HAL_GetTick>
 8004352:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004354:	e008      	b.n	8004368 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004356:	f7fc fec1 	bl	80010dc <HAL_GetTick>
 800435a:	4602      	mov	r2, r0
 800435c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	2b05      	cmp	r3, #5
 8004362:	d901      	bls.n	8004368 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e3da      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004368:	4b70      	ldr	r3, [pc, #448]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 800436a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800436e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1ef      	bne.n	8004356 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8004376:	4b6d      	ldr	r3, [pc, #436]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 8004378:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800437c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	4969      	ldr	r1, [pc, #420]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 8004386:	4313      	orrs	r3, r2
 8004388:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800438c:	4b67      	ldr	r3, [pc, #412]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 800438e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004392:	4a66      	ldr	r2, [pc, #408]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 8004394:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004398:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800439c:	f7fc fe9e 	bl	80010dc <HAL_GetTick>
 80043a0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043a4:	f7fc fe9a 	bl	80010dc <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b05      	cmp	r3, #5
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e3b3      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80043b6:	4b5d      	ldr	r3, [pc, #372]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80043b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0ef      	beq.n	80043a4 <HAL_RCC_OscConfig+0x630>
 80043c4:	e01b      	b.n	80043fe <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80043c6:	4b59      	ldr	r3, [pc, #356]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80043c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043cc:	4a57      	ldr	r2, [pc, #348]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80043ce:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80043d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80043d6:	f7fc fe81 	bl	80010dc <HAL_GetTick>
 80043da:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80043dc:	e008      	b.n	80043f0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043de:	f7fc fe7d 	bl	80010dc <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b05      	cmp	r3, #5
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e396      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80043f0:	4b4e      	ldr	r3, [pc, #312]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80043f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1ef      	bne.n	80043de <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043fe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004402:	2b01      	cmp	r3, #1
 8004404:	d107      	bne.n	8004416 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004406:	4b49      	ldr	r3, [pc, #292]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 8004408:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800440c:	4a47      	ldr	r2, [pc, #284]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 800440e:	f023 0304 	bic.w	r3, r3, #4
 8004412:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0304 	and.w	r3, r3, #4
 800441e:	2b00      	cmp	r3, #0
 8004420:	f000 8111 	beq.w	8004646 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004424:	2300      	movs	r3, #0
 8004426:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800442a:	4b40      	ldr	r3, [pc, #256]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 800442c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004430:	f003 0304 	and.w	r3, r3, #4
 8004434:	2b00      	cmp	r3, #0
 8004436:	d111      	bne.n	800445c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004438:	4b3c      	ldr	r3, [pc, #240]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 800443a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800443e:	4a3b      	ldr	r2, [pc, #236]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 8004440:	f043 0304 	orr.w	r3, r3, #4
 8004444:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004448:	4b38      	ldr	r3, [pc, #224]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 800444a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800444e:	f003 0304 	and.w	r3, r3, #4
 8004452:	613b      	str	r3, [r7, #16]
 8004454:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8004456:	2301      	movs	r3, #1
 8004458:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800445c:	4b34      	ldr	r3, [pc, #208]	@ (8004530 <HAL_RCC_OscConfig+0x7bc>)
 800445e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b00      	cmp	r3, #0
 8004466:	d118      	bne.n	800449a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004468:	4b31      	ldr	r3, [pc, #196]	@ (8004530 <HAL_RCC_OscConfig+0x7bc>)
 800446a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446c:	4a30      	ldr	r2, [pc, #192]	@ (8004530 <HAL_RCC_OscConfig+0x7bc>)
 800446e:	f043 0301 	orr.w	r3, r3, #1
 8004472:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004474:	f7fc fe32 	bl	80010dc <HAL_GetTick>
 8004478:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800447c:	f7fc fe2e 	bl	80010dc <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e347      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800448e:	4b28      	ldr	r3, [pc, #160]	@ (8004530 <HAL_RCC_OscConfig+0x7bc>)
 8004490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d01f      	beq.n	80044e6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f003 0304 	and.w	r3, r3, #4
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d010      	beq.n	80044d4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80044b2:	4b1e      	ldr	r3, [pc, #120]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044b8:	4a1c      	ldr	r2, [pc, #112]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044ba:	f043 0304 	orr.w	r3, r3, #4
 80044be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80044c2:	4b1a      	ldr	r3, [pc, #104]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044c8:	4a18      	ldr	r2, [pc, #96]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044ca:	f043 0301 	orr.w	r3, r3, #1
 80044ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044d2:	e018      	b.n	8004506 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80044d4:	4b15      	ldr	r3, [pc, #84]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044da:	4a14      	ldr	r2, [pc, #80]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044dc:	f043 0301 	orr.w	r3, r3, #1
 80044e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044e4:	e00f      	b.n	8004506 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80044e6:	4b11      	ldr	r3, [pc, #68]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044ec:	4a0f      	ldr	r2, [pc, #60]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044ee:	f023 0301 	bic.w	r3, r3, #1
 80044f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80044f6:	4b0d      	ldr	r3, [pc, #52]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044fc:	4a0b      	ldr	r2, [pc, #44]	@ (800452c <HAL_RCC_OscConfig+0x7b8>)
 80044fe:	f023 0304 	bic.w	r3, r3, #4
 8004502:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d057      	beq.n	80045be <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 800450e:	f7fc fde5 	bl	80010dc <HAL_GetTick>
 8004512:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004514:	e00e      	b.n	8004534 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004516:	f7fc fde1 	bl	80010dc <HAL_GetTick>
 800451a:	4602      	mov	r2, r0
 800451c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004524:	4293      	cmp	r3, r2
 8004526:	d905      	bls.n	8004534 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e2f8      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
 800452c:	46020c00 	.word	0x46020c00
 8004530:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004534:	4b9c      	ldr	r3, [pc, #624]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004536:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0e9      	beq.n	8004516 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800454a:	2b00      	cmp	r3, #0
 800454c:	d01b      	beq.n	8004586 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800454e:	4b96      	ldr	r3, [pc, #600]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004550:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004554:	4a94      	ldr	r2, [pc, #592]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800455a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800455e:	e00a      	b.n	8004576 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004560:	f7fc fdbc 	bl	80010dc <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800456e:	4293      	cmp	r3, r2
 8004570:	d901      	bls.n	8004576 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e2d3      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004576:	4b8c      	ldr	r3, [pc, #560]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800457c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004580:	2b00      	cmp	r3, #0
 8004582:	d0ed      	beq.n	8004560 <HAL_RCC_OscConfig+0x7ec>
 8004584:	e053      	b.n	800462e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004586:	4b88      	ldr	r3, [pc, #544]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004588:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800458c:	4a86      	ldr	r2, [pc, #536]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 800458e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004592:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004596:	e00a      	b.n	80045ae <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004598:	f7fc fda0 	bl	80010dc <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e2b7      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80045ae:	4b7e      	ldr	r3, [pc, #504]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 80045b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d1ed      	bne.n	8004598 <HAL_RCC_OscConfig+0x824>
 80045bc:	e037      	b.n	800462e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80045be:	f7fc fd8d 	bl	80010dc <HAL_GetTick>
 80045c2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045c4:	e00a      	b.n	80045dc <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045c6:	f7fc fd89 	bl	80010dc <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e2a0      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045dc:	4b72      	ldr	r3, [pc, #456]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 80045de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1ed      	bne.n	80045c6 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80045ea:	4b6f      	ldr	r3, [pc, #444]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 80045ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d01a      	beq.n	800462e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80045f8:	4b6b      	ldr	r3, [pc, #428]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 80045fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045fe:	4a6a      	ldr	r2, [pc, #424]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004600:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004604:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004608:	e00a      	b.n	8004620 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460a:	f7fc fd67 	bl	80010dc <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004618:	4293      	cmp	r3, r2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e27e      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004620:	4b61      	ldr	r3, [pc, #388]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004626:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1ed      	bne.n	800460a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800462e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004632:	2b01      	cmp	r3, #1
 8004634:	d107      	bne.n	8004646 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004636:	4b5c      	ldr	r3, [pc, #368]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004638:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800463c:	4a5a      	ldr	r2, [pc, #360]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 800463e:	f023 0304 	bic.w	r3, r3, #4
 8004642:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0320 	and.w	r3, r3, #32
 800464e:	2b00      	cmp	r3, #0
 8004650:	d036      	beq.n	80046c0 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004656:	2b00      	cmp	r3, #0
 8004658:	d019      	beq.n	800468e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800465a:	4b53      	ldr	r3, [pc, #332]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a52      	ldr	r2, [pc, #328]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004660:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004664:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004666:	f7fc fd39 	bl	80010dc <HAL_GetTick>
 800466a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800466c:	e008      	b.n	8004680 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800466e:	f7fc fd35 	bl	80010dc <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	2b02      	cmp	r3, #2
 800467a:	d901      	bls.n	8004680 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e24e      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004680:	4b49      	ldr	r3, [pc, #292]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0f0      	beq.n	800466e <HAL_RCC_OscConfig+0x8fa>
 800468c:	e018      	b.n	80046c0 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800468e:	4b46      	ldr	r3, [pc, #280]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a45      	ldr	r2, [pc, #276]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004694:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004698:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800469a:	f7fc fd1f 	bl	80010dc <HAL_GetTick>
 800469e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80046a0:	e008      	b.n	80046b4 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046a2:	f7fc fd1b 	bl	80010dc <HAL_GetTick>
 80046a6:	4602      	mov	r2, r0
 80046a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d901      	bls.n	80046b4 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e234      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80046b4:	4b3c      	ldr	r3, [pc, #240]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1f0      	bne.n	80046a2 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d036      	beq.n	800473a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d019      	beq.n	8004708 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80046d4:	4b34      	ldr	r3, [pc, #208]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a33      	ldr	r2, [pc, #204]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 80046da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046de:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80046e0:	f7fc fcfc 	bl	80010dc <HAL_GetTick>
 80046e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80046e8:	f7fc fcf8 	bl	80010dc <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e211      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80046fa:	4b2b      	ldr	r3, [pc, #172]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d0f0      	beq.n	80046e8 <HAL_RCC_OscConfig+0x974>
 8004706:	e018      	b.n	800473a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8004708:	4b27      	ldr	r3, [pc, #156]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a26      	ldr	r2, [pc, #152]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 800470e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004712:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004714:	f7fc fce2 	bl	80010dc <HAL_GetTick>
 8004718:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800471c:	f7fc fcde 	bl	80010dc <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e1f7      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800472e:	4b1e      	ldr	r3, [pc, #120]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1f0      	bne.n	800471c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004742:	2b00      	cmp	r3, #0
 8004744:	d07f      	beq.n	8004846 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800474a:	2b00      	cmp	r3, #0
 800474c:	d062      	beq.n	8004814 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800474e:	4b16      	ldr	r3, [pc, #88]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	4a15      	ldr	r2, [pc, #84]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004754:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004758:	6093      	str	r3, [r2, #8]
 800475a:	4b13      	ldr	r3, [pc, #76]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004766:	4910      	ldr	r1, [pc, #64]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004768:	4313      	orrs	r3, r2
 800476a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004770:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004774:	d309      	bcc.n	800478a <HAL_RCC_OscConfig+0xa16>
 8004776:	4b0c      	ldr	r3, [pc, #48]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	f023 021f 	bic.w	r2, r3, #31
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	4909      	ldr	r1, [pc, #36]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004784:	4313      	orrs	r3, r2
 8004786:	60cb      	str	r3, [r1, #12]
 8004788:	e02a      	b.n	80047e0 <HAL_RCC_OscConfig+0xa6c>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478e:	2b00      	cmp	r3, #0
 8004790:	da0c      	bge.n	80047ac <HAL_RCC_OscConfig+0xa38>
 8004792:	4b05      	ldr	r3, [pc, #20]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	015b      	lsls	r3, r3, #5
 80047a0:	4901      	ldr	r1, [pc, #4]	@ (80047a8 <HAL_RCC_OscConfig+0xa34>)
 80047a2:	4313      	orrs	r3, r2
 80047a4:	60cb      	str	r3, [r1, #12]
 80047a6:	e01b      	b.n	80047e0 <HAL_RCC_OscConfig+0xa6c>
 80047a8:	46020c00 	.word	0x46020c00
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047b4:	d30a      	bcc.n	80047cc <HAL_RCC_OscConfig+0xa58>
 80047b6:	4ba1      	ldr	r3, [pc, #644]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a1b      	ldr	r3, [r3, #32]
 80047c2:	029b      	lsls	r3, r3, #10
 80047c4:	499d      	ldr	r1, [pc, #628]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60cb      	str	r3, [r1, #12]
 80047ca:	e009      	b.n	80047e0 <HAL_RCC_OscConfig+0xa6c>
 80047cc:	4b9b      	ldr	r3, [pc, #620]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a1b      	ldr	r3, [r3, #32]
 80047d8:	03db      	lsls	r3, r3, #15
 80047da:	4998      	ldr	r1, [pc, #608]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80047e0:	4b96      	ldr	r3, [pc, #600]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a95      	ldr	r2, [pc, #596]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80047e6:	f043 0310 	orr.w	r3, r3, #16
 80047ea:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80047ec:	f7fc fc76 	bl	80010dc <HAL_GetTick>
 80047f0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80047f2:	e008      	b.n	8004806 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80047f4:	f7fc fc72 	bl	80010dc <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e18b      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004806:	4b8d      	ldr	r3, [pc, #564]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0320 	and.w	r3, r3, #32
 800480e:	2b00      	cmp	r3, #0
 8004810:	d0f0      	beq.n	80047f4 <HAL_RCC_OscConfig+0xa80>
 8004812:	e018      	b.n	8004846 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004814:	4b89      	ldr	r3, [pc, #548]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a88      	ldr	r2, [pc, #544]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 800481a:	f023 0310 	bic.w	r3, r3, #16
 800481e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004820:	f7fc fc5c 	bl	80010dc <HAL_GetTick>
 8004824:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004828:	f7fc fc58 	bl	80010dc <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e171      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800483a:	4b80      	ldr	r3, [pc, #512]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0320 	and.w	r3, r3, #32
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f0      	bne.n	8004828 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 8166 	beq.w	8004b1c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8004850:	2300      	movs	r3, #0
 8004852:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004856:	4b79      	ldr	r3, [pc, #484]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004858:	69db      	ldr	r3, [r3, #28]
 800485a:	f003 030c 	and.w	r3, r3, #12
 800485e:	2b0c      	cmp	r3, #12
 8004860:	f000 80f2 	beq.w	8004a48 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004868:	2b02      	cmp	r3, #2
 800486a:	f040 80c5 	bne.w	80049f8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800486e:	4b73      	ldr	r3, [pc, #460]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a72      	ldr	r2, [pc, #456]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004874:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004878:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800487a:	f7fc fc2f 	bl	80010dc <HAL_GetTick>
 800487e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004880:	e008      	b.n	8004894 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004882:	f7fc fc2b 	bl	80010dc <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d901      	bls.n	8004894 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e144      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004894:	4b69      	ldr	r3, [pc, #420]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1f0      	bne.n	8004882 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048a0:	4b66      	ldr	r3, [pc, #408]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80048a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048a6:	f003 0304 	and.w	r3, r3, #4
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d111      	bne.n	80048d2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80048ae:	4b63      	ldr	r3, [pc, #396]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80048b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048b4:	4a61      	ldr	r2, [pc, #388]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80048b6:	f043 0304 	orr.w	r3, r3, #4
 80048ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80048be:	4b5f      	ldr	r3, [pc, #380]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80048c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048c4:	f003 0304 	and.w	r3, r3, #4
 80048c8:	60fb      	str	r3, [r7, #12]
 80048ca:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80048cc:	2301      	movs	r3, #1
 80048ce:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80048d2:	4b5b      	ldr	r3, [pc, #364]	@ (8004a40 <HAL_RCC_OscConfig+0xccc>)
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048de:	d102      	bne.n	80048e6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80048e0:	2301      	movs	r3, #1
 80048e2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80048e6:	4b56      	ldr	r3, [pc, #344]	@ (8004a40 <HAL_RCC_OscConfig+0xccc>)
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	4a55      	ldr	r2, [pc, #340]	@ (8004a40 <HAL_RCC_OscConfig+0xccc>)
 80048ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048f0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80048f2:	4b52      	ldr	r3, [pc, #328]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80048f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048fa:	f023 0303 	bic.w	r3, r3, #3
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004906:	3a01      	subs	r2, #1
 8004908:	0212      	lsls	r2, r2, #8
 800490a:	4311      	orrs	r1, r2
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004910:	430a      	orrs	r2, r1
 8004912:	494a      	ldr	r1, [pc, #296]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004914:	4313      	orrs	r3, r2
 8004916:	628b      	str	r3, [r1, #40]	@ 0x28
 8004918:	4b48      	ldr	r3, [pc, #288]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 800491a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800491c:	4b49      	ldr	r3, [pc, #292]	@ (8004a44 <HAL_RCC_OscConfig+0xcd0>)
 800491e:	4013      	ands	r3, r2
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004924:	3a01      	subs	r2, #1
 8004926:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800492e:	3a01      	subs	r2, #1
 8004930:	0252      	lsls	r2, r2, #9
 8004932:	b292      	uxth	r2, r2
 8004934:	4311      	orrs	r1, r2
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800493a:	3a01      	subs	r2, #1
 800493c:	0412      	lsls	r2, r2, #16
 800493e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004942:	4311      	orrs	r1, r2
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004948:	3a01      	subs	r2, #1
 800494a:	0612      	lsls	r2, r2, #24
 800494c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004950:	430a      	orrs	r2, r1
 8004952:	493a      	ldr	r1, [pc, #232]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004954:	4313      	orrs	r3, r2
 8004956:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004958:	4b38      	ldr	r3, [pc, #224]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 800495a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800495c:	4a37      	ldr	r2, [pc, #220]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 800495e:	f023 0310 	bic.w	r3, r3, #16
 8004962:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004968:	4a34      	ldr	r2, [pc, #208]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800496e:	4b33      	ldr	r3, [pc, #204]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004972:	4a32      	ldr	r2, [pc, #200]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004974:	f043 0310 	orr.w	r3, r3, #16
 8004978:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800497a:	4b30      	ldr	r3, [pc, #192]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 800497c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497e:	f023 020c 	bic.w	r2, r3, #12
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004986:	492d      	ldr	r1, [pc, #180]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004988:	4313      	orrs	r3, r2
 800498a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 800498c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004990:	2b01      	cmp	r3, #1
 8004992:	d105      	bne.n	80049a0 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004994:	4b2a      	ldr	r3, [pc, #168]	@ (8004a40 <HAL_RCC_OscConfig+0xccc>)
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	4a29      	ldr	r2, [pc, #164]	@ (8004a40 <HAL_RCC_OscConfig+0xccc>)
 800499a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800499e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80049a0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d107      	bne.n	80049b8 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80049a8:	4b24      	ldr	r3, [pc, #144]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80049aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ae:	4a23      	ldr	r2, [pc, #140]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80049b0:	f023 0304 	bic.w	r3, r3, #4
 80049b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80049b8:	4b20      	ldr	r3, [pc, #128]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a1f      	ldr	r2, [pc, #124]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80049be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049c2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80049c4:	f7fc fb8a 	bl	80010dc <HAL_GetTick>
 80049c8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049cc:	f7fc fb86 	bl	80010dc <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e09f      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80049de:	4b17      	ldr	r3, [pc, #92]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d0f0      	beq.n	80049cc <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80049ea:	4b14      	ldr	r3, [pc, #80]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80049ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ee:	4a13      	ldr	r2, [pc, #76]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80049f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049f4:	6293      	str	r3, [r2, #40]	@ 0x28
 80049f6:	e091      	b.n	8004b1c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80049f8:	4b10      	ldr	r3, [pc, #64]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a0f      	ldr	r2, [pc, #60]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 80049fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a02:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004a04:	f7fc fb6a 	bl	80010dc <HAL_GetTick>
 8004a08:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004a0a:	e008      	b.n	8004a1e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a0c:	f7fc fb66 	bl	80010dc <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e07f      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004a1e:	4b07      	ldr	r3, [pc, #28]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1f0      	bne.n	8004a0c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004a2a:	4b04      	ldr	r3, [pc, #16]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2e:	4a03      	ldr	r2, [pc, #12]	@ (8004a3c <HAL_RCC_OscConfig+0xcc8>)
 8004a30:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004a34:	f023 0303 	bic.w	r3, r3, #3
 8004a38:	6293      	str	r3, [r2, #40]	@ 0x28
 8004a3a:	e06f      	b.n	8004b1c <HAL_RCC_OscConfig+0xda8>
 8004a3c:	46020c00 	.word	0x46020c00
 8004a40:	46020800 	.word	0x46020800
 8004a44:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004a48:	4b37      	ldr	r3, [pc, #220]	@ (8004b28 <HAL_RCC_OscConfig+0xdb4>)
 8004a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a4c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004a4e:	4b36      	ldr	r3, [pc, #216]	@ (8004b28 <HAL_RCC_OscConfig+0xdb4>)
 8004a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a52:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d039      	beq.n	8004ad0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	f003 0203 	and.w	r2, r3, #3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d132      	bne.n	8004ad0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	0a1b      	lsrs	r3, r3, #8
 8004a6e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d129      	bne.n	8004ad0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d122      	bne.n	8004ad0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a94:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d11a      	bne.n	8004ad0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	0a5b      	lsrs	r3, r3, #9
 8004a9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aa6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d111      	bne.n	8004ad0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	0c1b      	lsrs	r3, r3, #16
 8004ab0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ab8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d108      	bne.n	8004ad0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	0e1b      	lsrs	r3, r3, #24
 8004ac2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aca:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d001      	beq.n	8004ad4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e024      	b.n	8004b1e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004ad4:	4b14      	ldr	r3, [pc, #80]	@ (8004b28 <HAL_RCC_OscConfig+0xdb4>)
 8004ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad8:	08db      	lsrs	r3, r3, #3
 8004ada:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d01a      	beq.n	8004b1c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004ae6:	4b10      	ldr	r3, [pc, #64]	@ (8004b28 <HAL_RCC_OscConfig+0xdb4>)
 8004ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aea:	4a0f      	ldr	r2, [pc, #60]	@ (8004b28 <HAL_RCC_OscConfig+0xdb4>)
 8004aec:	f023 0310 	bic.w	r3, r3, #16
 8004af0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af2:	f7fc faf3 	bl	80010dc <HAL_GetTick>
 8004af6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8004af8:	bf00      	nop
 8004afa:	f7fc faef 	bl	80010dc <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d0f9      	beq.n	8004afa <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b0a:	4a07      	ldr	r2, [pc, #28]	@ (8004b28 <HAL_RCC_OscConfig+0xdb4>)
 8004b0c:	00db      	lsls	r3, r3, #3
 8004b0e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004b10:	4b05      	ldr	r3, [pc, #20]	@ (8004b28 <HAL_RCC_OscConfig+0xdb4>)
 8004b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b14:	4a04      	ldr	r2, [pc, #16]	@ (8004b28 <HAL_RCC_OscConfig+0xdb4>)
 8004b16:	f043 0310 	orr.w	r3, r3, #16
 8004b1a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3738      	adds	r7, #56	@ 0x38
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	46020c00 	.word	0x46020c00

08004b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d101      	bne.n	8004b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e1d9      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b40:	4b9b      	ldr	r3, [pc, #620]	@ (8004db0 <HAL_RCC_ClockConfig+0x284>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 030f 	and.w	r3, r3, #15
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d910      	bls.n	8004b70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b4e:	4b98      	ldr	r3, [pc, #608]	@ (8004db0 <HAL_RCC_ClockConfig+0x284>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f023 020f 	bic.w	r2, r3, #15
 8004b56:	4996      	ldr	r1, [pc, #600]	@ (8004db0 <HAL_RCC_ClockConfig+0x284>)
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b5e:	4b94      	ldr	r3, [pc, #592]	@ (8004db0 <HAL_RCC_ClockConfig+0x284>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 030f 	and.w	r3, r3, #15
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d001      	beq.n	8004b70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e1c1      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0310 	and.w	r3, r3, #16
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d010      	beq.n	8004b9e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	695a      	ldr	r2, [r3, #20]
 8004b80:	4b8c      	ldr	r3, [pc, #560]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d908      	bls.n	8004b9e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8004b8c:	4b89      	ldr	r3, [pc, #548]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	4986      	ldr	r1, [pc, #536]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0308 	and.w	r3, r3, #8
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d012      	beq.n	8004bd0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	691a      	ldr	r2, [r3, #16]
 8004bae:	4b81      	ldr	r3, [pc, #516]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	091b      	lsrs	r3, r3, #4
 8004bb4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d909      	bls.n	8004bd0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004bbc:	4b7d      	ldr	r3, [pc, #500]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	011b      	lsls	r3, r3, #4
 8004bca:	497a      	ldr	r1, [pc, #488]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0304 	and.w	r3, r3, #4
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d010      	beq.n	8004bfe <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	4b74      	ldr	r3, [pc, #464]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d908      	bls.n	8004bfe <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004bec:	4b71      	ldr	r3, [pc, #452]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	496e      	ldr	r1, [pc, #440]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d010      	beq.n	8004c2c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	689a      	ldr	r2, [r3, #8]
 8004c0e:	4b69      	ldr	r3, [pc, #420]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	f003 030f 	and.w	r3, r3, #15
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d908      	bls.n	8004c2c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004c1a:	4b66      	ldr	r3, [pc, #408]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f023 020f 	bic.w	r2, r3, #15
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	4963      	ldr	r1, [pc, #396]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f000 80d2 	beq.w	8004dde <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	2b03      	cmp	r3, #3
 8004c44:	d143      	bne.n	8004cce <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c46:	4b5b      	ldr	r3, [pc, #364]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c4c:	f003 0304 	and.w	r3, r3, #4
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d110      	bne.n	8004c76 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004c54:	4b57      	ldr	r3, [pc, #348]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c5a:	4a56      	ldr	r2, [pc, #344]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004c5c:	f043 0304 	orr.w	r3, r3, #4
 8004c60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004c64:	4b53      	ldr	r3, [pc, #332]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c6a:	f003 0304 	and.w	r3, r3, #4
 8004c6e:	60bb      	str	r3, [r7, #8]
 8004c70:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8004c72:	2301      	movs	r3, #1
 8004c74:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004c76:	f7fc fa31 	bl	80010dc <HAL_GetTick>
 8004c7a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8004c7c:	4b4e      	ldr	r3, [pc, #312]	@ (8004db8 <HAL_RCC_ClockConfig+0x28c>)
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00f      	beq.n	8004ca8 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004c88:	e008      	b.n	8004c9c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8004c8a:	f7fc fa27 	bl	80010dc <HAL_GetTick>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d901      	bls.n	8004c9c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e12b      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004c9c:	4b46      	ldr	r3, [pc, #280]	@ (8004db8 <HAL_RCC_ClockConfig+0x28c>)
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d0f0      	beq.n	8004c8a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004ca8:	7dfb      	ldrb	r3, [r7, #23]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d107      	bne.n	8004cbe <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004cae:	4b41      	ldr	r3, [pc, #260]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cb4:	4a3f      	ldr	r2, [pc, #252]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004cb6:	f023 0304 	bic.w	r3, r3, #4
 8004cba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d121      	bne.n	8004d0e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e112      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d107      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cd6:	4b37      	ldr	r3, [pc, #220]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d115      	bne.n	8004d0e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e106      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d107      	bne.n	8004cfe <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004cee:	4b31      	ldr	r3, [pc, #196]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0304 	and.w	r3, r3, #4
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d109      	bne.n	8004d0e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e0fa      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cfe:	4b2d      	ldr	r3, [pc, #180]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e0f2      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8004d0e:	4b29      	ldr	r3, [pc, #164]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004d10:	69db      	ldr	r3, [r3, #28]
 8004d12:	f023 0203 	bic.w	r2, r3, #3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	4926      	ldr	r1, [pc, #152]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004d20:	f7fc f9dc 	bl	80010dc <HAL_GetTick>
 8004d24:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	2b03      	cmp	r3, #3
 8004d2c:	d112      	bne.n	8004d54 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d2e:	e00a      	b.n	8004d46 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d30:	f7fc f9d4 	bl	80010dc <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e0d6      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d46:	4b1b      	ldr	r3, [pc, #108]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004d48:	69db      	ldr	r3, [r3, #28]
 8004d4a:	f003 030c 	and.w	r3, r3, #12
 8004d4e:	2b0c      	cmp	r3, #12
 8004d50:	d1ee      	bne.n	8004d30 <HAL_RCC_ClockConfig+0x204>
 8004d52:	e044      	b.n	8004dde <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d112      	bne.n	8004d82 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d5c:	e00a      	b.n	8004d74 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d5e:	f7fc f9bd 	bl	80010dc <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d901      	bls.n	8004d74 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004d70:	2303      	movs	r3, #3
 8004d72:	e0bf      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d74:	4b0f      	ldr	r3, [pc, #60]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	f003 030c 	and.w	r3, r3, #12
 8004d7c:	2b08      	cmp	r3, #8
 8004d7e:	d1ee      	bne.n	8004d5e <HAL_RCC_ClockConfig+0x232>
 8004d80:	e02d      	b.n	8004dde <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d123      	bne.n	8004dd2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004d8a:	e00a      	b.n	8004da2 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d8c:	f7fc f9a6 	bl	80010dc <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e0a8      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004da2:	4b04      	ldr	r3, [pc, #16]	@ (8004db4 <HAL_RCC_ClockConfig+0x288>)
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	f003 030c 	and.w	r3, r3, #12
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1ee      	bne.n	8004d8c <HAL_RCC_ClockConfig+0x260>
 8004dae:	e016      	b.n	8004dde <HAL_RCC_ClockConfig+0x2b2>
 8004db0:	40022000 	.word	0x40022000
 8004db4:	46020c00 	.word	0x46020c00
 8004db8:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dbc:	f7fc f98e 	bl	80010dc <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e090      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dd2:	4b4a      	ldr	r3, [pc, #296]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	f003 030c 	and.w	r3, r3, #12
 8004dda:	2b04      	cmp	r3, #4
 8004ddc:	d1ee      	bne.n	8004dbc <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d010      	beq.n	8004e0c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689a      	ldr	r2, [r3, #8]
 8004dee:	4b43      	ldr	r3, [pc, #268]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	f003 030f 	and.w	r3, r3, #15
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d208      	bcs.n	8004e0c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004dfa:	4b40      	ldr	r3, [pc, #256]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	f023 020f 	bic.w	r2, r3, #15
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	493d      	ldr	r1, [pc, #244]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e0c:	4b3c      	ldr	r3, [pc, #240]	@ (8004f00 <HAL_RCC_ClockConfig+0x3d4>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 030f 	and.w	r3, r3, #15
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d210      	bcs.n	8004e3c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e1a:	4b39      	ldr	r3, [pc, #228]	@ (8004f00 <HAL_RCC_ClockConfig+0x3d4>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f023 020f 	bic.w	r2, r3, #15
 8004e22:	4937      	ldr	r1, [pc, #220]	@ (8004f00 <HAL_RCC_ClockConfig+0x3d4>)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e2a:	4b35      	ldr	r3, [pc, #212]	@ (8004f00 <HAL_RCC_ClockConfig+0x3d4>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 030f 	and.w	r3, r3, #15
 8004e32:	683a      	ldr	r2, [r7, #0]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d001      	beq.n	8004e3c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e05b      	b.n	8004ef4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0304 	and.w	r3, r3, #4
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d010      	beq.n	8004e6a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	68da      	ldr	r2, [r3, #12]
 8004e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d208      	bcs.n	8004e6a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004e58:	4b28      	ldr	r3, [pc, #160]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	4925      	ldr	r1, [pc, #148]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0308 	and.w	r3, r3, #8
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d012      	beq.n	8004e9c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	691a      	ldr	r2, [r3, #16]
 8004e7a:	4b20      	ldr	r3, [pc, #128]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	091b      	lsrs	r3, r3, #4
 8004e80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d209      	bcs.n	8004e9c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004e88:	4b1c      	ldr	r3, [pc, #112]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004e8a:	6a1b      	ldr	r3, [r3, #32]
 8004e8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	011b      	lsls	r3, r3, #4
 8004e96:	4919      	ldr	r1, [pc, #100]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0310 	and.w	r3, r3, #16
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d010      	beq.n	8004eca <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	695a      	ldr	r2, [r3, #20]
 8004eac:	4b13      	ldr	r3, [pc, #76]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d208      	bcs.n	8004eca <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004eb8:	4b10      	ldr	r3, [pc, #64]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	695b      	ldr	r3, [r3, #20]
 8004ec4:	490d      	ldr	r1, [pc, #52]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004eca:	f000 f821 	bl	8004f10 <HAL_RCC_GetSysClockFreq>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8004efc <HAL_RCC_ClockConfig+0x3d0>)
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	f003 030f 	and.w	r3, r3, #15
 8004ed8:	490a      	ldr	r1, [pc, #40]	@ (8004f04 <HAL_RCC_ClockConfig+0x3d8>)
 8004eda:	5ccb      	ldrb	r3, [r1, r3]
 8004edc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ee0:	4a09      	ldr	r2, [pc, #36]	@ (8004f08 <HAL_RCC_ClockConfig+0x3dc>)
 8004ee2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004ee4:	4b09      	ldr	r3, [pc, #36]	@ (8004f0c <HAL_RCC_ClockConfig+0x3e0>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fc f86d 	bl	8000fc8 <HAL_InitTick>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	73fb      	strb	r3, [r7, #15]

  return status;
 8004ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3718      	adds	r7, #24
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	46020c00 	.word	0x46020c00
 8004f00:	40022000 	.word	0x40022000
 8004f04:	080068d8 	.word	0x080068d8
 8004f08:	20000000 	.word	0x20000000
 8004f0c:	20000004 	.word	0x20000004

08004f10 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b08b      	sub	sp, #44	@ 0x2c
 8004f14:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004f16:	2300      	movs	r3, #0
 8004f18:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f1e:	4b78      	ldr	r3, [pc, #480]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f20:	69db      	ldr	r3, [r3, #28]
 8004f22:	f003 030c 	and.w	r3, r3, #12
 8004f26:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f28:	4b75      	ldr	r3, [pc, #468]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2c:	f003 0303 	and.w	r3, r3, #3
 8004f30:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d005      	beq.n	8004f44 <HAL_RCC_GetSysClockFreq+0x34>
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	2b0c      	cmp	r3, #12
 8004f3c:	d121      	bne.n	8004f82 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d11e      	bne.n	8004f82 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004f44:	4b6e      	ldr	r3, [pc, #440]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d107      	bne.n	8004f60 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8004f50:	4b6b      	ldr	r3, [pc, #428]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f52:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f56:	0b1b      	lsrs	r3, r3, #12
 8004f58:	f003 030f 	and.w	r3, r3, #15
 8004f5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f5e:	e005      	b.n	8004f6c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8004f60:	4b67      	ldr	r3, [pc, #412]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	0f1b      	lsrs	r3, r3, #28
 8004f66:	f003 030f 	and.w	r3, r3, #15
 8004f6a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f6c:	4a65      	ldr	r2, [pc, #404]	@ (8005104 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f74:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d110      	bne.n	8004f9e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004f80:	e00d      	b.n	8004f9e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f82:	4b5f      	ldr	r3, [pc, #380]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f84:	69db      	ldr	r3, [r3, #28]
 8004f86:	f003 030c 	and.w	r3, r3, #12
 8004f8a:	2b04      	cmp	r3, #4
 8004f8c:	d102      	bne.n	8004f94 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f8e:	4b5e      	ldr	r3, [pc, #376]	@ (8005108 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004f90:	623b      	str	r3, [r7, #32]
 8004f92:	e004      	b.n	8004f9e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	2b08      	cmp	r3, #8
 8004f98:	d101      	bne.n	8004f9e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f9a:	4b5c      	ldr	r3, [pc, #368]	@ (800510c <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004f9c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	2b0c      	cmp	r3, #12
 8004fa2:	f040 80a5 	bne.w	80050f0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004fa6:	4b56      	ldr	r3, [pc, #344]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004faa:	f003 0303 	and.w	r3, r3, #3
 8004fae:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004fb0:	4b53      	ldr	r3, [pc, #332]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb4:	0a1b      	lsrs	r3, r3, #8
 8004fb6:	f003 030f 	and.w	r3, r3, #15
 8004fba:	3301      	adds	r3, #1
 8004fbc:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004fbe:	4b50      	ldr	r3, [pc, #320]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fc2:	091b      	lsrs	r3, r3, #4
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004fca:	4b4d      	ldr	r3, [pc, #308]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fce:	08db      	lsrs	r3, r3, #3
 8004fd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	fb02 f303 	mul.w	r3, r2, r3
 8004fda:	ee07 3a90 	vmov	s15, r3
 8004fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fe2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	d003      	beq.n	8004ff4 <HAL_RCC_GetSysClockFreq+0xe4>
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	2b03      	cmp	r3, #3
 8004ff0:	d022      	beq.n	8005038 <HAL_RCC_GetSysClockFreq+0x128>
 8004ff2:	e043      	b.n	800507c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	ee07 3a90 	vmov	s15, r3
 8004ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ffe:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8005110 <HAL_RCC_GetSysClockFreq+0x200>
 8005002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005006:	4b3e      	ldr	r3, [pc, #248]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005008:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800500a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800500e:	ee07 3a90 	vmov	s15, r3
 8005012:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005016:	ed97 6a01 	vldr	s12, [r7, #4]
 800501a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005114 <HAL_RCC_GetSysClockFreq+0x204>
 800501e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005022:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800502a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800502e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005032:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005036:	e046      	b.n	80050c6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	ee07 3a90 	vmov	s15, r3
 800503e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005042:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8005118 <HAL_RCC_GetSysClockFreq+0x208>
 8005046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800504a:	4b2d      	ldr	r3, [pc, #180]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800504c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800504e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005052:	ee07 3a90 	vmov	s15, r3
 8005056:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800505a:	ed97 6a01 	vldr	s12, [r7, #4]
 800505e:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8005114 <HAL_RCC_GetSysClockFreq+0x204>
 8005062:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005066:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800506a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800506e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800507a:	e024      	b.n	80050c6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507e:	ee07 3a90 	vmov	s15, r3
 8005082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	ee07 3a90 	vmov	s15, r3
 800508c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005090:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005094:	4b1a      	ldr	r3, [pc, #104]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005098:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800509c:	ee07 3a90 	vmov	s15, r3
 80050a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80050a4:	ed97 6a01 	vldr	s12, [r7, #4]
 80050a8:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8005114 <HAL_RCC_GetSysClockFreq+0x204>
 80050ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80050b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050c4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80050c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005100 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80050c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ca:	0e1b      	lsrs	r3, r3, #24
 80050cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050d0:	3301      	adds	r3, #1
 80050d2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	ee07 3a90 	vmov	s15, r3
 80050da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80050de:	edd7 6a07 	vldr	s13, [r7, #28]
 80050e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80050e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050ea:	ee17 3a90 	vmov	r3, s15
 80050ee:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80050f0:	6a3b      	ldr	r3, [r7, #32]
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	372c      	adds	r7, #44	@ 0x2c
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	46020c00 	.word	0x46020c00
 8005104:	080068e8 	.word	0x080068e8
 8005108:	00f42400 	.word	0x00f42400
 800510c:	00b71b00 	.word	0x00b71b00
 8005110:	4b742400 	.word	0x4b742400
 8005114:	46000000 	.word	0x46000000
 8005118:	4b371b00 	.word	0x4b371b00

0800511c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005120:	f7ff fef6 	bl	8004f10 <HAL_RCC_GetSysClockFreq>
 8005124:	4602      	mov	r2, r0
 8005126:	4b07      	ldr	r3, [pc, #28]	@ (8005144 <HAL_RCC_GetHCLKFreq+0x28>)
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	f003 030f 	and.w	r3, r3, #15
 800512e:	4906      	ldr	r1, [pc, #24]	@ (8005148 <HAL_RCC_GetHCLKFreq+0x2c>)
 8005130:	5ccb      	ldrb	r3, [r1, r3]
 8005132:	fa22 f303 	lsr.w	r3, r2, r3
 8005136:	4a05      	ldr	r2, [pc, #20]	@ (800514c <HAL_RCC_GetHCLKFreq+0x30>)
 8005138:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800513a:	4b04      	ldr	r3, [pc, #16]	@ (800514c <HAL_RCC_GetHCLKFreq+0x30>)
 800513c:	681b      	ldr	r3, [r3, #0]
}
 800513e:	4618      	mov	r0, r3
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	46020c00 	.word	0x46020c00
 8005148:	080068d8 	.word	0x080068d8
 800514c:	20000000 	.word	0x20000000

08005150 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005158:	4b3e      	ldr	r3, [pc, #248]	@ (8005254 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800515a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800515e:	f003 0304 	and.w	r3, r3, #4
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005166:	f7fe fde7 	bl	8003d38 <HAL_PWREx_GetVoltageRange>
 800516a:	6178      	str	r0, [r7, #20]
 800516c:	e019      	b.n	80051a2 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800516e:	4b39      	ldr	r3, [pc, #228]	@ (8005254 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005170:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005174:	4a37      	ldr	r2, [pc, #220]	@ (8005254 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005176:	f043 0304 	orr.w	r3, r3, #4
 800517a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800517e:	4b35      	ldr	r3, [pc, #212]	@ (8005254 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005180:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	60fb      	str	r3, [r7, #12]
 800518a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800518c:	f7fe fdd4 	bl	8003d38 <HAL_PWREx_GetVoltageRange>
 8005190:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005192:	4b30      	ldr	r3, [pc, #192]	@ (8005254 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005194:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005198:	4a2e      	ldr	r2, [pc, #184]	@ (8005254 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800519a:	f023 0304 	bic.w	r3, r3, #4
 800519e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80051a8:	d003      	beq.n	80051b2 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051b0:	d109      	bne.n	80051c6 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051b8:	d202      	bcs.n	80051c0 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80051ba:	2301      	movs	r3, #1
 80051bc:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80051be:	e033      	b.n	8005228 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80051c0:	2300      	movs	r3, #0
 80051c2:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80051c4:	e030      	b.n	8005228 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051cc:	d208      	bcs.n	80051e0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051d4:	d102      	bne.n	80051dc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80051d6:	2303      	movs	r3, #3
 80051d8:	613b      	str	r3, [r7, #16]
 80051da:	e025      	b.n	8005228 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e035      	b.n	800524c <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051e6:	d90f      	bls.n	8005208 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d109      	bne.n	8005202 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051f4:	d902      	bls.n	80051fc <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80051f6:	2300      	movs	r3, #0
 80051f8:	613b      	str	r3, [r7, #16]
 80051fa:	e015      	b.n	8005228 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80051fc:	2301      	movs	r3, #1
 80051fe:	613b      	str	r3, [r7, #16]
 8005200:	e012      	b.n	8005228 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8005202:	2300      	movs	r3, #0
 8005204:	613b      	str	r3, [r7, #16]
 8005206:	e00f      	b.n	8005228 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800520e:	d109      	bne.n	8005224 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005216:	d102      	bne.n	800521e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8005218:	2301      	movs	r3, #1
 800521a:	613b      	str	r3, [r7, #16]
 800521c:	e004      	b.n	8005228 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800521e:	2302      	movs	r3, #2
 8005220:	613b      	str	r3, [r7, #16]
 8005222:	e001      	b.n	8005228 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8005224:	2301      	movs	r3, #1
 8005226:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005228:	4b0b      	ldr	r3, [pc, #44]	@ (8005258 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f023 020f 	bic.w	r2, r3, #15
 8005230:	4909      	ldr	r1, [pc, #36]	@ (8005258 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	4313      	orrs	r3, r2
 8005236:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8005238:	4b07      	ldr	r3, [pc, #28]	@ (8005258 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 030f 	and.w	r3, r3, #15
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	429a      	cmp	r2, r3
 8005244:	d001      	beq.n	800524a <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e000      	b.n	800524c <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800524a:	2300      	movs	r3, #0
}
 800524c:	4618      	mov	r0, r3
 800524e:	3718      	adds	r7, #24
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	46020c00 	.word	0x46020c00
 8005258:	40022000 	.word	0x40022000

0800525c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800525c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005260:	b0b8      	sub	sp, #224	@ 0xe0
 8005262:	af00      	add	r7, sp, #0
 8005264:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005268:	2300      	movs	r3, #0
 800526a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800526e:	2300      	movs	r3, #0
 8005270:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005274:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527c:	f002 0401 	and.w	r4, r2, #1
 8005280:	2500      	movs	r5, #0
 8005282:	ea54 0305 	orrs.w	r3, r4, r5
 8005286:	d00b      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8005288:	4bca      	ldr	r3, [pc, #808]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800528a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800528e:	f023 0103 	bic.w	r1, r3, #3
 8005292:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005298:	4ac6      	ldr	r2, [pc, #792]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800529a:	430b      	orrs	r3, r1
 800529c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80052a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a8:	f002 0802 	and.w	r8, r2, #2
 80052ac:	f04f 0900 	mov.w	r9, #0
 80052b0:	ea58 0309 	orrs.w	r3, r8, r9
 80052b4:	d00b      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80052b6:	4bbf      	ldr	r3, [pc, #764]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80052b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80052bc:	f023 010c 	bic.w	r1, r3, #12
 80052c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c6:	4abb      	ldr	r2, [pc, #748]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80052c8:	430b      	orrs	r3, r1
 80052ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80052ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d6:	f002 0a04 	and.w	sl, r2, #4
 80052da:	f04f 0b00 	mov.w	fp, #0
 80052de:	ea5a 030b 	orrs.w	r3, sl, fp
 80052e2:	d00b      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80052e4:	4bb3      	ldr	r3, [pc, #716]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80052e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80052ea:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80052ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f4:	4aaf      	ldr	r2, [pc, #700]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80052f6:	430b      	orrs	r3, r1
 80052f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80052fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005304:	f002 0308 	and.w	r3, r2, #8
 8005308:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800530c:	2300      	movs	r3, #0
 800530e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005312:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005316:	460b      	mov	r3, r1
 8005318:	4313      	orrs	r3, r2
 800531a:	d00b      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800531c:	4ba5      	ldr	r3, [pc, #660]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800531e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005322:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005326:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800532a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800532c:	4aa1      	ldr	r2, [pc, #644]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800532e:	430b      	orrs	r3, r1
 8005330:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005334:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533c:	f002 0310 	and.w	r3, r2, #16
 8005340:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005344:	2300      	movs	r3, #0
 8005346:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800534a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800534e:	460b      	mov	r3, r1
 8005350:	4313      	orrs	r3, r2
 8005352:	d00b      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005354:	4b97      	ldr	r3, [pc, #604]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800535a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800535e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005364:	4a93      	ldr	r2, [pc, #588]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005366:	430b      	orrs	r3, r1
 8005368:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800536c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005374:	f002 0320 	and.w	r3, r2, #32
 8005378:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800537c:	2300      	movs	r3, #0
 800537e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005382:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005386:	460b      	mov	r3, r1
 8005388:	4313      	orrs	r3, r2
 800538a:	d00b      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800538c:	4b89      	ldr	r3, [pc, #548]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800538e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005392:	f023 0107 	bic.w	r1, r3, #7
 8005396:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800539a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800539c:	4a85      	ldr	r2, [pc, #532]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800539e:	430b      	orrs	r3, r1
 80053a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ac:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80053b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053b4:	2300      	movs	r3, #0
 80053b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80053ba:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80053be:	460b      	mov	r3, r1
 80053c0:	4313      	orrs	r3, r2
 80053c2:	d00b      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80053c4:	4b7b      	ldr	r3, [pc, #492]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053ca:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80053ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053d4:	4a77      	ldr	r2, [pc, #476]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053d6:	430b      	orrs	r3, r1
 80053d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80053e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80053ec:	2300      	movs	r3, #0
 80053ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80053f2:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80053f6:	460b      	mov	r3, r1
 80053f8:	4313      	orrs	r3, r2
 80053fa:	d00b      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80053fc:	4b6d      	ldr	r3, [pc, #436]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005402:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005406:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800540a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800540c:	4a69      	ldr	r2, [pc, #420]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800540e:	430b      	orrs	r3, r1
 8005410:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005414:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005420:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005424:	2300      	movs	r3, #0
 8005426:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800542a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800542e:	460b      	mov	r3, r1
 8005430:	4313      	orrs	r3, r2
 8005432:	d00b      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005434:	4b5f      	ldr	r3, [pc, #380]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005436:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800543a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800543e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005444:	4a5b      	ldr	r2, [pc, #364]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005446:	430b      	orrs	r3, r1
 8005448:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800544c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005454:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005458:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800545c:	2300      	movs	r3, #0
 800545e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005462:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005466:	460b      	mov	r3, r1
 8005468:	4313      	orrs	r3, r2
 800546a:	d00b      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800546c:	4b51      	ldr	r3, [pc, #324]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800546e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005472:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8005476:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800547a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800547c:	4a4d      	ldr	r2, [pc, #308]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800547e:	430b      	orrs	r3, r1
 8005480:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005484:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800548c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005490:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005494:	2300      	movs	r3, #0
 8005496:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800549a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800549e:	460b      	mov	r3, r1
 80054a0:	4313      	orrs	r3, r2
 80054a2:	d00b      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80054a4:	4b43      	ldr	r3, [pc, #268]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80054a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054aa:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80054ae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054b4:	4a3f      	ldr	r2, [pc, #252]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80054b6:	430b      	orrs	r3, r1
 80054b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80054bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c4:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80054c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80054cc:	2300      	movs	r3, #0
 80054ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80054d2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80054d6:	460b      	mov	r3, r1
 80054d8:	4313      	orrs	r3, r2
 80054da:	d00b      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80054dc:	4b35      	ldr	r3, [pc, #212]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80054de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054e2:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80054e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054ec:	4a31      	ldr	r2, [pc, #196]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80054ee:	430b      	orrs	r3, r1
 80054f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80054f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fc:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005500:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005502:	2300      	movs	r3, #0
 8005504:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005506:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800550a:	460b      	mov	r3, r1
 800550c:	4313      	orrs	r3, r2
 800550e:	d00c      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005510:	4b28      	ldr	r3, [pc, #160]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005512:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005516:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800551a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800551e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005522:	4a24      	ldr	r2, [pc, #144]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005524:	430b      	orrs	r3, r1
 8005526:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800552a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800552e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005532:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005536:	673b      	str	r3, [r7, #112]	@ 0x70
 8005538:	2300      	movs	r3, #0
 800553a:	677b      	str	r3, [r7, #116]	@ 0x74
 800553c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005540:	460b      	mov	r3, r1
 8005542:	4313      	orrs	r3, r2
 8005544:	d04f      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005546:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800554a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800554e:	2b80      	cmp	r3, #128	@ 0x80
 8005550:	d02d      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x352>
 8005552:	2b80      	cmp	r3, #128	@ 0x80
 8005554:	d827      	bhi.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005556:	2b60      	cmp	r3, #96	@ 0x60
 8005558:	d02e      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800555a:	2b60      	cmp	r3, #96	@ 0x60
 800555c:	d823      	bhi.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800555e:	2b40      	cmp	r3, #64	@ 0x40
 8005560:	d006      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8005562:	2b40      	cmp	r3, #64	@ 0x40
 8005564:	d81f      	bhi.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005566:	2b00      	cmp	r3, #0
 8005568:	d009      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x322>
 800556a:	2b20      	cmp	r3, #32
 800556c:	d011      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800556e:	e01a      	b.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005570:	4b10      	ldr	r3, [pc, #64]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005574:	4a0f      	ldr	r2, [pc, #60]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005576:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800557a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800557c:	e01d      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800557e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005582:	3308      	adds	r3, #8
 8005584:	4618      	mov	r0, r3
 8005586:	f000 fc0d 	bl	8005da4 <RCCEx_PLL2_Config>
 800558a:	4603      	mov	r3, r0
 800558c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005590:	e013      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005592:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005596:	332c      	adds	r3, #44	@ 0x2c
 8005598:	4618      	mov	r0, r3
 800559a:	f000 fc9b 	bl	8005ed4 <RCCEx_PLL3_Config>
 800559e:	4603      	mov	r3, r0
 80055a0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80055a4:	e009      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80055ac:	e005      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 80055ae:	bf00      	nop
 80055b0:	e003      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80055b2:	bf00      	nop
 80055b4:	46020c00 	.word	0x46020c00
        break;
 80055b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ba:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10d      	bne.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80055c2:	4bb6      	ldr	r3, [pc, #728]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80055c4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80055c8:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80055cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80055d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055d4:	4ab1      	ldr	r2, [pc, #708]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80055d6:	430b      	orrs	r3, r1
 80055d8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80055dc:	e003      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055de:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80055e2:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80055e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80055ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ee:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80055f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055f4:	2300      	movs	r3, #0
 80055f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055f8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80055fc:	460b      	mov	r3, r1
 80055fe:	4313      	orrs	r3, r2
 8005600:	d053      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005602:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005606:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800560a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800560e:	d033      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005610:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005614:	d82c      	bhi.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005616:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800561a:	d02f      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x420>
 800561c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005620:	d826      	bhi.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005622:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005626:	d008      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8005628:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800562c:	d820      	bhi.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8005632:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005636:	d011      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8005638:	e01a      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800563a:	4b98      	ldr	r3, [pc, #608]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800563c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800563e:	4a97      	ldr	r2, [pc, #604]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005644:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005646:	e01a      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005648:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800564c:	3308      	adds	r3, #8
 800564e:	4618      	mov	r0, r3
 8005650:	f000 fba8 	bl	8005da4 <RCCEx_PLL2_Config>
 8005654:	4603      	mov	r3, r0
 8005656:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 800565a:	e010      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800565c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005660:	332c      	adds	r3, #44	@ 0x2c
 8005662:	4618      	mov	r0, r3
 8005664:	f000 fc36 	bl	8005ed4 <RCCEx_PLL3_Config>
 8005668:	4603      	mov	r3, r0
 800566a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 800566e:	e006      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005676:	e002      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8005678:	bf00      	nop
 800567a:	e000      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 800567c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800567e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10d      	bne.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8005686:	4b85      	ldr	r3, [pc, #532]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005688:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800568c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005690:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005694:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005698:	4a80      	ldr	r2, [pc, #512]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800569a:	430b      	orrs	r3, r1
 800569c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80056a0:	e003      	b.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80056a6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80056aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80056ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b2:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80056b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80056b8:	2300      	movs	r3, #0
 80056ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80056bc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80056c0:	460b      	mov	r3, r1
 80056c2:	4313      	orrs	r3, r2
 80056c4:	d046      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80056c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80056ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80056ce:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80056d2:	d028      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80056d4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80056d8:	d821      	bhi.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80056da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056de:	d022      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80056e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056e4:	d81b      	bhi.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80056e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056ea:	d01c      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80056ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056f0:	d815      	bhi.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80056f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056f6:	d008      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80056f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056fc:	d80f      	bhi.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d011      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005702:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005706:	d00e      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005708:	e009      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800570a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800570e:	3308      	adds	r3, #8
 8005710:	4618      	mov	r0, r3
 8005712:	f000 fb47 	bl	8005da4 <RCCEx_PLL2_Config>
 8005716:	4603      	mov	r3, r0
 8005718:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800571c:	e004      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005724:	e000      	b.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 8005726:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005728:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10d      	bne.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005730:	4b5a      	ldr	r3, [pc, #360]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005732:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005736:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800573a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800573e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005742:	4a56      	ldr	r2, [pc, #344]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005744:	430b      	orrs	r3, r1
 8005746:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800574a:	e003      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800574c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005750:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8005754:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005760:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005762:	2300      	movs	r3, #0
 8005764:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005766:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800576a:	460b      	mov	r3, r1
 800576c:	4313      	orrs	r3, r2
 800576e:	d03f      	beq.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8005770:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005778:	2b04      	cmp	r3, #4
 800577a:	d81e      	bhi.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x55e>
 800577c:	a201      	add	r2, pc, #4	@ (adr r2, 8005784 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 800577e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005782:	bf00      	nop
 8005784:	080057c3 	.word	0x080057c3
 8005788:	08005799 	.word	0x08005799
 800578c:	080057a7 	.word	0x080057a7
 8005790:	080057c3 	.word	0x080057c3
 8005794:	080057c3 	.word	0x080057c3
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005798:	4b40      	ldr	r3, [pc, #256]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800579a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579c:	4a3f      	ldr	r2, [pc, #252]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800579e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057a2:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80057a4:	e00e      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80057aa:	332c      	adds	r3, #44	@ 0x2c
 80057ac:	4618      	mov	r0, r3
 80057ae:	f000 fb91 	bl	8005ed4 <RCCEx_PLL3_Config>
 80057b2:	4603      	mov	r3, r0
 80057b4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80057b8:	e004      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80057c0:	e000      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 80057c2:	bf00      	nop
    }
    if (ret == HAL_OK)
 80057c4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10d      	bne.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80057cc:	4b33      	ldr	r3, [pc, #204]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80057ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80057d2:	f023 0107 	bic.w	r1, r3, #7
 80057d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80057da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057de:	4a2f      	ldr	r2, [pc, #188]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80057e0:	430b      	orrs	r3, r1
 80057e2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80057e6:	e003      	b.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80057ec:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80057f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80057f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f8:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80057fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80057fe:	2300      	movs	r3, #0
 8005800:	657b      	str	r3, [r7, #84]	@ 0x54
 8005802:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005806:	460b      	mov	r3, r1
 8005808:	4313      	orrs	r3, r2
 800580a:	d04d      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 800580c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005810:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005814:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005818:	d028      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x610>
 800581a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800581e:	d821      	bhi.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005820:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005824:	d024      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8005826:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800582a:	d81b      	bhi.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800582c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005830:	d00e      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8005832:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005836:	d815      	bhi.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005838:	2b00      	cmp	r3, #0
 800583a:	d01b      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x618>
 800583c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005840:	d110      	bne.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005842:	4b16      	ldr	r3, [pc, #88]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005846:	4a15      	ldr	r2, [pc, #84]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800584c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800584e:	e012      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005850:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005854:	332c      	adds	r3, #44	@ 0x2c
 8005856:	4618      	mov	r0, r3
 8005858:	f000 fb3c 	bl	8005ed4 <RCCEx_PLL3_Config>
 800585c:	4603      	mov	r3, r0
 800585e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005862:	e008      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800586a:	e004      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 800586c:	bf00      	nop
 800586e:	e002      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005870:	bf00      	nop
 8005872:	e000      	b.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005874:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005876:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800587a:	2b00      	cmp	r3, #0
 800587c:	d110      	bne.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800587e:	4b07      	ldr	r3, [pc, #28]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005880:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005884:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005888:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800588c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005890:	4a02      	ldr	r2, [pc, #8]	@ (800589c <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005892:	430b      	orrs	r3, r1
 8005894:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005898:	e006      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800589a:	bf00      	nop
 800589c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058a0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80058a4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80058ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b0:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80058b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058b6:	2300      	movs	r3, #0
 80058b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058ba:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80058be:	460b      	mov	r3, r1
 80058c0:	4313      	orrs	r3, r2
 80058c2:	f000 80b5 	beq.w	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058c6:	2300      	movs	r3, #0
 80058c8:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058cc:	4b9d      	ldr	r3, [pc, #628]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80058ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058d2:	f003 0304 	and.w	r3, r3, #4
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d113      	bne.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058da:	4b9a      	ldr	r3, [pc, #616]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80058dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058e0:	4a98      	ldr	r2, [pc, #608]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80058e2:	f043 0304 	orr.w	r3, r3, #4
 80058e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80058ea:	4b96      	ldr	r3, [pc, #600]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80058ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058f0:	f003 0304 	and.w	r3, r3, #4
 80058f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058f8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 80058fc:	2301      	movs	r3, #1
 80058fe:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005902:	4b91      	ldr	r3, [pc, #580]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005906:	4a90      	ldr	r2, [pc, #576]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005908:	f043 0301 	orr.w	r3, r3, #1
 800590c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800590e:	f7fb fbe5 	bl	80010dc <HAL_GetTick>
 8005912:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005916:	e00b      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005918:	f7fb fbe0 	bl	80010dc <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d903      	bls.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800592e:	e005      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005930:	4b85      	ldr	r3, [pc, #532]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b00      	cmp	r3, #0
 800593a:	d0ed      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 800593c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005940:	2b00      	cmp	r3, #0
 8005942:	d165      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005944:	4b7f      	ldr	r3, [pc, #508]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005946:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800594a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800594e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005952:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005956:	2b00      	cmp	r3, #0
 8005958:	d023      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x746>
 800595a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800595e:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8005962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005966:	4293      	cmp	r3, r2
 8005968:	d01b      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800596a:	4b76      	ldr	r3, [pc, #472]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800596c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005970:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005974:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005978:	4b72      	ldr	r3, [pc, #456]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800597a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800597e:	4a71      	ldr	r2, [pc, #452]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005980:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005984:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005988:	4b6e      	ldr	r3, [pc, #440]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800598a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800598e:	4a6d      	ldr	r2, [pc, #436]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005990:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005994:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005998:	4a6a      	ldr	r2, [pc, #424]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800599a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800599e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80059a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d019      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ae:	f7fb fb95 	bl	80010dc <HAL_GetTick>
 80059b2:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059b6:	e00d      	b.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059b8:	f7fb fb90 	bl	80010dc <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059c2:	1ad2      	subs	r2, r2, r3
 80059c4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d903      	bls.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 80059d2:	e006      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059d4:	4b5b      	ldr	r3, [pc, #364]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80059d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0ea      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 80059e2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d10d      	bne.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80059ea:	4b56      	ldr	r3, [pc, #344]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80059ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059f0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80059f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059f8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80059fc:	4a51      	ldr	r2, [pc, #324]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80059fe:	430b      	orrs	r3, r1
 8005a00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a04:	e008      	b.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a06:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005a0a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8005a0e:	e003      	b.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a10:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005a14:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a18:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d107      	bne.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a20:	4b48      	ldr	r3, [pc, #288]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a26:	4a47      	ldr	r2, [pc, #284]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a28:	f023 0304 	bic.w	r3, r3, #4
 8005a2c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8005a30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a38:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005a3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a3e:	2300      	movs	r3, #0
 8005a40:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a42:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005a46:	460b      	mov	r3, r1
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	d042      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005a4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a54:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005a58:	d022      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8005a5a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005a5e:	d81b      	bhi.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8005a60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a64:	d011      	beq.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8005a66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a6a:	d815      	bhi.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d019      	beq.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8005a70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a74:	d110      	bne.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a76:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a7a:	3308      	adds	r3, #8
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f000 f991 	bl	8005da4 <RCCEx_PLL2_Config>
 8005a82:	4603      	mov	r3, r0
 8005a84:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005a88:	e00d      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a8a:	4b2e      	ldr	r3, [pc, #184]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8e:	4a2d      	ldr	r2, [pc, #180]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a94:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005a96:	e006      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005a9e:	e002      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8005aa0:	bf00      	nop
 8005aa2:	e000      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8005aa4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005aa6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10d      	bne.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8005aae:	4b25      	ldr	r3, [pc, #148]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005ab0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ab4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005ab8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005abc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ac0:	4a20      	ldr	r2, [pc, #128]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005ac2:	430b      	orrs	r3, r1
 8005ac4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005ac8:	e003      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aca:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005ace:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005ad2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ada:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005ade:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ae4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005ae8:	460b      	mov	r3, r1
 8005aea:	4313      	orrs	r3, r2
 8005aec:	d032      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005aee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005af2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005af6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005afa:	d00b      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8005afc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b00:	d804      	bhi.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d008      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8005b06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b0a:	d007      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005b12:	e004      	b.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8005b14:	bf00      	nop
 8005b16:	e002      	b.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8005b18:	bf00      	nop
 8005b1a:	e000      	b.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8005b1c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005b1e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d112      	bne.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005b26:	4b07      	ldr	r3, [pc, #28]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005b28:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b2c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b34:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b38:	4a02      	ldr	r2, [pc, #8]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005b3a:	430b      	orrs	r3, r1
 8005b3c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005b40:	e008      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8005b42:	bf00      	nop
 8005b44:	46020c00 	.word	0x46020c00
 8005b48:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b4c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005b50:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005b54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005b60:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b62:	2300      	movs	r3, #0
 8005b64:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b66:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	d019      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8005b70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b7c:	d105      	bne.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005b7e:	4b88      	ldr	r3, [pc, #544]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b82:	4a87      	ldr	r2, [pc, #540]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005b84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b88:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8005b8a:	4b85      	ldr	r3, [pc, #532]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005b8c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b90:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005b94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b98:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b9c:	4a80      	ldr	r2, [pc, #512]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005b9e:	430b      	orrs	r3, r1
 8005ba0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005ba4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bac:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bb6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005bba:	460b      	mov	r3, r1
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	d00c      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005bc0:	4b77      	ldr	r3, [pc, #476]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bc6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005bca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005bd2:	4973      	ldr	r1, [pc, #460]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005bda:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be2:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005be6:	623b      	str	r3, [r7, #32]
 8005be8:	2300      	movs	r3, #0
 8005bea:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	d00c      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005bf6:	4b6a      	ldr	r3, [pc, #424]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005bf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bfc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005c00:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c04:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005c08:	4965      	ldr	r1, [pc, #404]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005c10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c18:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005c1c:	61bb      	str	r3, [r7, #24]
 8005c1e:	2300      	movs	r3, #0
 8005c20:	61fb      	str	r3, [r7, #28]
 8005c22:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005c26:	460b      	mov	r3, r1
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	d00c      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005c2c:	4b5c      	ldr	r3, [pc, #368]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c32:	f023 0218 	bic.w	r2, r3, #24
 8005c36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c3a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005c3e:	4958      	ldr	r1, [pc, #352]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005c46:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c4e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005c52:	613b      	str	r3, [r7, #16]
 8005c54:	2300      	movs	r3, #0
 8005c56:	617b      	str	r3, [r7, #20]
 8005c58:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005c5c:	460b      	mov	r3, r1
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	d032      	beq.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8005c62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c66:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005c6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c6e:	d105      	bne.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c70:	4b4b      	ldr	r3, [pc, #300]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c74:	4a4a      	ldr	r2, [pc, #296]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c7a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005c7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c80:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005c84:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005c88:	d108      	bne.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c8e:	3308      	adds	r3, #8
 8005c90:	4618      	mov	r0, r3
 8005c92:	f000 f887 	bl	8005da4 <RCCEx_PLL2_Config>
 8005c96:	4603      	mov	r3, r0
 8005c98:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8005c9c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10d      	bne.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005ca4:	4b3e      	ldr	r3, [pc, #248]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005ca6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005caa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005cae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005cb2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005cb6:	493a      	ldr	r1, [pc, #232]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005cbe:	e003      	b.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cc0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005cc4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8005cc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005cd4:	60bb      	str	r3, [r7, #8]
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60fb      	str	r3, [r7, #12]
 8005cda:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005cde:	460b      	mov	r3, r1
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	d03a      	beq.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8005ce4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ce8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cf0:	d00e      	beq.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8005cf2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cf6:	d815      	bhi.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d017      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8005cfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d00:	d110      	bne.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d02:	4b27      	ldr	r3, [pc, #156]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d06:	4a26      	ldr	r2, [pc, #152]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d0c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005d0e:	e00e      	b.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d14:	3308      	adds	r3, #8
 8005d16:	4618      	mov	r0, r3
 8005d18:	f000 f844 	bl	8005da4 <RCCEx_PLL2_Config>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005d22:	e004      	b.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005d2a:	e000      	b.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8005d2c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005d2e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d10d      	bne.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005d36:	4b1a      	ldr	r3, [pc, #104]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d3c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005d40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d48:	4915      	ldr	r1, [pc, #84]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005d50:	e003      	b.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d52:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005d56:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8005d5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d62:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	2300      	movs	r3, #0
 8005d6a:	607b      	str	r3, [r7, #4]
 8005d6c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005d70:	460b      	mov	r3, r1
 8005d72:	4313      	orrs	r3, r2
 8005d74:	d00c      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005d76:	4b0a      	ldr	r3, [pc, #40]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d7c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005d80:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d84:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005d88:	4905      	ldr	r1, [pc, #20]	@ (8005da0 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8005d90:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	37e0      	adds	r7, #224	@ 0xe0
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d9e:	bf00      	nop
 8005da0:	46020c00 	.word	0x46020c00

08005da4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8005dac:	4b47      	ldr	r3, [pc, #284]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a46      	ldr	r2, [pc, #280]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005db2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005db6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005db8:	f7fb f990 	bl	80010dc <HAL_GetTick>
 8005dbc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005dbe:	e008      	b.n	8005dd2 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005dc0:	f7fb f98c 	bl	80010dc <HAL_GetTick>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d901      	bls.n	8005dd2 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e077      	b.n	8005ec2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d1f0      	bne.n	8005dc0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005dde:	4b3b      	ldr	r3, [pc, #236]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005de6:	f023 0303 	bic.w	r3, r3, #3
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	6811      	ldr	r1, [r2, #0]
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	6852      	ldr	r2, [r2, #4]
 8005df2:	3a01      	subs	r2, #1
 8005df4:	0212      	lsls	r2, r2, #8
 8005df6:	430a      	orrs	r2, r1
 8005df8:	4934      	ldr	r1, [pc, #208]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005dfe:	4b33      	ldr	r3, [pc, #204]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e02:	4b33      	ldr	r3, [pc, #204]	@ (8005ed0 <RCCEx_PLL2_Config+0x12c>)
 8005e04:	4013      	ands	r3, r2
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	6892      	ldr	r2, [r2, #8]
 8005e0a:	3a01      	subs	r2, #1
 8005e0c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	68d2      	ldr	r2, [r2, #12]
 8005e14:	3a01      	subs	r2, #1
 8005e16:	0252      	lsls	r2, r2, #9
 8005e18:	b292      	uxth	r2, r2
 8005e1a:	4311      	orrs	r1, r2
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	6912      	ldr	r2, [r2, #16]
 8005e20:	3a01      	subs	r2, #1
 8005e22:	0412      	lsls	r2, r2, #16
 8005e24:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005e28:	4311      	orrs	r1, r2
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	6952      	ldr	r2, [r2, #20]
 8005e2e:	3a01      	subs	r2, #1
 8005e30:	0612      	lsls	r2, r2, #24
 8005e32:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005e36:	430a      	orrs	r2, r1
 8005e38:	4924      	ldr	r1, [pc, #144]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005e3e:	4b23      	ldr	r3, [pc, #140]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e42:	f023 020c 	bic.w	r2, r3, #12
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	4920      	ldr	r1, [pc, #128]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8005e50:	4b1e      	ldr	r3, [pc, #120]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6a1b      	ldr	r3, [r3, #32]
 8005e58:	491c      	ldr	r1, [pc, #112]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8005e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e62:	4a1a      	ldr	r2, [pc, #104]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e64:	f023 0310 	bic.w	r3, r3, #16
 8005e68:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005e6a:	4b18      	ldr	r3, [pc, #96]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e72:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	69d2      	ldr	r2, [r2, #28]
 8005e7a:	00d2      	lsls	r2, r2, #3
 8005e7c:	4913      	ldr	r1, [pc, #76]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8005e82:	4b12      	ldr	r3, [pc, #72]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e86:	4a11      	ldr	r2, [pc, #68]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e88:	f043 0310 	orr.w	r3, r3, #16
 8005e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8005e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a0e      	ldr	r2, [pc, #56]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005e94:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e98:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005e9a:	f7fb f91f 	bl	80010dc <HAL_GetTick>
 8005e9e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005ea0:	e008      	b.n	8005eb4 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005ea2:	f7fb f91b 	bl	80010dc <HAL_GetTick>
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d901      	bls.n	8005eb4 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e006      	b.n	8005ec2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005eb4:	4b05      	ldr	r3, [pc, #20]	@ (8005ecc <RCCEx_PLL2_Config+0x128>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d0f0      	beq.n	8005ea2 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0

}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3710      	adds	r7, #16
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	46020c00 	.word	0x46020c00
 8005ed0:	80800000 	.word	0x80800000

08005ed4 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8005edc:	4b47      	ldr	r3, [pc, #284]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a46      	ldr	r2, [pc, #280]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005ee2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ee6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005ee8:	f7fb f8f8 	bl	80010dc <HAL_GetTick>
 8005eec:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005eee:	e008      	b.n	8005f02 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005ef0:	f7fb f8f4 	bl	80010dc <HAL_GetTick>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d901      	bls.n	8005f02 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	e077      	b.n	8005ff2 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005f02:	4b3e      	ldr	r3, [pc, #248]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1f0      	bne.n	8005ef0 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8005f0e:	4b3b      	ldr	r3, [pc, #236]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f12:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005f16:	f023 0303 	bic.w	r3, r3, #3
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	6811      	ldr	r1, [r2, #0]
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	6852      	ldr	r2, [r2, #4]
 8005f22:	3a01      	subs	r2, #1
 8005f24:	0212      	lsls	r2, r2, #8
 8005f26:	430a      	orrs	r2, r1
 8005f28:	4934      	ldr	r1, [pc, #208]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	630b      	str	r3, [r1, #48]	@ 0x30
 8005f2e:	4b33      	ldr	r3, [pc, #204]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f32:	4b33      	ldr	r3, [pc, #204]	@ (8006000 <RCCEx_PLL3_Config+0x12c>)
 8005f34:	4013      	ands	r3, r2
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	6892      	ldr	r2, [r2, #8]
 8005f3a:	3a01      	subs	r2, #1
 8005f3c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	68d2      	ldr	r2, [r2, #12]
 8005f44:	3a01      	subs	r2, #1
 8005f46:	0252      	lsls	r2, r2, #9
 8005f48:	b292      	uxth	r2, r2
 8005f4a:	4311      	orrs	r1, r2
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	6912      	ldr	r2, [r2, #16]
 8005f50:	3a01      	subs	r2, #1
 8005f52:	0412      	lsls	r2, r2, #16
 8005f54:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005f58:	4311      	orrs	r1, r2
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	6952      	ldr	r2, [r2, #20]
 8005f5e:	3a01      	subs	r2, #1
 8005f60:	0612      	lsls	r2, r2, #24
 8005f62:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005f66:	430a      	orrs	r2, r1
 8005f68:	4924      	ldr	r1, [pc, #144]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8005f6e:	4b23      	ldr	r3, [pc, #140]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f72:	f023 020c 	bic.w	r2, r3, #12
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	4920      	ldr	r1, [pc, #128]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8005f80:	4b1e      	ldr	r3, [pc, #120]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6a1b      	ldr	r3, [r3, #32]
 8005f88:	491c      	ldr	r1, [pc, #112]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8005f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f92:	4a1a      	ldr	r2, [pc, #104]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f94:	f023 0310 	bic.w	r3, r3, #16
 8005f98:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005f9a:	4b18      	ldr	r3, [pc, #96]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005f9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fa2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	69d2      	ldr	r2, [r2, #28]
 8005faa:	00d2      	lsls	r2, r2, #3
 8005fac:	4913      	ldr	r1, [pc, #76]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8005fb2:	4b12      	ldr	r3, [pc, #72]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fb6:	4a11      	ldr	r2, [pc, #68]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005fb8:	f043 0310 	orr.w	r3, r3, #16
 8005fbc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8005fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fc8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005fca:	f7fb f887 	bl	80010dc <HAL_GetTick>
 8005fce:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005fd0:	e008      	b.n	8005fe4 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005fd2:	f7fb f883 	bl	80010dc <HAL_GetTick>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	2b02      	cmp	r3, #2
 8005fde:	d901      	bls.n	8005fe4 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	e006      	b.n	8005ff2 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005fe4:	4b05      	ldr	r3, [pc, #20]	@ (8005ffc <RCCEx_PLL3_Config+0x128>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d0f0      	beq.n	8005fd2 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	46020c00 	.word	0x46020c00
 8006000:	80800000 	.word	0x80800000

08006004 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d101      	bne.n	8006016 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e0fb      	b.n	800620e <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a7f      	ldr	r2, [pc, #508]	@ (8006218 <HAL_SPI_Init+0x214>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d004      	beq.n	800602a <HAL_SPI_Init+0x26>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a7d      	ldr	r2, [pc, #500]	@ (800621c <HAL_SPI_Init+0x218>)
 8006026:	4293      	cmp	r3, r2
 8006028:	e000      	b.n	800602c <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800602a:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a78      	ldr	r2, [pc, #480]	@ (8006218 <HAL_SPI_Init+0x214>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d004      	beq.n	8006046 <HAL_SPI_Init+0x42>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a76      	ldr	r2, [pc, #472]	@ (800621c <HAL_SPI_Init+0x218>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d105      	bne.n	8006052 <HAL_SPI_Init+0x4e>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	2b0f      	cmp	r3, #15
 800604c:	d901      	bls.n	8006052 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e0dd      	b.n	800620e <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f000 fbac 	bl	80067b0 <SPI_GetPacketSize>
 8006058:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a6e      	ldr	r2, [pc, #440]	@ (8006218 <HAL_SPI_Init+0x214>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d004      	beq.n	800606e <HAL_SPI_Init+0x6a>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a6c      	ldr	r2, [pc, #432]	@ (800621c <HAL_SPI_Init+0x218>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d102      	bne.n	8006074 <HAL_SPI_Init+0x70>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2b08      	cmp	r3, #8
 8006072:	d816      	bhi.n	80060a2 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006078:	4a69      	ldr	r2, [pc, #420]	@ (8006220 <HAL_SPI_Init+0x21c>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d00e      	beq.n	800609c <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a68      	ldr	r2, [pc, #416]	@ (8006224 <HAL_SPI_Init+0x220>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d009      	beq.n	800609c <HAL_SPI_Init+0x98>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a66      	ldr	r2, [pc, #408]	@ (8006228 <HAL_SPI_Init+0x224>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d004      	beq.n	800609c <HAL_SPI_Init+0x98>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a65      	ldr	r2, [pc, #404]	@ (800622c <HAL_SPI_Init+0x228>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d104      	bne.n	80060a6 <HAL_SPI_Init+0xa2>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2b10      	cmp	r3, #16
 80060a0:	d901      	bls.n	80060a6 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e0b3      	b.n	800620e <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d106      	bne.n	80060c0 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7fa fdf2 	bl	8000ca4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f022 0201 	bic.w	r2, r2, #1
 80060d6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80060e2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060ec:	d119      	bne.n	8006122 <HAL_SPI_Init+0x11e>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060f6:	d103      	bne.n	8006100 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d008      	beq.n	8006112 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006104:	2b00      	cmp	r3, #0
 8006106:	d10c      	bne.n	8006122 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800610c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006110:	d107      	bne.n	8006122 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006120:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00f      	beq.n	800614e <HAL_SPI_Init+0x14a>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	2b06      	cmp	r3, #6
 8006134:	d90b      	bls.n	800614e <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	430a      	orrs	r2, r1
 800614a:	601a      	str	r2, [r3, #0]
 800614c:	e007      	b.n	800615e <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800615c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	69da      	ldr	r2, [r3, #28]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006166:	431a      	orrs	r2, r3
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006170:	ea42 0103 	orr.w	r1, r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	68da      	ldr	r2, [r3, #12]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	430a      	orrs	r2, r1
 800617e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006188:	431a      	orrs	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800618e:	431a      	orrs	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	431a      	orrs	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	431a      	orrs	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	695b      	ldr	r3, [r3, #20]
 80061a0:	431a      	orrs	r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a1b      	ldr	r3, [r3, #32]
 80061a6:	431a      	orrs	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	431a      	orrs	r2, r3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061b2:	431a      	orrs	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	431a      	orrs	r2, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061c4:	431a      	orrs	r2, r3
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061ca:	ea42 0103 	orr.w	r1, r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	430a      	orrs	r2, r1
 80061d8:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d00a      	beq.n	80061fc <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	430a      	orrs	r2, r1
 80061fa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	46002000 	.word	0x46002000
 800621c:	56002000 	.word	0x56002000
 8006220:	40013000 	.word	0x40013000
 8006224:	50013000 	.word	0x50013000
 8006228:	40003800 	.word	0x40003800
 800622c:	50003800 	.word	0x50003800

08006230 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b08a      	sub	sp, #40	@ 0x28
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	695b      	ldr	r3, [r3, #20]
 8006246:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8006248:	6a3a      	ldr	r2, [r7, #32]
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	4013      	ands	r3, r2
 800624e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8006258:	2300      	movs	r3, #0
 800625a:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006262:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	3330      	adds	r3, #48	@ 0x30
 800626a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006272:	2b00      	cmp	r3, #0
 8006274:	d010      	beq.n	8006298 <HAL_SPI_IRQHandler+0x68>
 8006276:	6a3b      	ldr	r3, [r7, #32]
 8006278:	f003 0308 	and.w	r3, r3, #8
 800627c:	2b00      	cmp	r3, #0
 800627e:	d00b      	beq.n	8006298 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	699a      	ldr	r2, [r3, #24]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800628e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 f9c9 	bl	8006628 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8006296:	e19a      	b.n	80065ce <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d113      	bne.n	80062ca <HAL_SPI_IRQHandler+0x9a>
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d10e      	bne.n	80062ca <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d009      	beq.n	80062ca <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	4798      	blx	r3
    hspi->RxISR(hspi);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	4798      	blx	r3
    handled = 1UL;
 80062c6:	2301      	movs	r3, #1
 80062c8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10f      	bne.n	80062f4 <HAL_SPI_IRQHandler+0xc4>
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00a      	beq.n	80062f4 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d105      	bne.n	80062f4 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	4798      	blx	r3
    handled = 1UL;
 80062f0:	2301      	movs	r3, #1
 80062f2:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	f003 0320 	and.w	r3, r3, #32
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10f      	bne.n	800631e <HAL_SPI_IRQHandler+0xee>
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d00a      	beq.n	800631e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800630e:	2b00      	cmp	r3, #0
 8006310:	d105      	bne.n	800631e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	4798      	blx	r3
    handled = 1UL;
 800631a:	2301      	movs	r3, #1
 800631c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 800631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006320:	2b00      	cmp	r3, #0
 8006322:	f040 814f 	bne.w	80065c4 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	f003 0308 	and.w	r3, r3, #8
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 808b 	beq.w	8006448 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	699a      	ldr	r2, [r3, #24]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f042 0208 	orr.w	r2, r2, #8
 8006340:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	699a      	ldr	r2, [r3, #24]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f042 0210 	orr.w	r2, r2, #16
 8006350:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	699a      	ldr	r2, [r3, #24]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006360:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	691a      	ldr	r2, [r3, #16]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f022 0208 	bic.w	r2, r2, #8
 8006370:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800637c:	2b00      	cmp	r3, #0
 800637e:	d13d      	bne.n	80063fc <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8006380:	e036      	b.n	80063f0 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	2b0f      	cmp	r3, #15
 8006388:	d90b      	bls.n	80063a2 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006392:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006394:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800639a:	1d1a      	adds	r2, r3, #4
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	66da      	str	r2, [r3, #108]	@ 0x6c
 80063a0:	e01d      	b.n	80063de <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	2b07      	cmp	r3, #7
 80063a8:	d90b      	bls.n	80063c2 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	8812      	ldrh	r2, [r2, #0]
 80063b2:	b292      	uxth	r2, r2
 80063b4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063ba:	1c9a      	adds	r2, r3, #2
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	66da      	str	r2, [r3, #108]	@ 0x6c
 80063c0:	e00d      	b.n	80063de <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063ce:	7812      	ldrb	r2, [r2, #0]
 80063d0:	b2d2      	uxtb	r2, r2
 80063d2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063d8:	1c5a      	adds	r2, r3, #1
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3b01      	subs	r3, #1
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1c2      	bne.n	8006382 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 f937 	bl	8006670 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 f8fd 	bl	8006614 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800641a:	e0d8      	b.n	80065ce <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800641c:	7cfb      	ldrb	r3, [r7, #19]
 800641e:	2b05      	cmp	r3, #5
 8006420:	d103      	bne.n	800642a <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f8ec 	bl	8006600 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8006428:	e0ce      	b.n	80065c8 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800642a:	7cfb      	ldrb	r3, [r7, #19]
 800642c:	2b04      	cmp	r3, #4
 800642e:	d103      	bne.n	8006438 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 f8db 	bl	80065ec <HAL_SPI_RxCpltCallback>
    return;
 8006436:	e0c7      	b.n	80065c8 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8006438:	7cfb      	ldrb	r3, [r7, #19]
 800643a:	2b03      	cmp	r3, #3
 800643c:	f040 80c4 	bne.w	80065c8 <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f000 f8c9 	bl	80065d8 <HAL_SPI_TxCpltCallback>
    return;
 8006446:	e0bf      	b.n	80065c8 <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800644e:	2b00      	cmp	r3, #0
 8006450:	f000 80bd 	beq.w	80065ce <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00f      	beq.n	800647e <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006464:	f043 0204 	orr.w	r2, r3, #4
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	699a      	ldr	r2, [r3, #24]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800647c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00f      	beq.n	80064a8 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800648e:	f043 0201 	orr.w	r2, r3, #1
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	699a      	ldr	r2, [r3, #24]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064a6:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00f      	beq.n	80064d2 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064b8:	f043 0208 	orr.w	r2, r3, #8
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	699a      	ldr	r2, [r3, #24]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064d0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	f003 0320 	and.w	r3, r3, #32
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d00f      	beq.n	80064fc <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699a      	ldr	r2, [r3, #24]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f042 0220 	orr.w	r2, r2, #32
 80064fa:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006502:	2b00      	cmp	r3, #0
 8006504:	d062      	beq.n	80065cc <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f022 0201 	bic.w	r2, r2, #1
 8006514:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6812      	ldr	r2, [r2, #0]
 8006520:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 8006524:	f023 0303 	bic.w	r3, r3, #3
 8006528:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006530:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006534:	d13e      	bne.n	80065b4 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	689a      	ldr	r2, [r3, #8]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006544:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800654c:	2b00      	cmp	r3, #0
 800654e:	d015      	beq.n	800657c <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006556:	4a1f      	ldr	r2, [pc, #124]	@ (80065d4 <HAL_SPI_IRQHandler+0x3a4>)
 8006558:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006560:	4618      	mov	r0, r3
 8006562:	f7fc f929 	bl	80027b8 <HAL_DMA_Abort_IT>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d007      	beq.n	800657c <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006572:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006582:	2b00      	cmp	r3, #0
 8006584:	d022      	beq.n	80065cc <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800658c:	4a11      	ldr	r2, [pc, #68]	@ (80065d4 <HAL_SPI_IRQHandler+0x3a4>)
 800658e:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006596:	4618      	mov	r0, r3
 8006598:	f7fc f90e 	bl	80027b8 <HAL_DMA_Abort_IT>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d014      	beq.n	80065cc <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80065b2:	e00b      	b.n	80065cc <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 f829 	bl	8006614 <HAL_SPI_ErrorCallback>
    return;
 80065c2:	e003      	b.n	80065cc <HAL_SPI_IRQHandler+0x39c>
    return;
 80065c4:	bf00      	nop
 80065c6:	e002      	b.n	80065ce <HAL_SPI_IRQHandler+0x39e>
    return;
 80065c8:	bf00      	nop
 80065ca:	e000      	b.n	80065ce <HAL_SPI_IRQHandler+0x39e>
    return;
 80065cc:	bf00      	nop
  }
}
 80065ce:	3728      	adds	r7, #40	@ 0x28
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	0800663d 	.word	0x0800663d

080065d8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80065f4:	bf00      	nop
 80065f6:	370c      	adds	r7, #12
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800661c:	bf00      	nop
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8006630:	bf00      	nop
 8006632:	370c      	adds	r7, #12
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006648:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2201      	movs	r2, #1
 800665e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006662:	68f8      	ldr	r0, [r7, #12]
 8006664:	f7ff ffd6 	bl	8006614 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006668:	bf00      	nop
 800666a:	3710      	adds	r7, #16
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	699a      	ldr	r2, [r3, #24]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f042 0208 	orr.w	r2, r2, #8
 800668e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	699a      	ldr	r2, [r3, #24]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f042 0210 	orr.w	r2, r2, #16
 800669e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f022 0201 	bic.w	r2, r2, #1
 80066ae:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	687a      	ldr	r2, [r7, #4]
 80066b8:	6812      	ldr	r2, [r2, #0]
 80066ba:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 80066be:	f023 0303 	bic.w	r3, r3, #3
 80066c2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	689a      	ldr	r2, [r3, #8]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80066d2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	2b04      	cmp	r3, #4
 80066de:	d014      	beq.n	800670a <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f003 0320 	and.w	r3, r3, #32
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00f      	beq.n	800670a <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066f0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	699a      	ldr	r2, [r3, #24]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f042 0220 	orr.w	r2, r2, #32
 8006708:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006710:	b2db      	uxtb	r3, r3
 8006712:	2b03      	cmp	r3, #3
 8006714:	d014      	beq.n	8006740 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00f      	beq.n	8006740 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006726:	f043 0204 	orr.w	r2, r3, #4
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	699a      	ldr	r2, [r3, #24]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800673e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006746:	2b00      	cmp	r3, #0
 8006748:	d00f      	beq.n	800676a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006750:	f043 0201 	orr.w	r2, r3, #1
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	699a      	ldr	r2, [r3, #24]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006768:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00f      	beq.n	8006794 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800677a:	f043 0208 	orr.w	r2, r3, #8
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	699a      	ldr	r2, [r3, #24]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006792:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 80067a4:	bf00      	nop
 80067a6:	3714      	adds	r7, #20
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067bc:	095b      	lsrs	r3, r3, #5
 80067be:	3301      	adds	r3, #1
 80067c0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	3301      	adds	r3, #1
 80067c8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	3307      	adds	r3, #7
 80067ce:	08db      	lsrs	r3, r3, #3
 80067d0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	fb02 f303 	mul.w	r3, r2, r3
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 80067e6:	b480      	push	{r7}
 80067e8:	b083      	sub	sp, #12
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
 80067ee:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d12e      	bne.n	800685a <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8006802:	2b01      	cmp	r3, #1
 8006804:	d101      	bne.n	800680a <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8006806:	2302      	movs	r3, #2
 8006808:	e028      	b.n	800685c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2201      	movs	r2, #1
 800680e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2202      	movs	r2, #2
 8006816:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f022 0201 	bic.w	r2, r2, #1
 8006828:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8006836:	ea42 0103 	orr.w	r1, r2, r3
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	689a      	ldr	r2, [r3, #8]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	430a      	orrs	r2, r1
 8006844:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006856:	2300      	movs	r3, #0
 8006858:	e000      	b.n	800685c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
  }
}
 800685c:	4618      	mov	r0, r3
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <memset>:
 8006868:	4402      	add	r2, r0
 800686a:	4603      	mov	r3, r0
 800686c:	4293      	cmp	r3, r2
 800686e:	d100      	bne.n	8006872 <memset+0xa>
 8006870:	4770      	bx	lr
 8006872:	f803 1b01 	strb.w	r1, [r3], #1
 8006876:	e7f9      	b.n	800686c <memset+0x4>

08006878 <__libc_init_array>:
 8006878:	b570      	push	{r4, r5, r6, lr}
 800687a:	4d0d      	ldr	r5, [pc, #52]	@ (80068b0 <__libc_init_array+0x38>)
 800687c:	2600      	movs	r6, #0
 800687e:	4c0d      	ldr	r4, [pc, #52]	@ (80068b4 <__libc_init_array+0x3c>)
 8006880:	1b64      	subs	r4, r4, r5
 8006882:	10a4      	asrs	r4, r4, #2
 8006884:	42a6      	cmp	r6, r4
 8006886:	d109      	bne.n	800689c <__libc_init_array+0x24>
 8006888:	4d0b      	ldr	r5, [pc, #44]	@ (80068b8 <__libc_init_array+0x40>)
 800688a:	2600      	movs	r6, #0
 800688c:	4c0b      	ldr	r4, [pc, #44]	@ (80068bc <__libc_init_array+0x44>)
 800688e:	f000 f817 	bl	80068c0 <_init>
 8006892:	1b64      	subs	r4, r4, r5
 8006894:	10a4      	asrs	r4, r4, #2
 8006896:	42a6      	cmp	r6, r4
 8006898:	d105      	bne.n	80068a6 <__libc_init_array+0x2e>
 800689a:	bd70      	pop	{r4, r5, r6, pc}
 800689c:	f855 3b04 	ldr.w	r3, [r5], #4
 80068a0:	3601      	adds	r6, #1
 80068a2:	4798      	blx	r3
 80068a4:	e7ee      	b.n	8006884 <__libc_init_array+0xc>
 80068a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80068aa:	3601      	adds	r6, #1
 80068ac:	4798      	blx	r3
 80068ae:	e7f2      	b.n	8006896 <__libc_init_array+0x1e>
 80068b0:	080069a8 	.word	0x080069a8
 80068b4:	080069a8 	.word	0x080069a8
 80068b8:	080069a8 	.word	0x080069a8
 80068bc:	080069ac 	.word	0x080069ac

080068c0 <_init>:
 80068c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068c2:	bf00      	nop
 80068c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068c6:	bc08      	pop	{r3}
 80068c8:	469e      	mov	lr, r3
 80068ca:	4770      	bx	lr

080068cc <_fini>:
 80068cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ce:	bf00      	nop
 80068d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068d2:	bc08      	pop	{r3}
 80068d4:	469e      	mov	lr, r3
 80068d6:	4770      	bx	lr
