OPT_DESIGN_PATH=D:/RTL_FPGA/Projeto_Final/inverterv1/sim_inv/work/@_opt
