
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021683                       # Number of seconds simulated
sim_ticks                                 21682590000                       # Number of ticks simulated
final_tick                                21717871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 262197                       # Simulator instruction rate (inst/s)
host_op_rate                                   289683                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64963769                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813792                       # Number of bytes of host memory used
host_seconds                                   333.76                       # Real time elapsed on the host
sim_insts                                    87512087                       # Number of instructions simulated
sim_ops                                      96685734                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4316672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2220864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2220864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34701                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34701                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            183004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198901699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199084703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       183004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           183004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102426140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102426140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102426140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           183004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198901699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301510843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002169376500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2036                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2036                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171053                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32723                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34701                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4316736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2219904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4316736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2220864                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2192                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21682632500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   51967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    548.192807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   396.904993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.212333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          837      7.02%      7.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2858     23.96%     30.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1001      8.39%     39.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          780      6.54%     45.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          759      6.36%     52.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1515     12.70%     64.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          952      7.98%     72.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          531      4.45%     77.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2696     22.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11929                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.491650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.279362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    661.102061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2034     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2036                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.036346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.006091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              984     48.33%     48.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      1.13%     49.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1000     49.12%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      1.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2036                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2219904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 183003.967699430737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198904651.150992542505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102381864.897136360407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34701                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      1847250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2484572500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293516700250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29794.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36870.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8458450.77                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1221751000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2486419750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18113.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36863.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       199.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    59012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31202                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212262.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 42383040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22519530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241960320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90781020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1220060400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            900512790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             51574080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4994692830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       935670720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1572785760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10073728740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            464.599881                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19573317500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     60362000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     516100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6185658250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2436616500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1532835250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10951042750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42847140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22766205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240211020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90279900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1224362880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            900951120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             50203680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5009618280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       943619520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1549543560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10075197105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            464.667602                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19574926250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     56835000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     517920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6134826500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2457113000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1533152500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10982986750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21114575                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17039332                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            313004                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13160367                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12973470                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.579850                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  416045                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13587                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           56955                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52439                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4516                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1989                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43365180                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9661191                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100905802                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21114575                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13441954                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33384944                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  629190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            65                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9424050                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 78800                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43360810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.561623                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.104152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20506731     47.29%     47.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2014777      4.65%     51.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6098959     14.07%     66.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   479198      1.11%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2604771      6.01%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   367491      0.85%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2713182      6.26%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1717488      3.96%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6858213     15.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43360810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.486902                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.326885                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7574735                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15015965                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18696764                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1760761                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 312585                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12819936                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2058                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109647962                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15803                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 312585                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8378252                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6698229                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         211703                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19504251                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8255790                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108527474                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2347419                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2461286                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3310954                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117684312                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             484846386                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109789441                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104969990                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12714310                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10645                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10652                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7783783                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37513460                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7164338                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6573550                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           679197                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106404506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16467                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102929554                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12571                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9747009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22342708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            956                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43360810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.373792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.129020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12516576     28.87%     28.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5175172     11.94%     40.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7232789     16.68%     57.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4840021     11.16%     68.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5201122     11.99%     80.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4107498      9.47%     90.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3005063      6.93%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              864167      1.99%     99.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              418402      0.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43360810                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  770232     35.25%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1255726     57.48%     92.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                158821      7.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59105946     57.42%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5893      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37055006     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6762700      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102929554                       # Type of FU issued
system.cpu.iq.rate                           2.373553                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2184779                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021226                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251417268                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116169857                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101400885                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105114324                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11118266                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4187400                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121843                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1971                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       671702                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       124865                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 312585                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5846834                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                100544                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106420973                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             62560                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37513460                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7164338                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8715                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2841                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 71045                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1971                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180568                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222518                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               403086                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102407848                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36621514                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            521706                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43370792                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19302892                       # Number of branches executed
system.cpu.iew.exec_stores                    6749278                       # Number of stores executed
system.cpu.iew.exec_rate                     2.361522                       # Inst execution rate
system.cpu.iew.wb_sent                      101775769                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101400885                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69771395                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100211939                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.338302                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696238                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9747050                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            311003                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     41939715                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.305070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.799805                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15012864     35.80%     35.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10896476     25.98%     61.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3295203      7.86%     69.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1026556      2.45%     72.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1617555      3.86%     75.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1176070      2.80%     78.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2944843      7.02%     85.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1673397      3.99%     89.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4296751     10.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     41939715                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502343                       # Number of instructions committed
system.cpu.commit.committedOps               96673965                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818699                       # Number of memory references committed
system.cpu.commit.loads                      33326057                       # Number of loads committed
system.cpu.commit.membars                        7752                       # Number of memory barriers committed
system.cpu.commit.branches                   18659806                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78808546                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377339                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849443     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326057     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492642      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96673965                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4296751                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144063901                       # The number of ROB reads
system.cpu.rob.rob_writes                   214263233                       # The number of ROB writes
system.cpu.timesIdled                              54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            4370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502343                       # Number of Instructions Simulated
system.cpu.committedOps                      96673965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.495589                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.495589                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.017802                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.017802                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101363658                       # number of integer regfile reads
system.cpu.int_regfile_writes                59721838                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414886457                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50040373                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42630033                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31008                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.163914                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8282059                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.731012                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.163914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63152916                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63152916                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25031436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25031436                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5811935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5811935                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7753                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7753                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30843371                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30843371                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30843371                       # number of overall hits
system.cpu.dcache.overall_hits::total        30843371                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153954                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153954                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       529750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       529750                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       683704                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         683704                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       683704                       # number of overall misses
system.cpu.dcache.overall_misses::total        683704                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12824847000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12824847000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47098206500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47098206500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        37000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  59923053500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59923053500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  59923053500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59923053500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25185390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25185390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31527075                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31527075                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31527075                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31527075                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006113                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083535                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021686                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021686                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021686                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021686                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83303.110020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83303.110020                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88906.477584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88906.477584                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87644.731492                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87644.731492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87644.731492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87644.731492                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66629                       # number of writebacks
system.cpu.dcache.writebacks::total             66629                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       121613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       121613                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       494339                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       494339                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       615952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       615952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       615952                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       615952                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32341                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67752                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2740723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2740723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3285655000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3285655000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6026378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6026378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6026378500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6026378500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002149                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002149                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84744.550261                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84744.550261                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92786.281099                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92786.281099                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88947.610403                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88947.610403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88947.610403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88947.610403                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66936                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.991628                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               38043                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2007                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.955157                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.991628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18850138                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18850138                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9421657                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9421657                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9421657                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9421657                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9421657                       # number of overall hits
system.cpu.icache.overall_hits::total         9421657                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2393                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2393                       # number of overall misses
system.cpu.icache.overall_misses::total          2393                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34655000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34655000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     34655000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34655000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34655000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34655000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9424050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9424050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9424050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9424050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9424050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9424050                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000254                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000254                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000254                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000254                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14481.821981                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14481.821981                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14481.821981                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14481.821981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14481.821981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14481.821981                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2007                       # number of writebacks
system.cpu.icache.writebacks::total              2007                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          357                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          357                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          357                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          357                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          357                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          357                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2036                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2036                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2036                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2036                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2036                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2036                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28899000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28899000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28899000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28899000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000216                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000216                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000216                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000216                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14194.007859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14194.007859                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14194.007859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14194.007859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14194.007859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14194.007859                       # average overall mshr miss latency
system.cpu.icache.replacements                   2007                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25205.415109                       # Cycle average of tags in use
system.l2.tags.total_refs                       70624                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35436                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.993001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.643605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       282.093228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24917.678276                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769208                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27849                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1830                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1176808                       # Number of tag accesses
system.l2.tags.data_accesses                  1176808                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66629                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66629                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1999                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1999                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst           1975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1975                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               321                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                 1975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  363                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2338                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1975                       # number of overall hits
system.l2.overall_hits::.cpu.data                 363                       # number of overall hits
system.l2.overall_hits::total                    2338                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               61                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32019                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 61                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67388                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67449                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                61                       # number of overall misses
system.l2.overall_misses::.cpu.data             67388                       # number of overall misses
system.l2.overall_misses::total                 67449                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3232066500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3232066500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      5090500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5090500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2688793500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2688793500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      5090500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5920860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5925950500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      5090500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5920860000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5925950500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66629                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66629                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1999                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1999                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2036                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67751                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                69787                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2036                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67751                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               69787                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.029961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029961                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990074                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.029961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994642                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966498                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.029961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994642                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966498                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91381.336764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91381.336764                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83450.819672                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83450.819672                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83974.936756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83974.936756                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 83450.819672                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87862.230664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87858.241041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83450.819672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87862.230664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87858.241041                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34701                       # number of writebacks
system.l2.writebacks::total                     34701                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32018                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32018                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67448                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67448                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2878376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2878376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      4460500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4460500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2368547000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2368547000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      4460500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5246923500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5251384000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      4460500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5246923500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5251384000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.029961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990043                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.029961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.966484                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.029961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.966484                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81381.336764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81381.336764                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73122.950820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73122.950820                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73975.482541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73975.482541                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73122.950820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77862.547672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77858.261179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73122.950820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77862.547672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77858.261179                       # average overall mshr miss latency
system.l2.replacements                          35436                       # number of replacements
system.membus.snoop_filter.tot_requests        102413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34701                       # Transaction distribution
system.membus.trans_dist::CleanEvict              263                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6537600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6537600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67449                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254095000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355127250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       138730                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        68919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            475                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21717871500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             34377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2007                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2036                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32340                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                208518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       258880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8600256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8859136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35436                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2220864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           105223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004894                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070060                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104710     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    511      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             105223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          138001000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3057000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101628992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021687                       # Number of seconds simulated
sim_ticks                                 21687189000                       # Number of ticks simulated
final_tick                                21722470500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 262175                       # Simulator instruction rate (inst/s)
host_op_rate                                   289659                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64971678                       # Simulator tick rate (ticks/s)
host_mem_usage                                 814216                       # Number of bytes of host memory used
host_seconds                                   333.79                       # Real time elapsed on the host
sim_insts                                    87512710                       # Number of instructions simulated
sim_ops                                      96686481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4321472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            324616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198939199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199263814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       324616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           324616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102734937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102734937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102734937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           324616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198939199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301998751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002169376500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2042                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2042                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32813                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67525                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34813                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67525                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34813                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4321536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2226048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4321600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2228032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2195                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21687212500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67525                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34813                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    546.461949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   394.819331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.494425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          861      7.18%      7.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2876     24.00%     31.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1011      8.44%     39.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          780      6.51%     46.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          760      6.34%     52.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1515     12.64%     65.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          953      7.95%     73.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          531      4.43%     77.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2697     22.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11984                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.426053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.256008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    660.130732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2040     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2042                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.033301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.003044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              990     48.48%     48.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      1.13%     49.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1000     48.97%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      1.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2042                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         7104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2226048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 327566.656978919695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198939198.620900124311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102643454.621989056468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34813                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      3986000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2486036250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293630885000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35589.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36877.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8434518.28                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1223947250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2490022250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337620000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18125.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.93                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36875.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       199.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    59056                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31269                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     211917.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 42604380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22614405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242295900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               91005480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1220060400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            901455000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             51574080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4995847650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       935670720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1572785760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10076702025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            464.638457                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19575853000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     60362000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     516100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6185658250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2436616500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1534898750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10953578250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 43054200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22883850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240418080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90556560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1224977520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            902162940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             50208960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5010552510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       943619520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1549543560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10078771500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            464.733880                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19576977750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     56835000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     518045000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6134826500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2457113000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1535575000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10985038250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21115286                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17039763                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            313095                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13160822                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12973647                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.577786                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  416118                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13598                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           57050                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52445                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4605                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2008                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43374378                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9662503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100908544                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21115286                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13442210                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33386659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  629400                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           127                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9424477                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 78852                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43364014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.561508                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.104134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20509364     47.30%     47.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2014811      4.65%     51.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6099015     14.06%     66.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   479234      1.11%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2604820      6.01%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   367567      0.85%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2713244      6.26%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1717524      3.96%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6858435     15.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43364014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.486815                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.326455                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7575914                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15017477                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18697162                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1760795                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 312666                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12820103                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2082                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109650446                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15873                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 312666                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8379471                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6698933                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         212364                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19504638                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8255942                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108529745                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2347423                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2461425                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3310954                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117686835                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             484856317                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109791712                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104970784                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12716067                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10665                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10672                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7783913                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37513935                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7164562                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6573555                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           679205                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106406479                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16490                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102931040                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12572                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9748281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22345526                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            964                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43364014                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.373651                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.129030                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12519175     28.87%     28.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5175427     11.93%     40.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7232898     16.68%     57.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4840111     11.16%     68.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5201196     11.99%     80.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4107539      9.47%     90.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3005079      6.93%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              864181      1.99%     99.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              418408      0.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43364014                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  770232     35.25%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1255748     57.48%     92.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                158834      7.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59106845     57.42%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5893      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37055398     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6762885      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102931040                       # Type of FU issued
system.cpu.iq.rate                           2.373084                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2184814                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021226                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251423482                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116173129                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101402191                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105115835                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11118270                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4187712                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121843                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1975                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       671810                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       124874                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 312666                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5847127                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                100953                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106422969                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             62604                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37513935                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7164562                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8732                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2848                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 71447                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1975                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180592                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222585                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               403177                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102409256                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36621870                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            521786                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43371330                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19303182                       # Number of branches executed
system.cpu.iew.exec_stores                    6749460                       # Number of stores executed
system.cpu.iew.exec_rate                     2.361054                       # Inst execution rate
system.cpu.iew.wb_sent                      101777116                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101402191                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69772010                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100213014                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.337836                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696237                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9748322                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            311079                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     41942682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.304924                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.799771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15015532     35.80%     35.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10896600     25.98%     61.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3295267      7.86%     69.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1026602      2.45%     72.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1617578      3.86%     75.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1176088      2.80%     78.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2944851      7.02%     85.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1673398      3.99%     89.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4296766     10.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     41942682                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502966                       # Number of instructions committed
system.cpu.commit.committedOps               96674712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818986                       # Number of memory references committed
system.cpu.commit.loads                      33326227                       # Number of loads committed
system.cpu.commit.membars                        7758                       # Number of memory barriers committed
system.cpu.commit.branches                   18659962                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78809179                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377355                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849903     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326227     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492759      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96674712                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4296766                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144068846                       # The number of ROB reads
system.cpu.rob.rob_writes                   214267484                       # The number of ROB writes
system.cpu.timesIdled                              93                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           10364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502966                       # Number of Instructions Simulated
system.cpu.committedOps                      96674712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.495690                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.495690                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.017388                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.017388                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101364989                       # number of integer regfile reads
system.cpu.int_regfile_writes                59722653                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414891473                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50040925                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42630551                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31032                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.165152                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            30931932                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67994                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            454.921493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.165152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63153810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63153810                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25031688                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25031688                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5812042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5812042                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7760                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7760                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30843730                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30843730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30843730                       # number of overall hits
system.cpu.dcache.overall_hits::total        30843730                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       154012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        154012                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       529750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       529750                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       683762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         683762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       683762                       # number of overall misses
system.cpu.dcache.overall_misses::total        683762                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12830001000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12830001000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47098206500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47098206500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        37000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  59928207500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59928207500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  59928207500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59928207500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25185700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25185700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31527492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31527492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31527492                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31527492                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006115                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083533                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000386                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000386                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021688                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83305.203491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83305.203491                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88906.477584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88906.477584                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87644.834752                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87644.834752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87644.834752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87644.834752                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66663                       # number of writebacks
system.cpu.dcache.writebacks::total             66663                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       121639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       121639                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       494339                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       494339                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       615978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       615978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       615978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       615978                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32373                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67784                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67784                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2743880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2743880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3285655000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3285655000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6029535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6029535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6029535000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6029535000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002150                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002150                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002150                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002150                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84758.286226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84758.286226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92786.281099                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92786.281099                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88952.186357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88952.186357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88952.186357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88952.186357                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66970                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.992999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9427121                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3760.319505                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.992999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18851043                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18851043                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9422018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9422018                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9422018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9422018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9422018                       # number of overall hits
system.cpu.icache.overall_hits::total         9422018                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2459                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2459                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2459                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2459                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2459                       # number of overall misses
system.cpu.icache.overall_misses::total          2459                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40245000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40245000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     40245000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40245000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40245000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40245000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9424477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9424477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9424477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9424477                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9424477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9424477                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16366.409109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16366.409109                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16366.409109                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16366.409109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16366.409109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16366.409109                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2044                       # number of writebacks
system.cpu.icache.writebacks::total              2044                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          370                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          370                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          370                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          370                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          370                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2089                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2089                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2089                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2089                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2089                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2089                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33609000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33609000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000222                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000222                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000222                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000222                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16088.559119                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16088.559119                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16088.559119                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16088.559119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16088.559119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16088.559119                       # average overall mshr miss latency
system.cpu.icache.replacements                   2044                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25207.018836                       # Cycle average of tags in use
system.l2.tags.total_refs                      139788                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68316                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.046197                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.649272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       282.039291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24919.330273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769257                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1821                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1178176                       # Number of tag accesses
system.l2.tags.data_accesses                  1178176                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66663                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66663                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2036                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2036                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst           1978                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1978                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               326                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                 1978                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  368                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2346                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1978                       # number of overall hits
system.l2.overall_hits::.cpu.data                 368                       # number of overall hits
system.l2.overall_hits::total                    2346                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              111                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32047                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67416                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67527                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               111                       # number of overall misses
system.l2.overall_misses::.cpu.data             67416                       # number of overall misses
system.l2.overall_misses::total                 67527                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3232066500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3232066500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      9687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9687000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2691839500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2691839500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      9687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5923906000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5933593000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      9687000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5923906000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5933593000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2036                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2036                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2089                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2089                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2089                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                69873                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2089                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               69873                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.053135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.053135                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.989930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.989930                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.053135                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966425                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.053135                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966425                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91381.336764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91381.336764                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87270.270270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87270.270270                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83996.614348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83996.614348                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87270.270270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87870.920850                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87869.933508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87270.270270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87870.920850                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87869.933508                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34813                       # number of writebacks
system.l2.writebacks::total                     34813                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          111                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32044                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67524                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67524                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2878376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2878376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      8577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2371173000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2371173000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      8577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5249549500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5258126500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      8577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5249549500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5258126500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.053135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.053135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.989837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.989837                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.053135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.966382                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.053135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.966382                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81381.336764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81381.336764                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77270.270270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77270.270270                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73997.409812                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73997.409812                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77270.270270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77871.471378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77870.483087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77270.270270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77871.471378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77870.483087                       # average overall mshr miss latency
system.l2.replacements                          35548                       # number of replacements
system.membus.snoop_filter.tot_requests        102601                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34813                       # Transaction distribution
system.membus.trans_dist::CleanEvict              263                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32156                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       170125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 170125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6549568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6549568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67525                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254743500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355526000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       138887                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        69002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            475                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21722470500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             34462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2044                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2089                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32373                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                208760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       264512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8604608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8869120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35548                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2228032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           105421                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004999                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070796                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104896     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    523      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             105421                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          138150500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3133500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101680990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
