# Reading D:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do oscopeCode_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Erdem/Documents/GitHub/EE314_Project/oscopeCode {C:/Users/Erdem/Documents/GitHub/EE314_Project/oscopeCode/fifo.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:26:26 on Jun 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Erdem/Documents/GitHub/EE314_Project/oscopeCode" C:/Users/Erdem/Documents/GitHub/EE314_Project/oscopeCode/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 12:26:26 on Jun 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fifo
# vsim -gui "+altera" -l msim_transcript -do "oscopeCode_run_msim_rtl_verilog.do" 
# Start time: 12:26:30 on Jun 03,2018
# Loading work.fifo
add wave -position end  sim:/fifo/clk
add wave -position end  sim:/fifo/rst
add wave -position end  sim:/fifo/write_to_stack
add wave -position end  sim:/fifo/read_from_stack
add wave -position end  sim:/fifo/data_in
add wave -position end  sim:/fifo/stack_full
add wave -position end  sim:/fifo/stack_half_full
add wave -position end  sim:/fifo/stack_empty
add wave -position end  sim:/fifo/data_out
# End time: 12:45:05 on Jun 03,2018, Elapsed time: 0:18:35
# Errors: 0, Warnings: 0
