# comp300-fa21-p4

Build, test and document a hardware peripheral multiplexed 7-segment display on a Verilog RISC-V processor.  Demonstrate the operation of the peripheral with a simple up/down timer. 

Report due Tuesday, 30-Nov 11:59 PM  

[Report](https://docs.google.com/document/d/1vcWaRB4XEb4Z-yfUJsnTo0yk8DF9ICTD8VZVi-fjaNY/edit?usp=sharing)

[Slides](https://docs.google.com/presentation/d/1VVVWAFtOeILZl48LXtO5AVCBUPFr2_bvEtE-VtrNyvU/edit?usp=sharing)

[Presentation 1](https://sandiego.hosted.panopto.com/Panopto/Pages/Viewer.aspx?id=d9c3c7bd-261d-4176-964f-ade7017f0dd3)
[Presentation 2](https://sandiego.hosted.panopto.com/Panopto/Pages/Viewer.aspx?id=779e2bc1-11ec-437e-813c-ade7017f0e14)
