INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Dropbox/LRPC Code/hardware/Gaussian_Elimination/Gaussian_Elimination.sim/sim_1/synth/func/xsim/comb_SA_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comb_SA
INFO: [VRFC 10-311] analyzing module processor_A
INFO: [VRFC 10-311] analyzing module processor_A_0
INFO: [VRFC 10-311] analyzing module processor_A_1
INFO: [VRFC 10-311] analyzing module processor_B
INFO: [VRFC 10-311] analyzing module processor_B_2
INFO: [VRFC 10-311] analyzing module processor_B_3
INFO: [VRFC 10-311] analyzing module glbl
