#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 16 20:15:56 2022
# Process ID: 31072
# Current directory: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab1/s005/build
# Command line: vivado -mode batch -source top.tcl
# Log file: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab1/s005/build/vivado.log
# Journal file: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab1/s005/build/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-csg324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab1/s005/build/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a100t-csg324-1
Command: synth_design -directive default -top top -part xc7a100t-csg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31077 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.098 ; gain = 86.898 ; free physical = 1576 ; free virtual = 19834
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
1
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Mon May 16 20:16:20 2022...
