Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Dec 26 08:12:34 2016
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file pongGame_control_sets_placed.rpt
| Design       : pongGame
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |    54 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              88 |           31 |
| Yes          | No                    | No                     |              18 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+---------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------+---------------------------+------------------+----------------+
|  divclk_BUFG   |                      |                           |                2 |              2 |
|  divclk_BUFG   |                      | Paddle2[9]_i_1_n_0        |                3 |              4 |
|  divclk_BUFG   |                      | Paddle1[9]_i_1_n_0        |                2 |              4 |
|  divclk_BUFG   | score2[3]_i_1_n_0    |                           |                1 |              4 |
|  divclk_BUFG   | score1[3]_i_1_n_0    |                           |                1 |              4 |
|  divclk_BUFG   |                      | Paddle21                  |                2 |              5 |
|  divclk_BUFG   |                      | Paddle11                  |                3 |              5 |
|  clock/CLK     |                      |                           |                4 |             10 |
|  clock/CLK     | vgaCont/y[9]_i_1_n_0 |                           |                6 |             10 |
|  clk_IBUF_BUFG |                      | nolabel_line53/clear      |                5 |             19 |
|  divclk_BUFG   |                      | xCount[9]_i_1_n_0         |                8 |             20 |
|  clk_IBUF_BUFG |                      |                           |                7 |             20 |
|  clk_IBUF_BUFG |                      | clock/counter[31]_i_1_n_0 |                8 |             31 |
+----------------+----------------------+---------------------------+------------------+----------------+


