

================================================================
== Vitis HLS Report for 'bmm_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s'
================================================================
* Date:           Thu Feb  6 04:48:44 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.979 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      426|      426| 2.130 us | 2.130 us |  426|  426|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                   |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                      Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s_fu_1657  |dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s  |       10|       10| 50.000 ns | 50.000 ns |    9|    9| function |
        +-----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     18|      570|     4447|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|     2755|     -|
|Register             |        -|      -|      492|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     18|     1062|     7202|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                      Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s_fu_1657  |dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s  |        0|  18|  570|  4447|    0|
    +-----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                              |                                                                       |        0|  18|  570|  4447|    0|
    +-----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------------------------------------------------------------------------------+------+-----------+-----+-----------+
    |                                               Name                                               |  LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                                                                         |  1857|        428|    1|        428|
    |grp_dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s_fu_1657_ap_start        |     9|          2|    1|          2|
    |grp_dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s_fu_1657_data_offset     |   117|         25|    7|        175|
    |grp_dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s_fu_1657_weights_offset  |    44|          9|    7|         63|
    |output_r_address0                                                                                 |   325|         73|    8|        584|
    |output_r_address1                                                                                 |   325|         73|    8|        584|
    |output_r_d0                                                                                       |    21|          4|   16|         64|
    |output_r_d1                                                                                       |    21|          4|   16|         64|
    |qk_ce0                                                                                            |     9|          2|    1|          2|
    |qk_ce1                                                                                            |     9|          2|    1|          2|
    |value_r_ce0                                                                                       |     9|          2|    1|          2|
    |value_r_ce1                                                                                       |     9|          2|    1|          2|
    +--------------------------------------------------------------------------------------------------+------+-----------+-----+-----------+
    |Total                                                                                             |  2755|        626|   68|       1972|
    +--------------------------------------------------------------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                              Name                                              |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |  427|   0|  427|          0|
    |grp_dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s_fu_1657_ap_start_reg  |    1|   0|    1|          0|
    |reg_1725                                                                                        |   16|   0|   16|          0|
    |reg_1730                                                                                        |   16|   0|   16|          0|
    |reg_1735                                                                                        |   16|   0|   16|          0|
    |reg_1740                                                                                        |   16|   0|   16|          0|
    +------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                           |  492|   0|  492|          0|
    +------------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | bmm<ap_fixed<16, 6, 4, 0, 0>, ap_fixed<16, 6, 4, 0, 0>, config5> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | bmm<ap_fixed<16, 6, 4, 0, 0>, ap_fixed<16, 6, 4, 0, 0>, config5> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | bmm<ap_fixed<16, 6, 4, 0, 0>, ap_fixed<16, 6, 4, 0, 0>, config5> | return value |
|ap_done            | out |    1| ap_ctrl_hs | bmm<ap_fixed<16, 6, 4, 0, 0>, ap_fixed<16, 6, 4, 0, 0>, config5> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | bmm<ap_fixed<16, 6, 4, 0, 0>, ap_fixed<16, 6, 4, 0, 0>, config5> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | bmm<ap_fixed<16, 6, 4, 0, 0>, ap_fixed<16, 6, 4, 0, 0>, config5> | return value |
|qk_address0        | out |    7|  ap_memory |                                qk                                |     array    |
|qk_ce0             | out |    1|  ap_memory |                                qk                                |     array    |
|qk_q0              |  in |   16|  ap_memory |                                qk                                |     array    |
|qk_address1        | out |    7|  ap_memory |                                qk                                |     array    |
|qk_ce1             | out |    1|  ap_memory |                                qk                                |     array    |
|qk_q1              |  in |   16|  ap_memory |                                qk                                |     array    |
|value_r_address0   | out |    8|  ap_memory |                              value_r                             |     array    |
|value_r_ce0        | out |    1|  ap_memory |                              value_r                             |     array    |
|value_r_q0         |  in |   16|  ap_memory |                              value_r                             |     array    |
|value_r_address1   | out |    8|  ap_memory |                              value_r                             |     array    |
|value_r_ce1        | out |    1|  ap_memory |                              value_r                             |     array    |
|value_r_q1         |  in |   16|  ap_memory |                              value_r                             |     array    |
|output_r_address0  | out |    8|  ap_memory |                             output_r                             |     array    |
|output_r_ce0       | out |    1|  ap_memory |                             output_r                             |     array    |
|output_r_we0       | out |    1|  ap_memory |                             output_r                             |     array    |
|output_r_d0        | out |   16|  ap_memory |                             output_r                             |     array    |
|output_r_address1  | out |    8|  ap_memory |                             output_r                             |     array    |
|output_r_ce1       | out |    1|  ap_memory |                             output_r                             |     array    |
|output_r_we1       | out |    1|  ap_memory |                             output_r                             |     array    |
|output_r_d1        | out |   16|  ap_memory |                             output_r                             |     array    |
+-------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

