// Seed: 352257474
module module_0 #(
    parameter id_1 = 32'd6,
    parameter id_3 = 32'd68
);
  wire [1 : 1] _id_1;
  wire [id_1 : id_1] id_2;
  integer _id_3, id_4;
  logic [id_3 : -1] id_5;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_8[-1] = -1;
  wire id_14;
endmodule
