INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/PC_Update_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Update_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/adder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/mux4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/offset_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module offset_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/sign_externsion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/data_mem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/adder2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/signext_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/BranchControl_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/PCU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/controlUnit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/data_path_imple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_impl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/im_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.gen/sim_1/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
