INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/multiplexer_1/multiplexer_1.srcs/sources_1/new/multiplexer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/multiplexer_1/multiplexer_1.srcs/sources_1/new/multiplexer_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer_1_tb
