v 20110115 2
P 1475 1200 1650 1200 1 0 0
{
T 1775 1250 5 8 0 1 0 6 1
pinnumber=G
T 1775 1150 5 8 0 1 0 8 1
pinseq=2
T 1925 1200 9 8 0 1 0 0 1
pinlabel=G
T 1925 1200 5 8 0 1 0 2 1
pintype=pas
}
P 2100 1000 2100 1200 1 0 0
{
T 2150 1100 5 8 0 1 0 2 1
pinnumber=S
T 2050 1100 5 8 0 1 0 8 1
pinseq=3
T 2100 1250 9 8 0 1 0 3 1
pinlabel=S
T 2100 1400 5 8 0 1 0 3 1
pintype=pas
}
P 2100 1800 2100 1600 1 0 0
{
T 2150 1700 5 8 0 1 0 0 1
pinnumber=D
T 2050 1700 5 8 0 1 0 6 1
pinseq=1
T 2100 1550 9 8 0 1 0 5 1
pinlabel=D
T 2100 1400 5 8 0 1 0 5 1
pintype=pas
}
T 1950 1900 8 10 1 1 0 6 1
refdes=Q?
T 0 2050 5 10 0 0 0 0 1
device=JFET N-Channel
T 0 1050 5 10 0 0 0 0 1
author=Stefan Salewski
T 0 1250 5 10 0 0 0 0 1
description=JFET N-Channel
T 0 1450 5 10 0 0 0 0 1
numslots=0
T 0 1650 5 10 0 0 0 0 1
dist-license=GPL
T 0 1850 5 10 0 0 0 0 1
use-license=unlimited
L 1950 1600 2100 1600 3 0 0 0 -1 -1
L 2100 1200 1950 1200 3 0 0 0 -1 -1
L 1950 1650 1950 1150 3 0 0 0 -1 -1
L 1850 1250 1950 1200 3 0 0 0 -1 -1
L 1950 1200 1850 1150 3 0 0 0 -1 -1
V 1875 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 1950 1200 1650 1200 3 0 0 0 -1 -1
