Below is a **clean, interview-ready explanation of UVM fundamentals**, exactly the way **Qualcomm / NVIDIA / Staff-level DV** panels expect. Iâ€™ll keep it precise and technical.

---

## 1ï¸âƒ£ `create()` vs `new()` in UVM

### ğŸ”¹ `new()`

* **SystemVerilog constructor**
* Used for **non-UVM objects**
* No factory support
* No override capability

```systemverilog
class my_obj;
  function new(string name="my_obj");
  endfunction
endclass

my_obj o = new("o");
```

### ğŸ”¹ `create()`

* **UVM factory-based creation**
* Supports **type override / instance override**
* Required for **all UVM components & sequence items**

```systemverilog
my_driver drv;
drv = my_driver::type_id::create("drv", this);
```

### ğŸ”‘ Key Differences (Interview Table)

| Aspect            | `new()`          | `create()`                     |
| ----------------- | ---------------- | ------------------------------ |
| Factory support   | âŒ No             | âœ… Yes                          |
| Override possible | âŒ No             | âœ… Yes                          |
| Hierarchy aware   | âŒ No             | âœ… Yes                          |
| Used for          | Plain SV objects | UVM components, sequence items |
| Parent-child link | âŒ                | âœ…                              |

ğŸ“Œ **Rule:**

> â— All `uvm_component` and `uvm_object` derivatives â†’ **must use `create()`**

---

## 2ï¸âƒ£ Driverâ€“Sequencer Handshake (HS) Communication

### ğŸ”¹ Core Mechanism

UVM uses **TLM FIFO-like handshake** between sequencer and driver.

```
Sequence â†’ Sequencer â‡„ Driver â†’ DUT
```

### ğŸ”¹ Ports Used

* **Sequencer â†’ Driver**

  * `uvm_seq_item_pull_port`
* **Driver â†’ Sequencer**

  * `uvm_seq_item_pull_imp`

### ğŸ”¹ Typical Driver Code

```systemverilog
class my_driver extends uvm_driver #(my_txn);

  task run_phase(uvm_phase phase);
    forever begin
      seq_item_port.get_next_item(req);   // BLOCKING HS
      drive_to_dut(req);
      seq_item_port.item_done();           // ACK
    end
  endtask

endclass
```

### ğŸ”¹ What Happens Internally

1. Sequence calls `start()`
2. Sequencer arbitrates sequences
3. Driver calls `get_next_item()`
4. Transaction transferred
5. Driver calls `item_done()`
6. Sequencer releases lock

### ğŸ”‘ Interview Keywords

* **Blocking handshake**
* **Back-pressure**
* **Arbitration**
* **Lock / Grab**
* **Transaction ownership**

---

## 3ï¸âƒ£ UVM Testbench Phases & Components

### ğŸ”¹ UVM Component Hierarchy

```
uvm_test
 â””â”€â”€ uvm_env
      â”œâ”€â”€ uvm_agent
      â”‚    â”œâ”€â”€ uvm_sequencer
      â”‚    â”œâ”€â”€ uvm_driver
      â”‚    â””â”€â”€ uvm_monitor
      â”œâ”€â”€ uvm_scoreboard
      â””â”€â”€ uvm_coverage
```

---

## 4ï¸âƒ£ UVM Phases (MOST ASKED)

### ğŸ§± Build & Setup Phases (STATIC)

| Phase                 | Purpose                         |
| --------------------- | ------------------------------- |
| `build_phase`         | Create components using factory |
| `connect_phase`       | Connect TLM ports               |
| `end_of_elaboration`  | Topology checks                 |
| `start_of_simulation` | Print config, banners           |

ğŸ“Œ **No time consumed**

---

### â±ï¸ Run-Time Phases (DYNAMIC)

| Phase             | Purpose           |
| ----------------- | ----------------- |
| `run_phase`       | Main stimulus     |
| `reset_phase`     | DUT reset         |
| `configure_phase` | Program registers |
| `main_phase`      | Normal operation  |
| `shutdown_phase`  | Graceful stop     |

ğŸ“Œ **Consumes simulation time**

---

### ğŸ§¹ Cleanup Phases

| Phase           | Purpose                    |
| --------------- | -------------------------- |
| `extract_phase` | Collect results            |
| `check_phase`   | Compare expected vs actual |
| `report_phase`  | Print summary              |
| `final_phase`   | End simulation             |

---

## 5ï¸âƒ£ Very Common Interview Traps (Be Ready)

### â“ Why not `new()` for components?

â¡ Breaks **factory override**, **hierarchy**, **config_db**

### â“ Can driver talk directly to sequence?

â¡ âŒ No, **only via sequencer**

### â“ Can multiple sequences run?

â¡ âœ… Yes, sequencer **arbitrates**

### â“ Where to raise objections?

â¡ `run_phase` (or sub-phases)

```systemverilog
phase.raise_objection(this);
...
phase.drop_objection(this);
```

---

## 6ï¸âƒ£ One-Line Staff-Level Summary

> â€œUVM uses factory-controlled object creation, phase-synchronized execution, and sequencer-driver handshake via TLM to ensure reusable, scalable, and override-friendly verification environments.â€

---

