{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617568572590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617568572591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 04 17:36:12 2021 " "Processing started: Sun Apr 04 17:36:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617568572591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1617568572591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab03 -c Lab03 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab03 -c Lab03 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1617568572591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1617568572956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1617568572956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1to4-demux1to4_arch " "Found design unit 1: demux1to4-demux1to4_arch" {  } { { "demux1to4.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/demux1to4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617568581438 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1to4 " "Found entity 1: demux1to4" {  } { { "demux1to4.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/demux1to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617568581438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617568581438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1to2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1to2-demux1to2_arch " "Found design unit 1: demux1to2-demux1to2_arch" {  } { { "demux1to2.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/demux1to2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617568581440 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1to2 " "Found entity 1: demux1to2" {  } { { "demux1to2.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/demux1to2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617568581440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617568581440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab03.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab03-q1 " "Found design unit 1: Lab03-q1" {  } { { "Lab03.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617568581441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab03 " "Found entity 1: Lab03" {  } { { "Lab03.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617568581441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617568581441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demuxlib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file demuxlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DemuxLib " "Found design unit 1: DemuxLib" {  } { { "DemuxLib.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/DemuxLib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617568581443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617568581443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab03_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab03_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab03_tb-q1 " "Found design unit 1: Lab03_tb-q1" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617568581445 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab03_tb " "Found entity 1: Lab03_tb" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617568581445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617568581445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab03_tb " "Elaborating entity \"Lab03_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1617568581475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y7 Lab03_tb.vhd(12) " "Verilog HDL or VHDL warning at Lab03_tb.vhd(12): object \"y7\" assigned a value but never read" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617568581476 "|Lab03_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y6 Lab03_tb.vhd(12) " "Verilog HDL or VHDL warning at Lab03_tb.vhd(12): object \"y6\" assigned a value but never read" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617568581476 "|Lab03_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y5 Lab03_tb.vhd(12) " "Verilog HDL or VHDL warning at Lab03_tb.vhd(12): object \"y5\" assigned a value but never read" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617568581476 "|Lab03_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y4 Lab03_tb.vhd(12) " "Verilog HDL or VHDL warning at Lab03_tb.vhd(12): object \"y4\" assigned a value but never read" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617568581476 "|Lab03_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y3 Lab03_tb.vhd(12) " "Verilog HDL or VHDL warning at Lab03_tb.vhd(12): object \"y3\" assigned a value but never read" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617568581476 "|Lab03_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y2 Lab03_tb.vhd(12) " "Verilog HDL or VHDL warning at Lab03_tb.vhd(12): object \"y2\" assigned a value but never read" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617568581476 "|Lab03_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y1 Lab03_tb.vhd(12) " "Verilog HDL or VHDL warning at Lab03_tb.vhd(12): object \"y1\" assigned a value but never read" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617568581476 "|Lab03_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y0 Lab03_tb.vhd(12) " "Verilog HDL or VHDL warning at Lab03_tb.vhd(12): object \"y0\" assigned a value but never read" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617568581476 "|Lab03_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Lab03_tb.vhd(21) " "VHDL warning at Lab03_tb.vhd(21): synthesis ignores all but the first waveform" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 21 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1617568581477 "|Lab03_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Lab03_tb.vhd(23) " "VHDL warning at Lab03_tb.vhd(23): synthesis ignores all but the first waveform" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 23 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1617568581477 "|Lab03_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Lab03_tb.vhd(26) " "VHDL warning at Lab03_tb.vhd(26): synthesis ignores all but the first waveform" {  } { { "Lab03_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 26 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1617568581477 "|Lab03_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1to2 demux1to2:Demux1 " "Elaborating entity \"demux1to2\" for hierarchy \"demux1to2:Demux1\"" {  } { { "Lab03_tb.vhd" "Demux1" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617568581482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1to4 demux1to4:Demux2 " "Elaborating entity \"demux1to4\" for hierarchy \"demux1to4:Demux2\"" {  } { { "Lab03_tb.vhd" "Demux2" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q2 - lab3.1/Projeto/Lab03_tb.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617568581483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617568581553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 04 17:36:21 2021 " "Processing ended: Sun Apr 04 17:36:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617568581553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617568581553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617568581553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617568581553 ""}
