# RISC-V emulator

### Table of contents
- [Overview](#overview)


### Overview






Project description
   2. Overview
      * Introduction
      * Purpose
      * Technologies and tools
      * Code structure
      * Technical decisions & CPU specifications: alignment, memory, registers, variables, stack, endianness, jump to main, buffer size, encodings dataset, limitations (printf, scanf), table with instructions
      * Future implementations (refactor)
         * Add fsd and mul instructions
         * Improve the parser and the interpreter for more general uses & handle exceptions
         * Create a lexer
         * Brainstorm other ideas
         * Explore other projects
            * <https://github.com/Proiect-ASC/riscv-emulator>
            * <https://github.com/Stefan-101/RISC-Assembler-and-Interpreter>
            * <https://github.com/Cosmin371/Assembler-and-executor>
            * <https://github.com/Cris24dc/RISC-V-Assembler-and-Executor>
            * <https://github.com/LeusteanAndrei/ProiectASC>
   3. Functionalities & business logic & code snippets
   Installation setup