

================================================================
== Vitis HLS Report for 'bbgemm'
================================================================
* Date:           Wed Jul  9 03:45:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GEMM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.503 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2990225|  2990225|  23.922 ms|  23.922 ms|  2990226|  2990226|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopjj        |  2990224|  2990224|    373778|          -|          -|     8|        no|
        | + loopkk       |   373776|   373776|     46722|          -|          -|     8|        no|
        |  ++ loopi      |    46720|    46720|       730|          -|          -|    64|        no|
        |   +++ loopk    |      728|      728|        91|          -|          -|     8|        no|
        |    ++++ loopj  |       88|       88|        11|          -|          -|     8|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%jj = alloca i32 1" [data/benchmarks/gemm/gemm.c:11]   --->   Operation 18 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gemm.tcl:6]   --->   Operation 19 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [data/benchmarks/gemm/gemm.c:10]   --->   Operation 20 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln11 = store i7 0, i7 %jj" [data/benchmarks/gemm/gemm.c:11]   --->   Operation 27 'store' 'store_ln11' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loopkk" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 28 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%jj_1 = load i7 %jj" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 29 'load' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jj_1, i32 6" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 30 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %tmp, void %loopkk.split, void %for.end38" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i7 %jj_1" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 32 'trunc' 'trunc_ln15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gemm/gemm.c:16]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/gemm/gemm.c:34]   --->   Operation 34 'specloopname' 'specloopname_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln17 = br void %loopi" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 35 'br' 'br_ln17' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [data/benchmarks/gemm/gemm.c:35]   --->   Operation 36 'ret' 'ret_ln35' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kk = phi i7 %add_ln17, void %for.inc33, i7 0, void %loopkk.split" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 37 'phi' 'kk' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %kk, i32 6" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 38 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %tmp_2, void %loopi.split, void %for.inc36" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 39 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i7 %kk" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 40 'trunc' 'trunc_ln17' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gemm/gemm.c:18]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/gemm/gemm.c:33]   --->   Operation 42 'specloopname' 'specloopname_ln33' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln19 = br void %loopk" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 43 'br' 'br_ln19' <Predicate = (!tmp_2)> <Delay = 0.38>
ST_3 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln15 = add i7 %jj_1, i7 8" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 44 'add' 'add_ln15' <Predicate = (tmp_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln11 = store i7 %add_ln15, i7 %jj" [data/benchmarks/gemm/gemm.c:11]   --->   Operation 45 'store' 'store_ln11' <Predicate = (tmp_2)> <Delay = 0.38>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loopkk" [data/benchmarks/gemm/gemm.c:15]   --->   Operation 46 'br' 'br_ln15' <Predicate = (tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln19, void %for.inc30, i7 0, void %loopi.split" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 47 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln19 = icmp_eq  i7 %i, i7 64" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 48 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln19 = add i7 %i, i7 1" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 49 'add' 'add_ln19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %loopk.split, void %for.inc33" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 50 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/gemm/gemm.c:20]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/gemm/gemm.c:32]   --->   Operation 52 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln21 = br void %loopj" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 53 'br' 'br_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.38>
ST_4 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln17 = add i7 %kk, i7 8" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 54 'add' 'add_ln17' <Predicate = (icmp_ln19)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln17 = br void %loopi" [data/benchmarks/gemm/gemm.c:17]   --->   Operation 55 'br' 'br_ln17' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln21, void %for.inc27, i4 0, void %loopk.split" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 56 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.70ns)   --->   "%icmp_ln21 = icmp_eq  i4 %k, i4 8" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 57 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln21 = add i4 %k, i4 1" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 58 'add' 'add_ln21' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %loopj.split, void %for.inc30" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 59 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %k" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 60 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %k" [data/benchmarks/gemm/gemm.c:24]   --->   Operation 61 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %kk, i32 3, i32 5" [data/benchmarks/gemm/gemm.c:24]   --->   Operation 62 'partselect' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln25 = add i6 %trunc_ln17, i6 %zext_ln21" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 63 'add' 'add_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i7 %i" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 64 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%add_ln25_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25, i6 %add_ln25" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 65 'bitconcatenate' 'add_ln25_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i12 %add_ln25_1" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 66 'zext' 'zext_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln25" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 67 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 68 'load' 'm1_load' <Predicate = (!icmp_ln21)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln19 = br void %loopk" [data/benchmarks/gemm/gemm.c:19]   --->   Operation 69 'br' 'br_ln19' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gemm/gemm.c:22]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/gemm/gemm.c:31]   --->   Operation 71 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 72 'load' 'm1_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%temp_x = bitcast i64 %m1_load" [data/benchmarks/gemm/gemm.c:25]   --->   Operation 73 'bitcast' 'temp_x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln26 = br void %for.inc" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 74 'br' 'br_ln26' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln26, void %for.inc.split, i4 0, void %loopj.split" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 75 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.70ns)   --->   "%icmp_ln26 = icmp_eq  i4 %j, i4 8" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 76 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.70ns)   --->   "%add_ln26 = add i4 %j, i4 1" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 77 'add' 'add_ln26' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc.split, void %for.inc27" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 78 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %j" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 79 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln28 = add i6 %trunc_ln15, i6 %zext_ln26" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 80 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%add_ln28_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %tmp_1, i3 %trunc_ln24, i6 %add_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 81 'bitconcatenate' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %add_ln28_1" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 82 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 83 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 84 'load' 'm2_load' <Predicate = (!icmp_ln26)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln21 = br void %loopj" [data/benchmarks/gemm/gemm.c:21]   --->   Operation 85 'br' 'br_ln21' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.64>
ST_8 : Operation 86 [1/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 86 'load' 'm2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i64 %m2_load" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 87 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [4/4] (4.50ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 88 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 89 [3/4] (4.50ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 89 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 90 [2/4] (4.50ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 90 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%add_ln29_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln25, i6 %add_ln28" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 91 'bitconcatenate' 'add_ln29_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i12 %add_ln29_1" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 92 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln29" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 93 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [2/2] (1.64ns)   --->   "%prod_load = load i12 %prod_addr" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 94 'load' 'prod_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 4.50>
ST_12 : Operation 95 [1/4] (4.50ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [data/benchmarks/gemm/gemm.c:28]   --->   Operation 95 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/2] (1.64ns)   --->   "%prod_load = load i12 %prod_addr" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 96 'load' 'prod_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %prod_load" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 97 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [4/4] (4.33ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 98 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 99 [3/4] (4.33ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 99 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 100 [2/4] (4.33ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 100 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 101 [1/4] (4.33ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 101 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.64>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gemm/gemm.c:27]   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/gemm/gemm.c:30]   --->   Operation 103 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %add" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 104 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (1.64ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_1, i12 %prod_addr" [data/benchmarks/gemm/gemm.c:29]   --->   Operation 105 'store' 'store_ln29' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [data/benchmarks/gemm/gemm.c:26]   --->   Operation 106 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 7 bit ('jj', data/benchmarks/gemm/gemm.c:11) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln11', data/benchmarks/gemm/gemm.c:11) of constant 0 on local variable 'jj', data/benchmarks/gemm/gemm.c:11 [13]  (0.387 ns)

 <State 2>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 7 bit ('kk', data/benchmarks/gemm/gemm.c:17) with incoming values : ('add_ln17', data/benchmarks/gemm/gemm.c:17) [25]  (0.387 ns)

 <State 3>: 1.093ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln15', data/benchmarks/gemm/gemm.c:15) [94]  (0.706 ns)
	'store' operation 0 bit ('store_ln11', data/benchmarks/gemm/gemm.c:11) of variable 'add_ln15', data/benchmarks/gemm/gemm.c:15 on local variable 'jj', data/benchmarks/gemm/gemm.c:11 [95]  (0.387 ns)

 <State 4>: 0.706ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln17', data/benchmarks/gemm/gemm.c:17) [91]  (0.706 ns)

 <State 5>: 2.351ns
The critical path consists of the following:
	'phi' operation 4 bit ('k', data/benchmarks/gemm/gemm.c:21) with incoming values : ('add_ln21', data/benchmarks/gemm/gemm.c:21) [43]  (0.000 ns)
	'add' operation 6 bit ('add_ln25', data/benchmarks/gemm/gemm.c:25) [53]  (0.706 ns)
	'getelementptr' operation 12 bit ('m1_addr', data/benchmarks/gemm/gemm.c:25) [57]  (0.000 ns)
	'load' operation 64 bit ('m1_load', data/benchmarks/gemm/gemm.c:25) on array 'm1' [58]  (1.645 ns)

 <State 6>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('m1_load', data/benchmarks/gemm/gemm.c:25) on array 'm1' [58]  (1.645 ns)

 <State 7>: 2.351ns
The critical path consists of the following:
	'phi' operation 4 bit ('j', data/benchmarks/gemm/gemm.c:26) with incoming values : ('add_ln26', data/benchmarks/gemm/gemm.c:26) [62]  (0.000 ns)
	'add' operation 6 bit ('add_ln28', data/benchmarks/gemm/gemm.c:28) [70]  (0.706 ns)
	'getelementptr' operation 12 bit ('m2_addr', data/benchmarks/gemm/gemm.c:28) [73]  (0.000 ns)
	'load' operation 64 bit ('m2_load', data/benchmarks/gemm/gemm.c:28) on array 'm2' [74]  (1.645 ns)

 <State 8>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('m2_load', data/benchmarks/gemm/gemm.c:28) on array 'm2' [74]  (1.645 ns)

 <State 9>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/gemm/gemm.c:28) [76]  (4.503 ns)

 <State 10>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/gemm/gemm.c:28) [76]  (4.503 ns)

 <State 11>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/gemm/gemm.c:28) [76]  (4.503 ns)

 <State 12>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/gemm/gemm.c:28) [76]  (4.503 ns)

 <State 13>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/gemm/gemm.c:29) [82]  (4.334 ns)

 <State 14>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/gemm/gemm.c:29) [82]  (4.334 ns)

 <State 15>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/gemm/gemm.c:29) [82]  (4.334 ns)

 <State 16>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/gemm/gemm.c:29) [82]  (4.334 ns)

 <State 17>: 1.645ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln29', data/benchmarks/gemm/gemm.c:29) of variable 'bitcast_ln29_1', data/benchmarks/gemm/gemm.c:29 on array 'prod' [84]  (1.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
