
project_L0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2d4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba0  0800b394  0800b394  0001b394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf34  0800bf34  000200d0  2**0
                  CONTENTS
  4 .ARM          00000000  0800bf34  0800bf34  000200d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bf34  0800bf34  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf34  0800bf34  0001bf34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf38  0800bf38  0001bf38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  0800bf3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  200000d0  0800c00c  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  0800c00c  000203a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a0f0  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003337  00000000  00000000  0003a1e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001400  00000000  00000000  0003d520  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001250  00000000  00000000  0003e920  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000183fe  00000000  00000000  0003fb70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011905  00000000  00000000  00057f6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008dc43  00000000  00000000  00069873  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f74b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c2c  00000000  00000000  000f7534  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000d0 	.word	0x200000d0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b37c 	.word	0x0800b37c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000d4 	.word	0x200000d4
 8000104:	0800b37c 	.word	0x0800b37c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cfrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	1c08      	adds	r0, r1, #0
 8000408:	4661      	mov	r1, ip
 800040a:	e7ff      	b.n	800040c <__aeabi_cfcmpeq>

0800040c <__aeabi_cfcmpeq>:
 800040c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800040e:	f000 f8c1 	bl	8000594 <__lesf2>
 8000412:	2800      	cmp	r0, #0
 8000414:	d401      	bmi.n	800041a <__aeabi_cfcmpeq+0xe>
 8000416:	2100      	movs	r1, #0
 8000418:	42c8      	cmn	r0, r1
 800041a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800041c <__aeabi_fcmpeq>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 f843 	bl	80004a8 <__eqsf2>
 8000422:	4240      	negs	r0, r0
 8000424:	3001      	adds	r0, #1
 8000426:	bd10      	pop	{r4, pc}

08000428 <__aeabi_fcmplt>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 f8b3 	bl	8000594 <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	db01      	blt.n	8000436 <__aeabi_fcmplt+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_fcmple>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 f8a9 	bl	8000594 <__lesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dd01      	ble.n	800044a <__aeabi_fcmple+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_fcmpgt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 f851 	bl	80004f8 <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	dc01      	bgt.n	800045e <__aeabi_fcmpgt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_fcmpge>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 f847 	bl	80004f8 <__gesf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	da01      	bge.n	8000472 <__aeabi_fcmpge+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_f2uiz>:
 8000478:	219e      	movs	r1, #158	; 0x9e
 800047a:	b510      	push	{r4, lr}
 800047c:	05c9      	lsls	r1, r1, #23
 800047e:	1c04      	adds	r4, r0, #0
 8000480:	f7ff fff0 	bl	8000464 <__aeabi_fcmpge>
 8000484:	2800      	cmp	r0, #0
 8000486:	d103      	bne.n	8000490 <__aeabi_f2uiz+0x18>
 8000488:	1c20      	adds	r0, r4, #0
 800048a:	f000 fa97 	bl	80009bc <__aeabi_f2iz>
 800048e:	bd10      	pop	{r4, pc}
 8000490:	219e      	movs	r1, #158	; 0x9e
 8000492:	1c20      	adds	r0, r4, #0
 8000494:	05c9      	lsls	r1, r1, #23
 8000496:	f000 f8cd 	bl	8000634 <__aeabi_fsub>
 800049a:	f000 fa8f 	bl	80009bc <__aeabi_f2iz>
 800049e:	2380      	movs	r3, #128	; 0x80
 80004a0:	061b      	lsls	r3, r3, #24
 80004a2:	469c      	mov	ip, r3
 80004a4:	4460      	add	r0, ip
 80004a6:	e7f2      	b.n	800048e <__aeabi_f2uiz+0x16>

080004a8 <__eqsf2>:
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	0042      	lsls	r2, r0, #1
 80004ac:	024e      	lsls	r6, r1, #9
 80004ae:	004c      	lsls	r4, r1, #1
 80004b0:	0245      	lsls	r5, r0, #9
 80004b2:	0a6d      	lsrs	r5, r5, #9
 80004b4:	0e12      	lsrs	r2, r2, #24
 80004b6:	0fc3      	lsrs	r3, r0, #31
 80004b8:	0a76      	lsrs	r6, r6, #9
 80004ba:	0e24      	lsrs	r4, r4, #24
 80004bc:	0fc9      	lsrs	r1, r1, #31
 80004be:	2aff      	cmp	r2, #255	; 0xff
 80004c0:	d00f      	beq.n	80004e2 <__eqsf2+0x3a>
 80004c2:	2cff      	cmp	r4, #255	; 0xff
 80004c4:	d011      	beq.n	80004ea <__eqsf2+0x42>
 80004c6:	2001      	movs	r0, #1
 80004c8:	42a2      	cmp	r2, r4
 80004ca:	d000      	beq.n	80004ce <__eqsf2+0x26>
 80004cc:	bd70      	pop	{r4, r5, r6, pc}
 80004ce:	42b5      	cmp	r5, r6
 80004d0:	d1fc      	bne.n	80004cc <__eqsf2+0x24>
 80004d2:	428b      	cmp	r3, r1
 80004d4:	d00d      	beq.n	80004f2 <__eqsf2+0x4a>
 80004d6:	2a00      	cmp	r2, #0
 80004d8:	d1f8      	bne.n	80004cc <__eqsf2+0x24>
 80004da:	0028      	movs	r0, r5
 80004dc:	1e45      	subs	r5, r0, #1
 80004de:	41a8      	sbcs	r0, r5
 80004e0:	e7f4      	b.n	80004cc <__eqsf2+0x24>
 80004e2:	2001      	movs	r0, #1
 80004e4:	2d00      	cmp	r5, #0
 80004e6:	d1f1      	bne.n	80004cc <__eqsf2+0x24>
 80004e8:	e7eb      	b.n	80004c2 <__eqsf2+0x1a>
 80004ea:	2001      	movs	r0, #1
 80004ec:	2e00      	cmp	r6, #0
 80004ee:	d1ed      	bne.n	80004cc <__eqsf2+0x24>
 80004f0:	e7e9      	b.n	80004c6 <__eqsf2+0x1e>
 80004f2:	2000      	movs	r0, #0
 80004f4:	e7ea      	b.n	80004cc <__eqsf2+0x24>
 80004f6:	46c0      	nop			; (mov r8, r8)

080004f8 <__gesf2>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	004a      	lsls	r2, r1, #1
 80004fc:	024e      	lsls	r6, r1, #9
 80004fe:	0245      	lsls	r5, r0, #9
 8000500:	0044      	lsls	r4, r0, #1
 8000502:	0a6d      	lsrs	r5, r5, #9
 8000504:	0e24      	lsrs	r4, r4, #24
 8000506:	0fc3      	lsrs	r3, r0, #31
 8000508:	0a76      	lsrs	r6, r6, #9
 800050a:	0e12      	lsrs	r2, r2, #24
 800050c:	0fc9      	lsrs	r1, r1, #31
 800050e:	2cff      	cmp	r4, #255	; 0xff
 8000510:	d015      	beq.n	800053e <__gesf2+0x46>
 8000512:	2aff      	cmp	r2, #255	; 0xff
 8000514:	d00e      	beq.n	8000534 <__gesf2+0x3c>
 8000516:	2c00      	cmp	r4, #0
 8000518:	d115      	bne.n	8000546 <__gesf2+0x4e>
 800051a:	2a00      	cmp	r2, #0
 800051c:	d101      	bne.n	8000522 <__gesf2+0x2a>
 800051e:	2e00      	cmp	r6, #0
 8000520:	d01c      	beq.n	800055c <__gesf2+0x64>
 8000522:	2d00      	cmp	r5, #0
 8000524:	d014      	beq.n	8000550 <__gesf2+0x58>
 8000526:	428b      	cmp	r3, r1
 8000528:	d027      	beq.n	800057a <__gesf2+0x82>
 800052a:	2002      	movs	r0, #2
 800052c:	3b01      	subs	r3, #1
 800052e:	4018      	ands	r0, r3
 8000530:	3801      	subs	r0, #1
 8000532:	bd70      	pop	{r4, r5, r6, pc}
 8000534:	2e00      	cmp	r6, #0
 8000536:	d0ee      	beq.n	8000516 <__gesf2+0x1e>
 8000538:	2002      	movs	r0, #2
 800053a:	4240      	negs	r0, r0
 800053c:	e7f9      	b.n	8000532 <__gesf2+0x3a>
 800053e:	2d00      	cmp	r5, #0
 8000540:	d1fa      	bne.n	8000538 <__gesf2+0x40>
 8000542:	2aff      	cmp	r2, #255	; 0xff
 8000544:	d00e      	beq.n	8000564 <__gesf2+0x6c>
 8000546:	2a00      	cmp	r2, #0
 8000548:	d10e      	bne.n	8000568 <__gesf2+0x70>
 800054a:	2e00      	cmp	r6, #0
 800054c:	d0ed      	beq.n	800052a <__gesf2+0x32>
 800054e:	e00b      	b.n	8000568 <__gesf2+0x70>
 8000550:	2301      	movs	r3, #1
 8000552:	3901      	subs	r1, #1
 8000554:	4399      	bics	r1, r3
 8000556:	0008      	movs	r0, r1
 8000558:	3001      	adds	r0, #1
 800055a:	e7ea      	b.n	8000532 <__gesf2+0x3a>
 800055c:	2000      	movs	r0, #0
 800055e:	2d00      	cmp	r5, #0
 8000560:	d0e7      	beq.n	8000532 <__gesf2+0x3a>
 8000562:	e7e2      	b.n	800052a <__gesf2+0x32>
 8000564:	2e00      	cmp	r6, #0
 8000566:	d1e7      	bne.n	8000538 <__gesf2+0x40>
 8000568:	428b      	cmp	r3, r1
 800056a:	d1de      	bne.n	800052a <__gesf2+0x32>
 800056c:	4294      	cmp	r4, r2
 800056e:	dd05      	ble.n	800057c <__gesf2+0x84>
 8000570:	2102      	movs	r1, #2
 8000572:	1e58      	subs	r0, r3, #1
 8000574:	4008      	ands	r0, r1
 8000576:	3801      	subs	r0, #1
 8000578:	e7db      	b.n	8000532 <__gesf2+0x3a>
 800057a:	2400      	movs	r4, #0
 800057c:	42a2      	cmp	r2, r4
 800057e:	dc04      	bgt.n	800058a <__gesf2+0x92>
 8000580:	42b5      	cmp	r5, r6
 8000582:	d8d2      	bhi.n	800052a <__gesf2+0x32>
 8000584:	2000      	movs	r0, #0
 8000586:	42b5      	cmp	r5, r6
 8000588:	d2d3      	bcs.n	8000532 <__gesf2+0x3a>
 800058a:	1e58      	subs	r0, r3, #1
 800058c:	2301      	movs	r3, #1
 800058e:	4398      	bics	r0, r3
 8000590:	3001      	adds	r0, #1
 8000592:	e7ce      	b.n	8000532 <__gesf2+0x3a>

08000594 <__lesf2>:
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	0042      	lsls	r2, r0, #1
 8000598:	0244      	lsls	r4, r0, #9
 800059a:	024d      	lsls	r5, r1, #9
 800059c:	0fc3      	lsrs	r3, r0, #31
 800059e:	0048      	lsls	r0, r1, #1
 80005a0:	0a64      	lsrs	r4, r4, #9
 80005a2:	0e12      	lsrs	r2, r2, #24
 80005a4:	0a6d      	lsrs	r5, r5, #9
 80005a6:	0e00      	lsrs	r0, r0, #24
 80005a8:	0fc9      	lsrs	r1, r1, #31
 80005aa:	2aff      	cmp	r2, #255	; 0xff
 80005ac:	d012      	beq.n	80005d4 <__lesf2+0x40>
 80005ae:	28ff      	cmp	r0, #255	; 0xff
 80005b0:	d00c      	beq.n	80005cc <__lesf2+0x38>
 80005b2:	2a00      	cmp	r2, #0
 80005b4:	d112      	bne.n	80005dc <__lesf2+0x48>
 80005b6:	2800      	cmp	r0, #0
 80005b8:	d119      	bne.n	80005ee <__lesf2+0x5a>
 80005ba:	2d00      	cmp	r5, #0
 80005bc:	d117      	bne.n	80005ee <__lesf2+0x5a>
 80005be:	2c00      	cmp	r4, #0
 80005c0:	d02b      	beq.n	800061a <__lesf2+0x86>
 80005c2:	2002      	movs	r0, #2
 80005c4:	3b01      	subs	r3, #1
 80005c6:	4018      	ands	r0, r3
 80005c8:	3801      	subs	r0, #1
 80005ca:	e026      	b.n	800061a <__lesf2+0x86>
 80005cc:	2d00      	cmp	r5, #0
 80005ce:	d0f0      	beq.n	80005b2 <__lesf2+0x1e>
 80005d0:	2002      	movs	r0, #2
 80005d2:	e022      	b.n	800061a <__lesf2+0x86>
 80005d4:	2c00      	cmp	r4, #0
 80005d6:	d1fb      	bne.n	80005d0 <__lesf2+0x3c>
 80005d8:	28ff      	cmp	r0, #255	; 0xff
 80005da:	d01f      	beq.n	800061c <__lesf2+0x88>
 80005dc:	2800      	cmp	r0, #0
 80005de:	d11f      	bne.n	8000620 <__lesf2+0x8c>
 80005e0:	2d00      	cmp	r5, #0
 80005e2:	d11d      	bne.n	8000620 <__lesf2+0x8c>
 80005e4:	2002      	movs	r0, #2
 80005e6:	3b01      	subs	r3, #1
 80005e8:	4018      	ands	r0, r3
 80005ea:	3801      	subs	r0, #1
 80005ec:	e015      	b.n	800061a <__lesf2+0x86>
 80005ee:	2c00      	cmp	r4, #0
 80005f0:	d00e      	beq.n	8000610 <__lesf2+0x7c>
 80005f2:	428b      	cmp	r3, r1
 80005f4:	d1e5      	bne.n	80005c2 <__lesf2+0x2e>
 80005f6:	2200      	movs	r2, #0
 80005f8:	4290      	cmp	r0, r2
 80005fa:	dc04      	bgt.n	8000606 <__lesf2+0x72>
 80005fc:	42ac      	cmp	r4, r5
 80005fe:	d8e0      	bhi.n	80005c2 <__lesf2+0x2e>
 8000600:	2000      	movs	r0, #0
 8000602:	42ac      	cmp	r4, r5
 8000604:	d209      	bcs.n	800061a <__lesf2+0x86>
 8000606:	1e58      	subs	r0, r3, #1
 8000608:	2301      	movs	r3, #1
 800060a:	4398      	bics	r0, r3
 800060c:	3001      	adds	r0, #1
 800060e:	e004      	b.n	800061a <__lesf2+0x86>
 8000610:	2301      	movs	r3, #1
 8000612:	3901      	subs	r1, #1
 8000614:	4399      	bics	r1, r3
 8000616:	0008      	movs	r0, r1
 8000618:	3001      	adds	r0, #1
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	2d00      	cmp	r5, #0
 800061e:	d1d7      	bne.n	80005d0 <__lesf2+0x3c>
 8000620:	428b      	cmp	r3, r1
 8000622:	d1ce      	bne.n	80005c2 <__lesf2+0x2e>
 8000624:	4282      	cmp	r2, r0
 8000626:	dde7      	ble.n	80005f8 <__lesf2+0x64>
 8000628:	2102      	movs	r1, #2
 800062a:	1e58      	subs	r0, r3, #1
 800062c:	4008      	ands	r0, r1
 800062e:	3801      	subs	r0, #1
 8000630:	e7f3      	b.n	800061a <__lesf2+0x86>
 8000632:	46c0      	nop			; (mov r8, r8)

08000634 <__aeabi_fsub>:
 8000634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000636:	4647      	mov	r7, r8
 8000638:	46ce      	mov	lr, r9
 800063a:	0044      	lsls	r4, r0, #1
 800063c:	0fc2      	lsrs	r2, r0, #31
 800063e:	b580      	push	{r7, lr}
 8000640:	0247      	lsls	r7, r0, #9
 8000642:	0248      	lsls	r0, r1, #9
 8000644:	0a40      	lsrs	r0, r0, #9
 8000646:	4684      	mov	ip, r0
 8000648:	4666      	mov	r6, ip
 800064a:	0048      	lsls	r0, r1, #1
 800064c:	0a7f      	lsrs	r7, r7, #9
 800064e:	0e24      	lsrs	r4, r4, #24
 8000650:	00f6      	lsls	r6, r6, #3
 8000652:	0025      	movs	r5, r4
 8000654:	4690      	mov	r8, r2
 8000656:	00fb      	lsls	r3, r7, #3
 8000658:	0e00      	lsrs	r0, r0, #24
 800065a:	0fc9      	lsrs	r1, r1, #31
 800065c:	46b1      	mov	r9, r6
 800065e:	28ff      	cmp	r0, #255	; 0xff
 8000660:	d100      	bne.n	8000664 <__aeabi_fsub+0x30>
 8000662:	e085      	b.n	8000770 <__aeabi_fsub+0x13c>
 8000664:	2601      	movs	r6, #1
 8000666:	4071      	eors	r1, r6
 8000668:	1a26      	subs	r6, r4, r0
 800066a:	4291      	cmp	r1, r2
 800066c:	d057      	beq.n	800071e <__aeabi_fsub+0xea>
 800066e:	2e00      	cmp	r6, #0
 8000670:	dd43      	ble.n	80006fa <__aeabi_fsub+0xc6>
 8000672:	2800      	cmp	r0, #0
 8000674:	d000      	beq.n	8000678 <__aeabi_fsub+0x44>
 8000676:	e07f      	b.n	8000778 <__aeabi_fsub+0x144>
 8000678:	4649      	mov	r1, r9
 800067a:	2900      	cmp	r1, #0
 800067c:	d100      	bne.n	8000680 <__aeabi_fsub+0x4c>
 800067e:	e0aa      	b.n	80007d6 <__aeabi_fsub+0x1a2>
 8000680:	3e01      	subs	r6, #1
 8000682:	2e00      	cmp	r6, #0
 8000684:	d000      	beq.n	8000688 <__aeabi_fsub+0x54>
 8000686:	e0f7      	b.n	8000878 <__aeabi_fsub+0x244>
 8000688:	1a5b      	subs	r3, r3, r1
 800068a:	015a      	lsls	r2, r3, #5
 800068c:	d400      	bmi.n	8000690 <__aeabi_fsub+0x5c>
 800068e:	e08b      	b.n	80007a8 <__aeabi_fsub+0x174>
 8000690:	019b      	lsls	r3, r3, #6
 8000692:	099c      	lsrs	r4, r3, #6
 8000694:	0020      	movs	r0, r4
 8000696:	f001 f815 	bl	80016c4 <__clzsi2>
 800069a:	3805      	subs	r0, #5
 800069c:	4084      	lsls	r4, r0
 800069e:	4285      	cmp	r5, r0
 80006a0:	dd00      	ble.n	80006a4 <__aeabi_fsub+0x70>
 80006a2:	e0d3      	b.n	800084c <__aeabi_fsub+0x218>
 80006a4:	1b45      	subs	r5, r0, r5
 80006a6:	0023      	movs	r3, r4
 80006a8:	2020      	movs	r0, #32
 80006aa:	3501      	adds	r5, #1
 80006ac:	40eb      	lsrs	r3, r5
 80006ae:	1b45      	subs	r5, r0, r5
 80006b0:	40ac      	lsls	r4, r5
 80006b2:	1e62      	subs	r2, r4, #1
 80006b4:	4194      	sbcs	r4, r2
 80006b6:	4323      	orrs	r3, r4
 80006b8:	2407      	movs	r4, #7
 80006ba:	2500      	movs	r5, #0
 80006bc:	401c      	ands	r4, r3
 80006be:	2201      	movs	r2, #1
 80006c0:	4641      	mov	r1, r8
 80006c2:	400a      	ands	r2, r1
 80006c4:	2c00      	cmp	r4, #0
 80006c6:	d004      	beq.n	80006d2 <__aeabi_fsub+0x9e>
 80006c8:	210f      	movs	r1, #15
 80006ca:	4019      	ands	r1, r3
 80006cc:	2904      	cmp	r1, #4
 80006ce:	d000      	beq.n	80006d2 <__aeabi_fsub+0x9e>
 80006d0:	3304      	adds	r3, #4
 80006d2:	0159      	lsls	r1, r3, #5
 80006d4:	d400      	bmi.n	80006d8 <__aeabi_fsub+0xa4>
 80006d6:	e080      	b.n	80007da <__aeabi_fsub+0x1a6>
 80006d8:	3501      	adds	r5, #1
 80006da:	b2ec      	uxtb	r4, r5
 80006dc:	2dff      	cmp	r5, #255	; 0xff
 80006de:	d000      	beq.n	80006e2 <__aeabi_fsub+0xae>
 80006e0:	e0a3      	b.n	800082a <__aeabi_fsub+0x1f6>
 80006e2:	24ff      	movs	r4, #255	; 0xff
 80006e4:	2300      	movs	r3, #0
 80006e6:	025b      	lsls	r3, r3, #9
 80006e8:	05e4      	lsls	r4, r4, #23
 80006ea:	0a58      	lsrs	r0, r3, #9
 80006ec:	07d2      	lsls	r2, r2, #31
 80006ee:	4320      	orrs	r0, r4
 80006f0:	4310      	orrs	r0, r2
 80006f2:	bc0c      	pop	{r2, r3}
 80006f4:	4690      	mov	r8, r2
 80006f6:	4699      	mov	r9, r3
 80006f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006fa:	2e00      	cmp	r6, #0
 80006fc:	d174      	bne.n	80007e8 <__aeabi_fsub+0x1b4>
 80006fe:	1c60      	adds	r0, r4, #1
 8000700:	b2c0      	uxtb	r0, r0
 8000702:	2801      	cmp	r0, #1
 8000704:	dc00      	bgt.n	8000708 <__aeabi_fsub+0xd4>
 8000706:	e0a7      	b.n	8000858 <__aeabi_fsub+0x224>
 8000708:	464a      	mov	r2, r9
 800070a:	1a9c      	subs	r4, r3, r2
 800070c:	0162      	lsls	r2, r4, #5
 800070e:	d500      	bpl.n	8000712 <__aeabi_fsub+0xde>
 8000710:	e0b6      	b.n	8000880 <__aeabi_fsub+0x24c>
 8000712:	2c00      	cmp	r4, #0
 8000714:	d1be      	bne.n	8000694 <__aeabi_fsub+0x60>
 8000716:	2200      	movs	r2, #0
 8000718:	2400      	movs	r4, #0
 800071a:	2300      	movs	r3, #0
 800071c:	e7e3      	b.n	80006e6 <__aeabi_fsub+0xb2>
 800071e:	2e00      	cmp	r6, #0
 8000720:	dc00      	bgt.n	8000724 <__aeabi_fsub+0xf0>
 8000722:	e085      	b.n	8000830 <__aeabi_fsub+0x1fc>
 8000724:	2800      	cmp	r0, #0
 8000726:	d046      	beq.n	80007b6 <__aeabi_fsub+0x182>
 8000728:	2cff      	cmp	r4, #255	; 0xff
 800072a:	d049      	beq.n	80007c0 <__aeabi_fsub+0x18c>
 800072c:	2280      	movs	r2, #128	; 0x80
 800072e:	4648      	mov	r0, r9
 8000730:	04d2      	lsls	r2, r2, #19
 8000732:	4310      	orrs	r0, r2
 8000734:	4681      	mov	r9, r0
 8000736:	2201      	movs	r2, #1
 8000738:	2e1b      	cmp	r6, #27
 800073a:	dc09      	bgt.n	8000750 <__aeabi_fsub+0x11c>
 800073c:	2020      	movs	r0, #32
 800073e:	464c      	mov	r4, r9
 8000740:	1b80      	subs	r0, r0, r6
 8000742:	4084      	lsls	r4, r0
 8000744:	464a      	mov	r2, r9
 8000746:	0020      	movs	r0, r4
 8000748:	40f2      	lsrs	r2, r6
 800074a:	1e44      	subs	r4, r0, #1
 800074c:	41a0      	sbcs	r0, r4
 800074e:	4302      	orrs	r2, r0
 8000750:	189b      	adds	r3, r3, r2
 8000752:	015a      	lsls	r2, r3, #5
 8000754:	d528      	bpl.n	80007a8 <__aeabi_fsub+0x174>
 8000756:	3501      	adds	r5, #1
 8000758:	2dff      	cmp	r5, #255	; 0xff
 800075a:	d100      	bne.n	800075e <__aeabi_fsub+0x12a>
 800075c:	e0a8      	b.n	80008b0 <__aeabi_fsub+0x27c>
 800075e:	2201      	movs	r2, #1
 8000760:	2407      	movs	r4, #7
 8000762:	4994      	ldr	r1, [pc, #592]	; (80009b4 <__aeabi_fsub+0x380>)
 8000764:	401a      	ands	r2, r3
 8000766:	085b      	lsrs	r3, r3, #1
 8000768:	400b      	ands	r3, r1
 800076a:	4313      	orrs	r3, r2
 800076c:	401c      	ands	r4, r3
 800076e:	e7a6      	b.n	80006be <__aeabi_fsub+0x8a>
 8000770:	2e00      	cmp	r6, #0
 8000772:	d000      	beq.n	8000776 <__aeabi_fsub+0x142>
 8000774:	e778      	b.n	8000668 <__aeabi_fsub+0x34>
 8000776:	e775      	b.n	8000664 <__aeabi_fsub+0x30>
 8000778:	2cff      	cmp	r4, #255	; 0xff
 800077a:	d054      	beq.n	8000826 <__aeabi_fsub+0x1f2>
 800077c:	2280      	movs	r2, #128	; 0x80
 800077e:	4649      	mov	r1, r9
 8000780:	04d2      	lsls	r2, r2, #19
 8000782:	4311      	orrs	r1, r2
 8000784:	4689      	mov	r9, r1
 8000786:	2201      	movs	r2, #1
 8000788:	2e1b      	cmp	r6, #27
 800078a:	dc09      	bgt.n	80007a0 <__aeabi_fsub+0x16c>
 800078c:	2120      	movs	r1, #32
 800078e:	4648      	mov	r0, r9
 8000790:	1b89      	subs	r1, r1, r6
 8000792:	4088      	lsls	r0, r1
 8000794:	464a      	mov	r2, r9
 8000796:	0001      	movs	r1, r0
 8000798:	40f2      	lsrs	r2, r6
 800079a:	1e48      	subs	r0, r1, #1
 800079c:	4181      	sbcs	r1, r0
 800079e:	430a      	orrs	r2, r1
 80007a0:	1a9b      	subs	r3, r3, r2
 80007a2:	015a      	lsls	r2, r3, #5
 80007a4:	d500      	bpl.n	80007a8 <__aeabi_fsub+0x174>
 80007a6:	e773      	b.n	8000690 <__aeabi_fsub+0x5c>
 80007a8:	2201      	movs	r2, #1
 80007aa:	4641      	mov	r1, r8
 80007ac:	400a      	ands	r2, r1
 80007ae:	0759      	lsls	r1, r3, #29
 80007b0:	d000      	beq.n	80007b4 <__aeabi_fsub+0x180>
 80007b2:	e789      	b.n	80006c8 <__aeabi_fsub+0x94>
 80007b4:	e011      	b.n	80007da <__aeabi_fsub+0x1a6>
 80007b6:	4648      	mov	r0, r9
 80007b8:	2800      	cmp	r0, #0
 80007ba:	d158      	bne.n	800086e <__aeabi_fsub+0x23a>
 80007bc:	2cff      	cmp	r4, #255	; 0xff
 80007be:	d10c      	bne.n	80007da <__aeabi_fsub+0x1a6>
 80007c0:	08db      	lsrs	r3, r3, #3
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d100      	bne.n	80007c8 <__aeabi_fsub+0x194>
 80007c6:	e78c      	b.n	80006e2 <__aeabi_fsub+0xae>
 80007c8:	2080      	movs	r0, #128	; 0x80
 80007ca:	03c0      	lsls	r0, r0, #15
 80007cc:	4303      	orrs	r3, r0
 80007ce:	025b      	lsls	r3, r3, #9
 80007d0:	0a5b      	lsrs	r3, r3, #9
 80007d2:	24ff      	movs	r4, #255	; 0xff
 80007d4:	e787      	b.n	80006e6 <__aeabi_fsub+0xb2>
 80007d6:	2cff      	cmp	r4, #255	; 0xff
 80007d8:	d025      	beq.n	8000826 <__aeabi_fsub+0x1f2>
 80007da:	08db      	lsrs	r3, r3, #3
 80007dc:	2dff      	cmp	r5, #255	; 0xff
 80007de:	d0f0      	beq.n	80007c2 <__aeabi_fsub+0x18e>
 80007e0:	025b      	lsls	r3, r3, #9
 80007e2:	0a5b      	lsrs	r3, r3, #9
 80007e4:	b2ec      	uxtb	r4, r5
 80007e6:	e77e      	b.n	80006e6 <__aeabi_fsub+0xb2>
 80007e8:	2c00      	cmp	r4, #0
 80007ea:	d04d      	beq.n	8000888 <__aeabi_fsub+0x254>
 80007ec:	28ff      	cmp	r0, #255	; 0xff
 80007ee:	d018      	beq.n	8000822 <__aeabi_fsub+0x1ee>
 80007f0:	2480      	movs	r4, #128	; 0x80
 80007f2:	04e4      	lsls	r4, r4, #19
 80007f4:	4272      	negs	r2, r6
 80007f6:	4323      	orrs	r3, r4
 80007f8:	2a1b      	cmp	r2, #27
 80007fa:	dd00      	ble.n	80007fe <__aeabi_fsub+0x1ca>
 80007fc:	e0c4      	b.n	8000988 <__aeabi_fsub+0x354>
 80007fe:	001c      	movs	r4, r3
 8000800:	2520      	movs	r5, #32
 8000802:	40d4      	lsrs	r4, r2
 8000804:	1aaa      	subs	r2, r5, r2
 8000806:	4093      	lsls	r3, r2
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	4193      	sbcs	r3, r2
 800080c:	4323      	orrs	r3, r4
 800080e:	464a      	mov	r2, r9
 8000810:	0005      	movs	r5, r0
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	4688      	mov	r8, r1
 8000816:	e738      	b.n	800068a <__aeabi_fsub+0x56>
 8000818:	1c72      	adds	r2, r6, #1
 800081a:	d0f8      	beq.n	800080e <__aeabi_fsub+0x1da>
 800081c:	43f2      	mvns	r2, r6
 800081e:	28ff      	cmp	r0, #255	; 0xff
 8000820:	d1ea      	bne.n	80007f8 <__aeabi_fsub+0x1c4>
 8000822:	000a      	movs	r2, r1
 8000824:	464b      	mov	r3, r9
 8000826:	25ff      	movs	r5, #255	; 0xff
 8000828:	e7d7      	b.n	80007da <__aeabi_fsub+0x1a6>
 800082a:	019b      	lsls	r3, r3, #6
 800082c:	0a5b      	lsrs	r3, r3, #9
 800082e:	e75a      	b.n	80006e6 <__aeabi_fsub+0xb2>
 8000830:	2e00      	cmp	r6, #0
 8000832:	d141      	bne.n	80008b8 <__aeabi_fsub+0x284>
 8000834:	1c65      	adds	r5, r4, #1
 8000836:	b2e9      	uxtb	r1, r5
 8000838:	2901      	cmp	r1, #1
 800083a:	dd45      	ble.n	80008c8 <__aeabi_fsub+0x294>
 800083c:	2dff      	cmp	r5, #255	; 0xff
 800083e:	d100      	bne.n	8000842 <__aeabi_fsub+0x20e>
 8000840:	e74f      	b.n	80006e2 <__aeabi_fsub+0xae>
 8000842:	2407      	movs	r4, #7
 8000844:	444b      	add	r3, r9
 8000846:	085b      	lsrs	r3, r3, #1
 8000848:	401c      	ands	r4, r3
 800084a:	e738      	b.n	80006be <__aeabi_fsub+0x8a>
 800084c:	2207      	movs	r2, #7
 800084e:	4b5a      	ldr	r3, [pc, #360]	; (80009b8 <__aeabi_fsub+0x384>)
 8000850:	1a2d      	subs	r5, r5, r0
 8000852:	4023      	ands	r3, r4
 8000854:	4014      	ands	r4, r2
 8000856:	e732      	b.n	80006be <__aeabi_fsub+0x8a>
 8000858:	2c00      	cmp	r4, #0
 800085a:	d11d      	bne.n	8000898 <__aeabi_fsub+0x264>
 800085c:	2b00      	cmp	r3, #0
 800085e:	d17a      	bne.n	8000956 <__aeabi_fsub+0x322>
 8000860:	464b      	mov	r3, r9
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_fsub+0x234>
 8000866:	e091      	b.n	800098c <__aeabi_fsub+0x358>
 8000868:	000a      	movs	r2, r1
 800086a:	2500      	movs	r5, #0
 800086c:	e7b5      	b.n	80007da <__aeabi_fsub+0x1a6>
 800086e:	3e01      	subs	r6, #1
 8000870:	2e00      	cmp	r6, #0
 8000872:	d119      	bne.n	80008a8 <__aeabi_fsub+0x274>
 8000874:	444b      	add	r3, r9
 8000876:	e76c      	b.n	8000752 <__aeabi_fsub+0x11e>
 8000878:	2cff      	cmp	r4, #255	; 0xff
 800087a:	d184      	bne.n	8000786 <__aeabi_fsub+0x152>
 800087c:	25ff      	movs	r5, #255	; 0xff
 800087e:	e7ac      	b.n	80007da <__aeabi_fsub+0x1a6>
 8000880:	464a      	mov	r2, r9
 8000882:	4688      	mov	r8, r1
 8000884:	1ad4      	subs	r4, r2, r3
 8000886:	e705      	b.n	8000694 <__aeabi_fsub+0x60>
 8000888:	2b00      	cmp	r3, #0
 800088a:	d1c5      	bne.n	8000818 <__aeabi_fsub+0x1e4>
 800088c:	000a      	movs	r2, r1
 800088e:	28ff      	cmp	r0, #255	; 0xff
 8000890:	d0c8      	beq.n	8000824 <__aeabi_fsub+0x1f0>
 8000892:	0005      	movs	r5, r0
 8000894:	464b      	mov	r3, r9
 8000896:	e7a0      	b.n	80007da <__aeabi_fsub+0x1a6>
 8000898:	2b00      	cmp	r3, #0
 800089a:	d149      	bne.n	8000930 <__aeabi_fsub+0x2fc>
 800089c:	464b      	mov	r3, r9
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d077      	beq.n	8000992 <__aeabi_fsub+0x35e>
 80008a2:	000a      	movs	r2, r1
 80008a4:	25ff      	movs	r5, #255	; 0xff
 80008a6:	e798      	b.n	80007da <__aeabi_fsub+0x1a6>
 80008a8:	2cff      	cmp	r4, #255	; 0xff
 80008aa:	d000      	beq.n	80008ae <__aeabi_fsub+0x27a>
 80008ac:	e743      	b.n	8000736 <__aeabi_fsub+0x102>
 80008ae:	e787      	b.n	80007c0 <__aeabi_fsub+0x18c>
 80008b0:	000a      	movs	r2, r1
 80008b2:	24ff      	movs	r4, #255	; 0xff
 80008b4:	2300      	movs	r3, #0
 80008b6:	e716      	b.n	80006e6 <__aeabi_fsub+0xb2>
 80008b8:	2c00      	cmp	r4, #0
 80008ba:	d115      	bne.n	80008e8 <__aeabi_fsub+0x2b4>
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d157      	bne.n	8000970 <__aeabi_fsub+0x33c>
 80008c0:	28ff      	cmp	r0, #255	; 0xff
 80008c2:	d1e6      	bne.n	8000892 <__aeabi_fsub+0x25e>
 80008c4:	464b      	mov	r3, r9
 80008c6:	e77b      	b.n	80007c0 <__aeabi_fsub+0x18c>
 80008c8:	2c00      	cmp	r4, #0
 80008ca:	d120      	bne.n	800090e <__aeabi_fsub+0x2da>
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d057      	beq.n	8000980 <__aeabi_fsub+0x34c>
 80008d0:	4649      	mov	r1, r9
 80008d2:	2900      	cmp	r1, #0
 80008d4:	d053      	beq.n	800097e <__aeabi_fsub+0x34a>
 80008d6:	444b      	add	r3, r9
 80008d8:	015a      	lsls	r2, r3, #5
 80008da:	d568      	bpl.n	80009ae <__aeabi_fsub+0x37a>
 80008dc:	2407      	movs	r4, #7
 80008de:	4a36      	ldr	r2, [pc, #216]	; (80009b8 <__aeabi_fsub+0x384>)
 80008e0:	401c      	ands	r4, r3
 80008e2:	2501      	movs	r5, #1
 80008e4:	4013      	ands	r3, r2
 80008e6:	e6ea      	b.n	80006be <__aeabi_fsub+0x8a>
 80008e8:	28ff      	cmp	r0, #255	; 0xff
 80008ea:	d0eb      	beq.n	80008c4 <__aeabi_fsub+0x290>
 80008ec:	2280      	movs	r2, #128	; 0x80
 80008ee:	04d2      	lsls	r2, r2, #19
 80008f0:	4276      	negs	r6, r6
 80008f2:	4313      	orrs	r3, r2
 80008f4:	2e1b      	cmp	r6, #27
 80008f6:	dc53      	bgt.n	80009a0 <__aeabi_fsub+0x36c>
 80008f8:	2520      	movs	r5, #32
 80008fa:	1bad      	subs	r5, r5, r6
 80008fc:	001a      	movs	r2, r3
 80008fe:	40ab      	lsls	r3, r5
 8000900:	40f2      	lsrs	r2, r6
 8000902:	1e5c      	subs	r4, r3, #1
 8000904:	41a3      	sbcs	r3, r4
 8000906:	4313      	orrs	r3, r2
 8000908:	444b      	add	r3, r9
 800090a:	0005      	movs	r5, r0
 800090c:	e721      	b.n	8000752 <__aeabi_fsub+0x11e>
 800090e:	2b00      	cmp	r3, #0
 8000910:	d0d8      	beq.n	80008c4 <__aeabi_fsub+0x290>
 8000912:	4649      	mov	r1, r9
 8000914:	2900      	cmp	r1, #0
 8000916:	d100      	bne.n	800091a <__aeabi_fsub+0x2e6>
 8000918:	e752      	b.n	80007c0 <__aeabi_fsub+0x18c>
 800091a:	2180      	movs	r1, #128	; 0x80
 800091c:	03c9      	lsls	r1, r1, #15
 800091e:	420f      	tst	r7, r1
 8000920:	d100      	bne.n	8000924 <__aeabi_fsub+0x2f0>
 8000922:	e74d      	b.n	80007c0 <__aeabi_fsub+0x18c>
 8000924:	4660      	mov	r0, ip
 8000926:	4208      	tst	r0, r1
 8000928:	d000      	beq.n	800092c <__aeabi_fsub+0x2f8>
 800092a:	e749      	b.n	80007c0 <__aeabi_fsub+0x18c>
 800092c:	464b      	mov	r3, r9
 800092e:	e747      	b.n	80007c0 <__aeabi_fsub+0x18c>
 8000930:	4648      	mov	r0, r9
 8000932:	25ff      	movs	r5, #255	; 0xff
 8000934:	2800      	cmp	r0, #0
 8000936:	d100      	bne.n	800093a <__aeabi_fsub+0x306>
 8000938:	e74f      	b.n	80007da <__aeabi_fsub+0x1a6>
 800093a:	2280      	movs	r2, #128	; 0x80
 800093c:	03d2      	lsls	r2, r2, #15
 800093e:	4217      	tst	r7, r2
 8000940:	d004      	beq.n	800094c <__aeabi_fsub+0x318>
 8000942:	4660      	mov	r0, ip
 8000944:	4210      	tst	r0, r2
 8000946:	d101      	bne.n	800094c <__aeabi_fsub+0x318>
 8000948:	464b      	mov	r3, r9
 800094a:	4688      	mov	r8, r1
 800094c:	2201      	movs	r2, #1
 800094e:	4641      	mov	r1, r8
 8000950:	25ff      	movs	r5, #255	; 0xff
 8000952:	400a      	ands	r2, r1
 8000954:	e741      	b.n	80007da <__aeabi_fsub+0x1a6>
 8000956:	4648      	mov	r0, r9
 8000958:	2800      	cmp	r0, #0
 800095a:	d01f      	beq.n	800099c <__aeabi_fsub+0x368>
 800095c:	1a1a      	subs	r2, r3, r0
 800095e:	0150      	lsls	r0, r2, #5
 8000960:	d520      	bpl.n	80009a4 <__aeabi_fsub+0x370>
 8000962:	464a      	mov	r2, r9
 8000964:	2407      	movs	r4, #7
 8000966:	1ad3      	subs	r3, r2, r3
 8000968:	401c      	ands	r4, r3
 800096a:	4688      	mov	r8, r1
 800096c:	2500      	movs	r5, #0
 800096e:	e6a6      	b.n	80006be <__aeabi_fsub+0x8a>
 8000970:	1c74      	adds	r4, r6, #1
 8000972:	d0c9      	beq.n	8000908 <__aeabi_fsub+0x2d4>
 8000974:	43f6      	mvns	r6, r6
 8000976:	28ff      	cmp	r0, #255	; 0xff
 8000978:	d1bc      	bne.n	80008f4 <__aeabi_fsub+0x2c0>
 800097a:	464b      	mov	r3, r9
 800097c:	e720      	b.n	80007c0 <__aeabi_fsub+0x18c>
 800097e:	4699      	mov	r9, r3
 8000980:	464b      	mov	r3, r9
 8000982:	2500      	movs	r5, #0
 8000984:	08db      	lsrs	r3, r3, #3
 8000986:	e72b      	b.n	80007e0 <__aeabi_fsub+0x1ac>
 8000988:	2301      	movs	r3, #1
 800098a:	e740      	b.n	800080e <__aeabi_fsub+0x1da>
 800098c:	2200      	movs	r2, #0
 800098e:	2300      	movs	r3, #0
 8000990:	e6a9      	b.n	80006e6 <__aeabi_fsub+0xb2>
 8000992:	2380      	movs	r3, #128	; 0x80
 8000994:	2200      	movs	r2, #0
 8000996:	03db      	lsls	r3, r3, #15
 8000998:	24ff      	movs	r4, #255	; 0xff
 800099a:	e6a4      	b.n	80006e6 <__aeabi_fsub+0xb2>
 800099c:	2500      	movs	r5, #0
 800099e:	e71c      	b.n	80007da <__aeabi_fsub+0x1a6>
 80009a0:	2301      	movs	r3, #1
 80009a2:	e7b1      	b.n	8000908 <__aeabi_fsub+0x2d4>
 80009a4:	2a00      	cmp	r2, #0
 80009a6:	d0f1      	beq.n	800098c <__aeabi_fsub+0x358>
 80009a8:	0013      	movs	r3, r2
 80009aa:	2500      	movs	r5, #0
 80009ac:	e6fc      	b.n	80007a8 <__aeabi_fsub+0x174>
 80009ae:	2500      	movs	r5, #0
 80009b0:	e6fa      	b.n	80007a8 <__aeabi_fsub+0x174>
 80009b2:	46c0      	nop			; (mov r8, r8)
 80009b4:	7dffffff 	.word	0x7dffffff
 80009b8:	fbffffff 	.word	0xfbffffff

080009bc <__aeabi_f2iz>:
 80009bc:	0241      	lsls	r1, r0, #9
 80009be:	0042      	lsls	r2, r0, #1
 80009c0:	0fc3      	lsrs	r3, r0, #31
 80009c2:	0a49      	lsrs	r1, r1, #9
 80009c4:	0e12      	lsrs	r2, r2, #24
 80009c6:	2000      	movs	r0, #0
 80009c8:	2a7e      	cmp	r2, #126	; 0x7e
 80009ca:	d90d      	bls.n	80009e8 <__aeabi_f2iz+0x2c>
 80009cc:	2a9d      	cmp	r2, #157	; 0x9d
 80009ce:	d80c      	bhi.n	80009ea <__aeabi_f2iz+0x2e>
 80009d0:	2080      	movs	r0, #128	; 0x80
 80009d2:	0400      	lsls	r0, r0, #16
 80009d4:	4301      	orrs	r1, r0
 80009d6:	2a95      	cmp	r2, #149	; 0x95
 80009d8:	dc0a      	bgt.n	80009f0 <__aeabi_f2iz+0x34>
 80009da:	2096      	movs	r0, #150	; 0x96
 80009dc:	1a82      	subs	r2, r0, r2
 80009de:	40d1      	lsrs	r1, r2
 80009e0:	4248      	negs	r0, r1
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d100      	bne.n	80009e8 <__aeabi_f2iz+0x2c>
 80009e6:	0008      	movs	r0, r1
 80009e8:	4770      	bx	lr
 80009ea:	4a03      	ldr	r2, [pc, #12]	; (80009f8 <__aeabi_f2iz+0x3c>)
 80009ec:	1898      	adds	r0, r3, r2
 80009ee:	e7fb      	b.n	80009e8 <__aeabi_f2iz+0x2c>
 80009f0:	3a96      	subs	r2, #150	; 0x96
 80009f2:	4091      	lsls	r1, r2
 80009f4:	e7f4      	b.n	80009e0 <__aeabi_f2iz+0x24>
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	7fffffff 	.word	0x7fffffff

080009fc <__aeabi_ddiv>:
 80009fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009fe:	4657      	mov	r7, sl
 8000a00:	46de      	mov	lr, fp
 8000a02:	464e      	mov	r6, r9
 8000a04:	4645      	mov	r5, r8
 8000a06:	b5e0      	push	{r5, r6, r7, lr}
 8000a08:	4683      	mov	fp, r0
 8000a0a:	0007      	movs	r7, r0
 8000a0c:	030e      	lsls	r6, r1, #12
 8000a0e:	0048      	lsls	r0, r1, #1
 8000a10:	b085      	sub	sp, #20
 8000a12:	4692      	mov	sl, r2
 8000a14:	001c      	movs	r4, r3
 8000a16:	0b36      	lsrs	r6, r6, #12
 8000a18:	0d40      	lsrs	r0, r0, #21
 8000a1a:	0fcd      	lsrs	r5, r1, #31
 8000a1c:	2800      	cmp	r0, #0
 8000a1e:	d100      	bne.n	8000a22 <__aeabi_ddiv+0x26>
 8000a20:	e09d      	b.n	8000b5e <__aeabi_ddiv+0x162>
 8000a22:	4b95      	ldr	r3, [pc, #596]	; (8000c78 <__aeabi_ddiv+0x27c>)
 8000a24:	4298      	cmp	r0, r3
 8000a26:	d039      	beq.n	8000a9c <__aeabi_ddiv+0xa0>
 8000a28:	2380      	movs	r3, #128	; 0x80
 8000a2a:	00f6      	lsls	r6, r6, #3
 8000a2c:	041b      	lsls	r3, r3, #16
 8000a2e:	431e      	orrs	r6, r3
 8000a30:	4a92      	ldr	r2, [pc, #584]	; (8000c7c <__aeabi_ddiv+0x280>)
 8000a32:	0f7b      	lsrs	r3, r7, #29
 8000a34:	4333      	orrs	r3, r6
 8000a36:	4699      	mov	r9, r3
 8000a38:	4694      	mov	ip, r2
 8000a3a:	0003      	movs	r3, r0
 8000a3c:	4463      	add	r3, ip
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	2300      	movs	r3, #0
 8000a42:	2600      	movs	r6, #0
 8000a44:	00ff      	lsls	r7, r7, #3
 8000a46:	9302      	str	r3, [sp, #8]
 8000a48:	0323      	lsls	r3, r4, #12
 8000a4a:	0b1b      	lsrs	r3, r3, #12
 8000a4c:	4698      	mov	r8, r3
 8000a4e:	0063      	lsls	r3, r4, #1
 8000a50:	0fe4      	lsrs	r4, r4, #31
 8000a52:	4652      	mov	r2, sl
 8000a54:	0d5b      	lsrs	r3, r3, #21
 8000a56:	9401      	str	r4, [sp, #4]
 8000a58:	d100      	bne.n	8000a5c <__aeabi_ddiv+0x60>
 8000a5a:	e0b3      	b.n	8000bc4 <__aeabi_ddiv+0x1c8>
 8000a5c:	4986      	ldr	r1, [pc, #536]	; (8000c78 <__aeabi_ddiv+0x27c>)
 8000a5e:	428b      	cmp	r3, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_ddiv+0x68>
 8000a62:	e09e      	b.n	8000ba2 <__aeabi_ddiv+0x1a6>
 8000a64:	4642      	mov	r2, r8
 8000a66:	00d1      	lsls	r1, r2, #3
 8000a68:	2280      	movs	r2, #128	; 0x80
 8000a6a:	0412      	lsls	r2, r2, #16
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	4651      	mov	r1, sl
 8000a70:	0f49      	lsrs	r1, r1, #29
 8000a72:	4311      	orrs	r1, r2
 8000a74:	468b      	mov	fp, r1
 8000a76:	4981      	ldr	r1, [pc, #516]	; (8000c7c <__aeabi_ddiv+0x280>)
 8000a78:	4652      	mov	r2, sl
 8000a7a:	468c      	mov	ip, r1
 8000a7c:	9900      	ldr	r1, [sp, #0]
 8000a7e:	4463      	add	r3, ip
 8000a80:	1acb      	subs	r3, r1, r3
 8000a82:	2100      	movs	r1, #0
 8000a84:	00d2      	lsls	r2, r2, #3
 8000a86:	9300      	str	r3, [sp, #0]
 8000a88:	002b      	movs	r3, r5
 8000a8a:	4063      	eors	r3, r4
 8000a8c:	469a      	mov	sl, r3
 8000a8e:	2e0f      	cmp	r6, #15
 8000a90:	d900      	bls.n	8000a94 <__aeabi_ddiv+0x98>
 8000a92:	e105      	b.n	8000ca0 <__aeabi_ddiv+0x2a4>
 8000a94:	4b7a      	ldr	r3, [pc, #488]	; (8000c80 <__aeabi_ddiv+0x284>)
 8000a96:	00b6      	lsls	r6, r6, #2
 8000a98:	599b      	ldr	r3, [r3, r6]
 8000a9a:	469f      	mov	pc, r3
 8000a9c:	465b      	mov	r3, fp
 8000a9e:	4333      	orrs	r3, r6
 8000aa0:	4699      	mov	r9, r3
 8000aa2:	d000      	beq.n	8000aa6 <__aeabi_ddiv+0xaa>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_ddiv+0x21c>
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	2608      	movs	r6, #8
 8000aaa:	2700      	movs	r7, #0
 8000aac:	9000      	str	r0, [sp, #0]
 8000aae:	9302      	str	r3, [sp, #8]
 8000ab0:	e7ca      	b.n	8000a48 <__aeabi_ddiv+0x4c>
 8000ab2:	46cb      	mov	fp, r9
 8000ab4:	003a      	movs	r2, r7
 8000ab6:	9902      	ldr	r1, [sp, #8]
 8000ab8:	9501      	str	r5, [sp, #4]
 8000aba:	9b01      	ldr	r3, [sp, #4]
 8000abc:	469a      	mov	sl, r3
 8000abe:	2902      	cmp	r1, #2
 8000ac0:	d027      	beq.n	8000b12 <__aeabi_ddiv+0x116>
 8000ac2:	2903      	cmp	r1, #3
 8000ac4:	d100      	bne.n	8000ac8 <__aeabi_ddiv+0xcc>
 8000ac6:	e280      	b.n	8000fca <__aeabi_ddiv+0x5ce>
 8000ac8:	2901      	cmp	r1, #1
 8000aca:	d044      	beq.n	8000b56 <__aeabi_ddiv+0x15a>
 8000acc:	496d      	ldr	r1, [pc, #436]	; (8000c84 <__aeabi_ddiv+0x288>)
 8000ace:	9b00      	ldr	r3, [sp, #0]
 8000ad0:	468c      	mov	ip, r1
 8000ad2:	4463      	add	r3, ip
 8000ad4:	001c      	movs	r4, r3
 8000ad6:	2c00      	cmp	r4, #0
 8000ad8:	dd38      	ble.n	8000b4c <__aeabi_ddiv+0x150>
 8000ada:	0753      	lsls	r3, r2, #29
 8000adc:	d000      	beq.n	8000ae0 <__aeabi_ddiv+0xe4>
 8000ade:	e213      	b.n	8000f08 <__aeabi_ddiv+0x50c>
 8000ae0:	08d2      	lsrs	r2, r2, #3
 8000ae2:	465b      	mov	r3, fp
 8000ae4:	01db      	lsls	r3, r3, #7
 8000ae6:	d509      	bpl.n	8000afc <__aeabi_ddiv+0x100>
 8000ae8:	4659      	mov	r1, fp
 8000aea:	4b67      	ldr	r3, [pc, #412]	; (8000c88 <__aeabi_ddiv+0x28c>)
 8000aec:	4019      	ands	r1, r3
 8000aee:	468b      	mov	fp, r1
 8000af0:	2180      	movs	r1, #128	; 0x80
 8000af2:	00c9      	lsls	r1, r1, #3
 8000af4:	468c      	mov	ip, r1
 8000af6:	9b00      	ldr	r3, [sp, #0]
 8000af8:	4463      	add	r3, ip
 8000afa:	001c      	movs	r4, r3
 8000afc:	4b63      	ldr	r3, [pc, #396]	; (8000c8c <__aeabi_ddiv+0x290>)
 8000afe:	429c      	cmp	r4, r3
 8000b00:	dc07      	bgt.n	8000b12 <__aeabi_ddiv+0x116>
 8000b02:	465b      	mov	r3, fp
 8000b04:	0564      	lsls	r4, r4, #21
 8000b06:	075f      	lsls	r7, r3, #29
 8000b08:	025b      	lsls	r3, r3, #9
 8000b0a:	4317      	orrs	r7, r2
 8000b0c:	0b1b      	lsrs	r3, r3, #12
 8000b0e:	0d62      	lsrs	r2, r4, #21
 8000b10:	e002      	b.n	8000b18 <__aeabi_ddiv+0x11c>
 8000b12:	2300      	movs	r3, #0
 8000b14:	2700      	movs	r7, #0
 8000b16:	4a58      	ldr	r2, [pc, #352]	; (8000c78 <__aeabi_ddiv+0x27c>)
 8000b18:	2100      	movs	r1, #0
 8000b1a:	031b      	lsls	r3, r3, #12
 8000b1c:	0b1c      	lsrs	r4, r3, #12
 8000b1e:	0d0b      	lsrs	r3, r1, #20
 8000b20:	051b      	lsls	r3, r3, #20
 8000b22:	4323      	orrs	r3, r4
 8000b24:	0514      	lsls	r4, r2, #20
 8000b26:	4a5a      	ldr	r2, [pc, #360]	; (8000c90 <__aeabi_ddiv+0x294>)
 8000b28:	0038      	movs	r0, r7
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	431c      	orrs	r4, r3
 8000b2e:	4653      	mov	r3, sl
 8000b30:	0064      	lsls	r4, r4, #1
 8000b32:	07db      	lsls	r3, r3, #31
 8000b34:	0864      	lsrs	r4, r4, #1
 8000b36:	431c      	orrs	r4, r3
 8000b38:	0021      	movs	r1, r4
 8000b3a:	b005      	add	sp, #20
 8000b3c:	bc3c      	pop	{r2, r3, r4, r5}
 8000b3e:	4690      	mov	r8, r2
 8000b40:	4699      	mov	r9, r3
 8000b42:	46a2      	mov	sl, r4
 8000b44:	46ab      	mov	fp, r5
 8000b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b48:	2201      	movs	r2, #1
 8000b4a:	4252      	negs	r2, r2
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	1b1b      	subs	r3, r3, r4
 8000b50:	2b38      	cmp	r3, #56	; 0x38
 8000b52:	dc00      	bgt.n	8000b56 <__aeabi_ddiv+0x15a>
 8000b54:	e1ad      	b.n	8000eb2 <__aeabi_ddiv+0x4b6>
 8000b56:	2200      	movs	r2, #0
 8000b58:	2300      	movs	r3, #0
 8000b5a:	2700      	movs	r7, #0
 8000b5c:	e7dc      	b.n	8000b18 <__aeabi_ddiv+0x11c>
 8000b5e:	465b      	mov	r3, fp
 8000b60:	4333      	orrs	r3, r6
 8000b62:	4699      	mov	r9, r3
 8000b64:	d05e      	beq.n	8000c24 <__aeabi_ddiv+0x228>
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d100      	bne.n	8000b6c <__aeabi_ddiv+0x170>
 8000b6a:	e18a      	b.n	8000e82 <__aeabi_ddiv+0x486>
 8000b6c:	0030      	movs	r0, r6
 8000b6e:	f000 fda9 	bl	80016c4 <__clzsi2>
 8000b72:	0003      	movs	r3, r0
 8000b74:	3b0b      	subs	r3, #11
 8000b76:	2b1c      	cmp	r3, #28
 8000b78:	dd00      	ble.n	8000b7c <__aeabi_ddiv+0x180>
 8000b7a:	e17b      	b.n	8000e74 <__aeabi_ddiv+0x478>
 8000b7c:	221d      	movs	r2, #29
 8000b7e:	1ad3      	subs	r3, r2, r3
 8000b80:	465a      	mov	r2, fp
 8000b82:	0001      	movs	r1, r0
 8000b84:	40da      	lsrs	r2, r3
 8000b86:	3908      	subs	r1, #8
 8000b88:	408e      	lsls	r6, r1
 8000b8a:	0013      	movs	r3, r2
 8000b8c:	465f      	mov	r7, fp
 8000b8e:	4333      	orrs	r3, r6
 8000b90:	4699      	mov	r9, r3
 8000b92:	408f      	lsls	r7, r1
 8000b94:	4b3f      	ldr	r3, [pc, #252]	; (8000c94 <__aeabi_ddiv+0x298>)
 8000b96:	2600      	movs	r6, #0
 8000b98:	1a1b      	subs	r3, r3, r0
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	9302      	str	r3, [sp, #8]
 8000ba0:	e752      	b.n	8000a48 <__aeabi_ddiv+0x4c>
 8000ba2:	4641      	mov	r1, r8
 8000ba4:	4653      	mov	r3, sl
 8000ba6:	430b      	orrs	r3, r1
 8000ba8:	493b      	ldr	r1, [pc, #236]	; (8000c98 <__aeabi_ddiv+0x29c>)
 8000baa:	469b      	mov	fp, r3
 8000bac:	468c      	mov	ip, r1
 8000bae:	9b00      	ldr	r3, [sp, #0]
 8000bb0:	4463      	add	r3, ip
 8000bb2:	9300      	str	r3, [sp, #0]
 8000bb4:	465b      	mov	r3, fp
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d13b      	bne.n	8000c32 <__aeabi_ddiv+0x236>
 8000bba:	2302      	movs	r3, #2
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	431e      	orrs	r6, r3
 8000bc0:	2102      	movs	r1, #2
 8000bc2:	e761      	b.n	8000a88 <__aeabi_ddiv+0x8c>
 8000bc4:	4643      	mov	r3, r8
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	469b      	mov	fp, r3
 8000bca:	d037      	beq.n	8000c3c <__aeabi_ddiv+0x240>
 8000bcc:	4643      	mov	r3, r8
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d100      	bne.n	8000bd4 <__aeabi_ddiv+0x1d8>
 8000bd2:	e162      	b.n	8000e9a <__aeabi_ddiv+0x49e>
 8000bd4:	4640      	mov	r0, r8
 8000bd6:	f000 fd75 	bl	80016c4 <__clzsi2>
 8000bda:	0003      	movs	r3, r0
 8000bdc:	3b0b      	subs	r3, #11
 8000bde:	2b1c      	cmp	r3, #28
 8000be0:	dd00      	ble.n	8000be4 <__aeabi_ddiv+0x1e8>
 8000be2:	e153      	b.n	8000e8c <__aeabi_ddiv+0x490>
 8000be4:	0002      	movs	r2, r0
 8000be6:	4641      	mov	r1, r8
 8000be8:	3a08      	subs	r2, #8
 8000bea:	4091      	lsls	r1, r2
 8000bec:	4688      	mov	r8, r1
 8000bee:	211d      	movs	r1, #29
 8000bf0:	1acb      	subs	r3, r1, r3
 8000bf2:	4651      	mov	r1, sl
 8000bf4:	40d9      	lsrs	r1, r3
 8000bf6:	000b      	movs	r3, r1
 8000bf8:	4641      	mov	r1, r8
 8000bfa:	430b      	orrs	r3, r1
 8000bfc:	469b      	mov	fp, r3
 8000bfe:	4653      	mov	r3, sl
 8000c00:	4093      	lsls	r3, r2
 8000c02:	001a      	movs	r2, r3
 8000c04:	9b00      	ldr	r3, [sp, #0]
 8000c06:	4925      	ldr	r1, [pc, #148]	; (8000c9c <__aeabi_ddiv+0x2a0>)
 8000c08:	469c      	mov	ip, r3
 8000c0a:	4460      	add	r0, ip
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	468c      	mov	ip, r1
 8000c10:	4463      	add	r3, ip
 8000c12:	9300      	str	r3, [sp, #0]
 8000c14:	2100      	movs	r1, #0
 8000c16:	e737      	b.n	8000a88 <__aeabi_ddiv+0x8c>
 8000c18:	2303      	movs	r3, #3
 8000c1a:	46b1      	mov	r9, r6
 8000c1c:	9000      	str	r0, [sp, #0]
 8000c1e:	260c      	movs	r6, #12
 8000c20:	9302      	str	r3, [sp, #8]
 8000c22:	e711      	b.n	8000a48 <__aeabi_ddiv+0x4c>
 8000c24:	2300      	movs	r3, #0
 8000c26:	9300      	str	r3, [sp, #0]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	2604      	movs	r6, #4
 8000c2c:	2700      	movs	r7, #0
 8000c2e:	9302      	str	r3, [sp, #8]
 8000c30:	e70a      	b.n	8000a48 <__aeabi_ddiv+0x4c>
 8000c32:	2303      	movs	r3, #3
 8000c34:	46c3      	mov	fp, r8
 8000c36:	431e      	orrs	r6, r3
 8000c38:	2103      	movs	r1, #3
 8000c3a:	e725      	b.n	8000a88 <__aeabi_ddiv+0x8c>
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	431e      	orrs	r6, r3
 8000c40:	2200      	movs	r2, #0
 8000c42:	2101      	movs	r1, #1
 8000c44:	e720      	b.n	8000a88 <__aeabi_ddiv+0x8c>
 8000c46:	2300      	movs	r3, #0
 8000c48:	469a      	mov	sl, r3
 8000c4a:	2380      	movs	r3, #128	; 0x80
 8000c4c:	2700      	movs	r7, #0
 8000c4e:	031b      	lsls	r3, r3, #12
 8000c50:	4a09      	ldr	r2, [pc, #36]	; (8000c78 <__aeabi_ddiv+0x27c>)
 8000c52:	e761      	b.n	8000b18 <__aeabi_ddiv+0x11c>
 8000c54:	2380      	movs	r3, #128	; 0x80
 8000c56:	4649      	mov	r1, r9
 8000c58:	031b      	lsls	r3, r3, #12
 8000c5a:	4219      	tst	r1, r3
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_ddiv+0x264>
 8000c5e:	e0e2      	b.n	8000e26 <__aeabi_ddiv+0x42a>
 8000c60:	4659      	mov	r1, fp
 8000c62:	4219      	tst	r1, r3
 8000c64:	d000      	beq.n	8000c68 <__aeabi_ddiv+0x26c>
 8000c66:	e0de      	b.n	8000e26 <__aeabi_ddiv+0x42a>
 8000c68:	430b      	orrs	r3, r1
 8000c6a:	031b      	lsls	r3, r3, #12
 8000c6c:	0017      	movs	r7, r2
 8000c6e:	0b1b      	lsrs	r3, r3, #12
 8000c70:	46a2      	mov	sl, r4
 8000c72:	4a01      	ldr	r2, [pc, #4]	; (8000c78 <__aeabi_ddiv+0x27c>)
 8000c74:	e750      	b.n	8000b18 <__aeabi_ddiv+0x11c>
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	000007ff 	.word	0x000007ff
 8000c7c:	fffffc01 	.word	0xfffffc01
 8000c80:	0800b60c 	.word	0x0800b60c
 8000c84:	000003ff 	.word	0x000003ff
 8000c88:	feffffff 	.word	0xfeffffff
 8000c8c:	000007fe 	.word	0x000007fe
 8000c90:	800fffff 	.word	0x800fffff
 8000c94:	fffffc0d 	.word	0xfffffc0d
 8000c98:	fffff801 	.word	0xfffff801
 8000c9c:	000003f3 	.word	0x000003f3
 8000ca0:	45d9      	cmp	r9, fp
 8000ca2:	d900      	bls.n	8000ca6 <__aeabi_ddiv+0x2aa>
 8000ca4:	e0cb      	b.n	8000e3e <__aeabi_ddiv+0x442>
 8000ca6:	d100      	bne.n	8000caa <__aeabi_ddiv+0x2ae>
 8000ca8:	e0c6      	b.n	8000e38 <__aeabi_ddiv+0x43c>
 8000caa:	003c      	movs	r4, r7
 8000cac:	4648      	mov	r0, r9
 8000cae:	2700      	movs	r7, #0
 8000cb0:	9b00      	ldr	r3, [sp, #0]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	9300      	str	r3, [sp, #0]
 8000cb6:	465b      	mov	r3, fp
 8000cb8:	0e16      	lsrs	r6, r2, #24
 8000cba:	021b      	lsls	r3, r3, #8
 8000cbc:	431e      	orrs	r6, r3
 8000cbe:	0213      	lsls	r3, r2, #8
 8000cc0:	4698      	mov	r8, r3
 8000cc2:	0433      	lsls	r3, r6, #16
 8000cc4:	0c1b      	lsrs	r3, r3, #16
 8000cc6:	4699      	mov	r9, r3
 8000cc8:	0c31      	lsrs	r1, r6, #16
 8000cca:	9101      	str	r1, [sp, #4]
 8000ccc:	f7ff faaa 	bl	8000224 <__aeabi_uidivmod>
 8000cd0:	464a      	mov	r2, r9
 8000cd2:	4342      	muls	r2, r0
 8000cd4:	040b      	lsls	r3, r1, #16
 8000cd6:	0c21      	lsrs	r1, r4, #16
 8000cd8:	0005      	movs	r5, r0
 8000cda:	4319      	orrs	r1, r3
 8000cdc:	428a      	cmp	r2, r1
 8000cde:	d907      	bls.n	8000cf0 <__aeabi_ddiv+0x2f4>
 8000ce0:	1989      	adds	r1, r1, r6
 8000ce2:	3d01      	subs	r5, #1
 8000ce4:	428e      	cmp	r6, r1
 8000ce6:	d803      	bhi.n	8000cf0 <__aeabi_ddiv+0x2f4>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	d901      	bls.n	8000cf0 <__aeabi_ddiv+0x2f4>
 8000cec:	1e85      	subs	r5, r0, #2
 8000cee:	1989      	adds	r1, r1, r6
 8000cf0:	1a88      	subs	r0, r1, r2
 8000cf2:	9901      	ldr	r1, [sp, #4]
 8000cf4:	f7ff fa96 	bl	8000224 <__aeabi_uidivmod>
 8000cf8:	0409      	lsls	r1, r1, #16
 8000cfa:	468c      	mov	ip, r1
 8000cfc:	464a      	mov	r2, r9
 8000cfe:	0421      	lsls	r1, r4, #16
 8000d00:	4664      	mov	r4, ip
 8000d02:	4342      	muls	r2, r0
 8000d04:	0c09      	lsrs	r1, r1, #16
 8000d06:	0003      	movs	r3, r0
 8000d08:	4321      	orrs	r1, r4
 8000d0a:	428a      	cmp	r2, r1
 8000d0c:	d904      	bls.n	8000d18 <__aeabi_ddiv+0x31c>
 8000d0e:	1989      	adds	r1, r1, r6
 8000d10:	3b01      	subs	r3, #1
 8000d12:	428e      	cmp	r6, r1
 8000d14:	d800      	bhi.n	8000d18 <__aeabi_ddiv+0x31c>
 8000d16:	e0f1      	b.n	8000efc <__aeabi_ddiv+0x500>
 8000d18:	042d      	lsls	r5, r5, #16
 8000d1a:	431d      	orrs	r5, r3
 8000d1c:	46ab      	mov	fp, r5
 8000d1e:	4643      	mov	r3, r8
 8000d20:	1a89      	subs	r1, r1, r2
 8000d22:	4642      	mov	r2, r8
 8000d24:	0c28      	lsrs	r0, r5, #16
 8000d26:	0412      	lsls	r2, r2, #16
 8000d28:	0c1d      	lsrs	r5, r3, #16
 8000d2a:	465b      	mov	r3, fp
 8000d2c:	0c14      	lsrs	r4, r2, #16
 8000d2e:	0022      	movs	r2, r4
 8000d30:	041b      	lsls	r3, r3, #16
 8000d32:	0c1b      	lsrs	r3, r3, #16
 8000d34:	435a      	muls	r2, r3
 8000d36:	9403      	str	r4, [sp, #12]
 8000d38:	436b      	muls	r3, r5
 8000d3a:	4344      	muls	r4, r0
 8000d3c:	9502      	str	r5, [sp, #8]
 8000d3e:	4368      	muls	r0, r5
 8000d40:	191b      	adds	r3, r3, r4
 8000d42:	0c15      	lsrs	r5, r2, #16
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	429c      	cmp	r4, r3
 8000d48:	d903      	bls.n	8000d52 <__aeabi_ddiv+0x356>
 8000d4a:	2480      	movs	r4, #128	; 0x80
 8000d4c:	0264      	lsls	r4, r4, #9
 8000d4e:	46a4      	mov	ip, r4
 8000d50:	4460      	add	r0, ip
 8000d52:	0c1c      	lsrs	r4, r3, #16
 8000d54:	0415      	lsls	r5, r2, #16
 8000d56:	041b      	lsls	r3, r3, #16
 8000d58:	0c2d      	lsrs	r5, r5, #16
 8000d5a:	1820      	adds	r0, r4, r0
 8000d5c:	195d      	adds	r5, r3, r5
 8000d5e:	4281      	cmp	r1, r0
 8000d60:	d377      	bcc.n	8000e52 <__aeabi_ddiv+0x456>
 8000d62:	d073      	beq.n	8000e4c <__aeabi_ddiv+0x450>
 8000d64:	1a0c      	subs	r4, r1, r0
 8000d66:	4aa2      	ldr	r2, [pc, #648]	; (8000ff0 <__aeabi_ddiv+0x5f4>)
 8000d68:	1b7d      	subs	r5, r7, r5
 8000d6a:	42af      	cmp	r7, r5
 8000d6c:	41bf      	sbcs	r7, r7
 8000d6e:	4694      	mov	ip, r2
 8000d70:	9b00      	ldr	r3, [sp, #0]
 8000d72:	427f      	negs	r7, r7
 8000d74:	4463      	add	r3, ip
 8000d76:	1be0      	subs	r0, r4, r7
 8000d78:	001c      	movs	r4, r3
 8000d7a:	4286      	cmp	r6, r0
 8000d7c:	d100      	bne.n	8000d80 <__aeabi_ddiv+0x384>
 8000d7e:	e0db      	b.n	8000f38 <__aeabi_ddiv+0x53c>
 8000d80:	9901      	ldr	r1, [sp, #4]
 8000d82:	f7ff fa4f 	bl	8000224 <__aeabi_uidivmod>
 8000d86:	464a      	mov	r2, r9
 8000d88:	4342      	muls	r2, r0
 8000d8a:	040b      	lsls	r3, r1, #16
 8000d8c:	0c29      	lsrs	r1, r5, #16
 8000d8e:	0007      	movs	r7, r0
 8000d90:	4319      	orrs	r1, r3
 8000d92:	428a      	cmp	r2, r1
 8000d94:	d907      	bls.n	8000da6 <__aeabi_ddiv+0x3aa>
 8000d96:	1989      	adds	r1, r1, r6
 8000d98:	3f01      	subs	r7, #1
 8000d9a:	428e      	cmp	r6, r1
 8000d9c:	d803      	bhi.n	8000da6 <__aeabi_ddiv+0x3aa>
 8000d9e:	428a      	cmp	r2, r1
 8000da0:	d901      	bls.n	8000da6 <__aeabi_ddiv+0x3aa>
 8000da2:	1e87      	subs	r7, r0, #2
 8000da4:	1989      	adds	r1, r1, r6
 8000da6:	1a88      	subs	r0, r1, r2
 8000da8:	9901      	ldr	r1, [sp, #4]
 8000daa:	f7ff fa3b 	bl	8000224 <__aeabi_uidivmod>
 8000dae:	0409      	lsls	r1, r1, #16
 8000db0:	464a      	mov	r2, r9
 8000db2:	4689      	mov	r9, r1
 8000db4:	0429      	lsls	r1, r5, #16
 8000db6:	464d      	mov	r5, r9
 8000db8:	4342      	muls	r2, r0
 8000dba:	0c09      	lsrs	r1, r1, #16
 8000dbc:	0003      	movs	r3, r0
 8000dbe:	4329      	orrs	r1, r5
 8000dc0:	428a      	cmp	r2, r1
 8000dc2:	d907      	bls.n	8000dd4 <__aeabi_ddiv+0x3d8>
 8000dc4:	1989      	adds	r1, r1, r6
 8000dc6:	3b01      	subs	r3, #1
 8000dc8:	428e      	cmp	r6, r1
 8000dca:	d803      	bhi.n	8000dd4 <__aeabi_ddiv+0x3d8>
 8000dcc:	428a      	cmp	r2, r1
 8000dce:	d901      	bls.n	8000dd4 <__aeabi_ddiv+0x3d8>
 8000dd0:	1e83      	subs	r3, r0, #2
 8000dd2:	1989      	adds	r1, r1, r6
 8000dd4:	043f      	lsls	r7, r7, #16
 8000dd6:	1a89      	subs	r1, r1, r2
 8000dd8:	003a      	movs	r2, r7
 8000dda:	9f03      	ldr	r7, [sp, #12]
 8000ddc:	431a      	orrs	r2, r3
 8000dde:	0038      	movs	r0, r7
 8000de0:	0413      	lsls	r3, r2, #16
 8000de2:	0c1b      	lsrs	r3, r3, #16
 8000de4:	4358      	muls	r0, r3
 8000de6:	4681      	mov	r9, r0
 8000de8:	9802      	ldr	r0, [sp, #8]
 8000dea:	0c15      	lsrs	r5, r2, #16
 8000dec:	436f      	muls	r7, r5
 8000dee:	4343      	muls	r3, r0
 8000df0:	4345      	muls	r5, r0
 8000df2:	4648      	mov	r0, r9
 8000df4:	0c00      	lsrs	r0, r0, #16
 8000df6:	4684      	mov	ip, r0
 8000df8:	19db      	adds	r3, r3, r7
 8000dfa:	4463      	add	r3, ip
 8000dfc:	429f      	cmp	r7, r3
 8000dfe:	d903      	bls.n	8000e08 <__aeabi_ddiv+0x40c>
 8000e00:	2080      	movs	r0, #128	; 0x80
 8000e02:	0240      	lsls	r0, r0, #9
 8000e04:	4684      	mov	ip, r0
 8000e06:	4465      	add	r5, ip
 8000e08:	4648      	mov	r0, r9
 8000e0a:	0c1f      	lsrs	r7, r3, #16
 8000e0c:	0400      	lsls	r0, r0, #16
 8000e0e:	041b      	lsls	r3, r3, #16
 8000e10:	0c00      	lsrs	r0, r0, #16
 8000e12:	197d      	adds	r5, r7, r5
 8000e14:	1818      	adds	r0, r3, r0
 8000e16:	42a9      	cmp	r1, r5
 8000e18:	d200      	bcs.n	8000e1c <__aeabi_ddiv+0x420>
 8000e1a:	e084      	b.n	8000f26 <__aeabi_ddiv+0x52a>
 8000e1c:	d100      	bne.n	8000e20 <__aeabi_ddiv+0x424>
 8000e1e:	e07f      	b.n	8000f20 <__aeabi_ddiv+0x524>
 8000e20:	2301      	movs	r3, #1
 8000e22:	431a      	orrs	r2, r3
 8000e24:	e657      	b.n	8000ad6 <__aeabi_ddiv+0xda>
 8000e26:	2380      	movs	r3, #128	; 0x80
 8000e28:	464a      	mov	r2, r9
 8000e2a:	031b      	lsls	r3, r3, #12
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	031b      	lsls	r3, r3, #12
 8000e30:	0b1b      	lsrs	r3, r3, #12
 8000e32:	46aa      	mov	sl, r5
 8000e34:	4a6f      	ldr	r2, [pc, #444]	; (8000ff4 <__aeabi_ddiv+0x5f8>)
 8000e36:	e66f      	b.n	8000b18 <__aeabi_ddiv+0x11c>
 8000e38:	42ba      	cmp	r2, r7
 8000e3a:	d900      	bls.n	8000e3e <__aeabi_ddiv+0x442>
 8000e3c:	e735      	b.n	8000caa <__aeabi_ddiv+0x2ae>
 8000e3e:	464b      	mov	r3, r9
 8000e40:	07dc      	lsls	r4, r3, #31
 8000e42:	0858      	lsrs	r0, r3, #1
 8000e44:	087b      	lsrs	r3, r7, #1
 8000e46:	431c      	orrs	r4, r3
 8000e48:	07ff      	lsls	r7, r7, #31
 8000e4a:	e734      	b.n	8000cb6 <__aeabi_ddiv+0x2ba>
 8000e4c:	2400      	movs	r4, #0
 8000e4e:	42af      	cmp	r7, r5
 8000e50:	d289      	bcs.n	8000d66 <__aeabi_ddiv+0x36a>
 8000e52:	4447      	add	r7, r8
 8000e54:	4547      	cmp	r7, r8
 8000e56:	41a4      	sbcs	r4, r4
 8000e58:	465b      	mov	r3, fp
 8000e5a:	4264      	negs	r4, r4
 8000e5c:	19a4      	adds	r4, r4, r6
 8000e5e:	1864      	adds	r4, r4, r1
 8000e60:	3b01      	subs	r3, #1
 8000e62:	42a6      	cmp	r6, r4
 8000e64:	d21e      	bcs.n	8000ea4 <__aeabi_ddiv+0x4a8>
 8000e66:	42a0      	cmp	r0, r4
 8000e68:	d86d      	bhi.n	8000f46 <__aeabi_ddiv+0x54a>
 8000e6a:	d100      	bne.n	8000e6e <__aeabi_ddiv+0x472>
 8000e6c:	e0b6      	b.n	8000fdc <__aeabi_ddiv+0x5e0>
 8000e6e:	1a24      	subs	r4, r4, r0
 8000e70:	469b      	mov	fp, r3
 8000e72:	e778      	b.n	8000d66 <__aeabi_ddiv+0x36a>
 8000e74:	0003      	movs	r3, r0
 8000e76:	465a      	mov	r2, fp
 8000e78:	3b28      	subs	r3, #40	; 0x28
 8000e7a:	409a      	lsls	r2, r3
 8000e7c:	2700      	movs	r7, #0
 8000e7e:	4691      	mov	r9, r2
 8000e80:	e688      	b.n	8000b94 <__aeabi_ddiv+0x198>
 8000e82:	4658      	mov	r0, fp
 8000e84:	f000 fc1e 	bl	80016c4 <__clzsi2>
 8000e88:	3020      	adds	r0, #32
 8000e8a:	e672      	b.n	8000b72 <__aeabi_ddiv+0x176>
 8000e8c:	0003      	movs	r3, r0
 8000e8e:	4652      	mov	r2, sl
 8000e90:	3b28      	subs	r3, #40	; 0x28
 8000e92:	409a      	lsls	r2, r3
 8000e94:	4693      	mov	fp, r2
 8000e96:	2200      	movs	r2, #0
 8000e98:	e6b4      	b.n	8000c04 <__aeabi_ddiv+0x208>
 8000e9a:	4650      	mov	r0, sl
 8000e9c:	f000 fc12 	bl	80016c4 <__clzsi2>
 8000ea0:	3020      	adds	r0, #32
 8000ea2:	e69a      	b.n	8000bda <__aeabi_ddiv+0x1de>
 8000ea4:	42a6      	cmp	r6, r4
 8000ea6:	d1e2      	bne.n	8000e6e <__aeabi_ddiv+0x472>
 8000ea8:	45b8      	cmp	r8, r7
 8000eaa:	d9dc      	bls.n	8000e66 <__aeabi_ddiv+0x46a>
 8000eac:	1a34      	subs	r4, r6, r0
 8000eae:	469b      	mov	fp, r3
 8000eb0:	e759      	b.n	8000d66 <__aeabi_ddiv+0x36a>
 8000eb2:	2b1f      	cmp	r3, #31
 8000eb4:	dc65      	bgt.n	8000f82 <__aeabi_ddiv+0x586>
 8000eb6:	4c50      	ldr	r4, [pc, #320]	; (8000ff8 <__aeabi_ddiv+0x5fc>)
 8000eb8:	9900      	ldr	r1, [sp, #0]
 8000eba:	46a4      	mov	ip, r4
 8000ebc:	465c      	mov	r4, fp
 8000ebe:	4461      	add	r1, ip
 8000ec0:	0008      	movs	r0, r1
 8000ec2:	408c      	lsls	r4, r1
 8000ec4:	0011      	movs	r1, r2
 8000ec6:	4082      	lsls	r2, r0
 8000ec8:	40d9      	lsrs	r1, r3
 8000eca:	1e50      	subs	r0, r2, #1
 8000ecc:	4182      	sbcs	r2, r0
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	4314      	orrs	r4, r2
 8000ed2:	465a      	mov	r2, fp
 8000ed4:	40da      	lsrs	r2, r3
 8000ed6:	0013      	movs	r3, r2
 8000ed8:	0762      	lsls	r2, r4, #29
 8000eda:	d009      	beq.n	8000ef0 <__aeabi_ddiv+0x4f4>
 8000edc:	220f      	movs	r2, #15
 8000ede:	4022      	ands	r2, r4
 8000ee0:	2a04      	cmp	r2, #4
 8000ee2:	d005      	beq.n	8000ef0 <__aeabi_ddiv+0x4f4>
 8000ee4:	0022      	movs	r2, r4
 8000ee6:	1d14      	adds	r4, r2, #4
 8000ee8:	4294      	cmp	r4, r2
 8000eea:	4189      	sbcs	r1, r1
 8000eec:	4249      	negs	r1, r1
 8000eee:	185b      	adds	r3, r3, r1
 8000ef0:	021a      	lsls	r2, r3, #8
 8000ef2:	d562      	bpl.n	8000fba <__aeabi_ddiv+0x5be>
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	2700      	movs	r7, #0
 8000efa:	e60d      	b.n	8000b18 <__aeabi_ddiv+0x11c>
 8000efc:	428a      	cmp	r2, r1
 8000efe:	d800      	bhi.n	8000f02 <__aeabi_ddiv+0x506>
 8000f00:	e70a      	b.n	8000d18 <__aeabi_ddiv+0x31c>
 8000f02:	1e83      	subs	r3, r0, #2
 8000f04:	1989      	adds	r1, r1, r6
 8000f06:	e707      	b.n	8000d18 <__aeabi_ddiv+0x31c>
 8000f08:	230f      	movs	r3, #15
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	2b04      	cmp	r3, #4
 8000f0e:	d100      	bne.n	8000f12 <__aeabi_ddiv+0x516>
 8000f10:	e5e6      	b.n	8000ae0 <__aeabi_ddiv+0xe4>
 8000f12:	1d17      	adds	r7, r2, #4
 8000f14:	4297      	cmp	r7, r2
 8000f16:	4192      	sbcs	r2, r2
 8000f18:	4253      	negs	r3, r2
 8000f1a:	449b      	add	fp, r3
 8000f1c:	08fa      	lsrs	r2, r7, #3
 8000f1e:	e5e0      	b.n	8000ae2 <__aeabi_ddiv+0xe6>
 8000f20:	2800      	cmp	r0, #0
 8000f22:	d100      	bne.n	8000f26 <__aeabi_ddiv+0x52a>
 8000f24:	e5d7      	b.n	8000ad6 <__aeabi_ddiv+0xda>
 8000f26:	1871      	adds	r1, r6, r1
 8000f28:	1e53      	subs	r3, r2, #1
 8000f2a:	42b1      	cmp	r1, r6
 8000f2c:	d327      	bcc.n	8000f7e <__aeabi_ddiv+0x582>
 8000f2e:	42a9      	cmp	r1, r5
 8000f30:	d315      	bcc.n	8000f5e <__aeabi_ddiv+0x562>
 8000f32:	d058      	beq.n	8000fe6 <__aeabi_ddiv+0x5ea>
 8000f34:	001a      	movs	r2, r3
 8000f36:	e773      	b.n	8000e20 <__aeabi_ddiv+0x424>
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	dc00      	bgt.n	8000f3e <__aeabi_ddiv+0x542>
 8000f3c:	e604      	b.n	8000b48 <__aeabi_ddiv+0x14c>
 8000f3e:	2301      	movs	r3, #1
 8000f40:	2200      	movs	r2, #0
 8000f42:	449b      	add	fp, r3
 8000f44:	e5cd      	b.n	8000ae2 <__aeabi_ddiv+0xe6>
 8000f46:	2302      	movs	r3, #2
 8000f48:	4447      	add	r7, r8
 8000f4a:	4547      	cmp	r7, r8
 8000f4c:	4189      	sbcs	r1, r1
 8000f4e:	425b      	negs	r3, r3
 8000f50:	469c      	mov	ip, r3
 8000f52:	4249      	negs	r1, r1
 8000f54:	1989      	adds	r1, r1, r6
 8000f56:	190c      	adds	r4, r1, r4
 8000f58:	44e3      	add	fp, ip
 8000f5a:	1a24      	subs	r4, r4, r0
 8000f5c:	e703      	b.n	8000d66 <__aeabi_ddiv+0x36a>
 8000f5e:	4643      	mov	r3, r8
 8000f60:	005f      	lsls	r7, r3, #1
 8000f62:	4547      	cmp	r7, r8
 8000f64:	419b      	sbcs	r3, r3
 8000f66:	46b8      	mov	r8, r7
 8000f68:	425b      	negs	r3, r3
 8000f6a:	199e      	adds	r6, r3, r6
 8000f6c:	3a02      	subs	r2, #2
 8000f6e:	1989      	adds	r1, r1, r6
 8000f70:	42a9      	cmp	r1, r5
 8000f72:	d000      	beq.n	8000f76 <__aeabi_ddiv+0x57a>
 8000f74:	e754      	b.n	8000e20 <__aeabi_ddiv+0x424>
 8000f76:	4540      	cmp	r0, r8
 8000f78:	d000      	beq.n	8000f7c <__aeabi_ddiv+0x580>
 8000f7a:	e751      	b.n	8000e20 <__aeabi_ddiv+0x424>
 8000f7c:	e5ab      	b.n	8000ad6 <__aeabi_ddiv+0xda>
 8000f7e:	001a      	movs	r2, r3
 8000f80:	e7f6      	b.n	8000f70 <__aeabi_ddiv+0x574>
 8000f82:	211f      	movs	r1, #31
 8000f84:	465f      	mov	r7, fp
 8000f86:	4249      	negs	r1, r1
 8000f88:	1b0c      	subs	r4, r1, r4
 8000f8a:	40e7      	lsrs	r7, r4
 8000f8c:	2b20      	cmp	r3, #32
 8000f8e:	d007      	beq.n	8000fa0 <__aeabi_ddiv+0x5a4>
 8000f90:	491a      	ldr	r1, [pc, #104]	; (8000ffc <__aeabi_ddiv+0x600>)
 8000f92:	9b00      	ldr	r3, [sp, #0]
 8000f94:	468c      	mov	ip, r1
 8000f96:	4463      	add	r3, ip
 8000f98:	0018      	movs	r0, r3
 8000f9a:	465b      	mov	r3, fp
 8000f9c:	4083      	lsls	r3, r0
 8000f9e:	431a      	orrs	r2, r3
 8000fa0:	1e50      	subs	r0, r2, #1
 8000fa2:	4182      	sbcs	r2, r0
 8000fa4:	433a      	orrs	r2, r7
 8000fa6:	2707      	movs	r7, #7
 8000fa8:	2300      	movs	r3, #0
 8000faa:	4017      	ands	r7, r2
 8000fac:	d009      	beq.n	8000fc2 <__aeabi_ddiv+0x5c6>
 8000fae:	210f      	movs	r1, #15
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	4011      	ands	r1, r2
 8000fb4:	0014      	movs	r4, r2
 8000fb6:	2904      	cmp	r1, #4
 8000fb8:	d195      	bne.n	8000ee6 <__aeabi_ddiv+0x4ea>
 8000fba:	0022      	movs	r2, r4
 8000fbc:	075f      	lsls	r7, r3, #29
 8000fbe:	025b      	lsls	r3, r3, #9
 8000fc0:	0b1b      	lsrs	r3, r3, #12
 8000fc2:	08d2      	lsrs	r2, r2, #3
 8000fc4:	4317      	orrs	r7, r2
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	e5a6      	b.n	8000b18 <__aeabi_ddiv+0x11c>
 8000fca:	2380      	movs	r3, #128	; 0x80
 8000fcc:	4659      	mov	r1, fp
 8000fce:	031b      	lsls	r3, r3, #12
 8000fd0:	430b      	orrs	r3, r1
 8000fd2:	031b      	lsls	r3, r3, #12
 8000fd4:	0017      	movs	r7, r2
 8000fd6:	0b1b      	lsrs	r3, r3, #12
 8000fd8:	4a06      	ldr	r2, [pc, #24]	; (8000ff4 <__aeabi_ddiv+0x5f8>)
 8000fda:	e59d      	b.n	8000b18 <__aeabi_ddiv+0x11c>
 8000fdc:	42bd      	cmp	r5, r7
 8000fde:	d8b2      	bhi.n	8000f46 <__aeabi_ddiv+0x54a>
 8000fe0:	469b      	mov	fp, r3
 8000fe2:	2400      	movs	r4, #0
 8000fe4:	e6bf      	b.n	8000d66 <__aeabi_ddiv+0x36a>
 8000fe6:	4580      	cmp	r8, r0
 8000fe8:	d3b9      	bcc.n	8000f5e <__aeabi_ddiv+0x562>
 8000fea:	001a      	movs	r2, r3
 8000fec:	e7c3      	b.n	8000f76 <__aeabi_ddiv+0x57a>
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	000003ff 	.word	0x000003ff
 8000ff4:	000007ff 	.word	0x000007ff
 8000ff8:	0000041e 	.word	0x0000041e
 8000ffc:	0000043e 	.word	0x0000043e

08001000 <__aeabi_dmul>:
 8001000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001002:	4657      	mov	r7, sl
 8001004:	46de      	mov	lr, fp
 8001006:	464e      	mov	r6, r9
 8001008:	4645      	mov	r5, r8
 800100a:	b5e0      	push	{r5, r6, r7, lr}
 800100c:	4683      	mov	fp, r0
 800100e:	0006      	movs	r6, r0
 8001010:	030f      	lsls	r7, r1, #12
 8001012:	0048      	lsls	r0, r1, #1
 8001014:	b087      	sub	sp, #28
 8001016:	4692      	mov	sl, r2
 8001018:	001d      	movs	r5, r3
 800101a:	0b3f      	lsrs	r7, r7, #12
 800101c:	0d40      	lsrs	r0, r0, #21
 800101e:	0fcc      	lsrs	r4, r1, #31
 8001020:	2800      	cmp	r0, #0
 8001022:	d100      	bne.n	8001026 <__aeabi_dmul+0x26>
 8001024:	e06f      	b.n	8001106 <__aeabi_dmul+0x106>
 8001026:	4bde      	ldr	r3, [pc, #888]	; (80013a0 <__aeabi_dmul+0x3a0>)
 8001028:	4298      	cmp	r0, r3
 800102a:	d038      	beq.n	800109e <__aeabi_dmul+0x9e>
 800102c:	2380      	movs	r3, #128	; 0x80
 800102e:	00ff      	lsls	r7, r7, #3
 8001030:	041b      	lsls	r3, r3, #16
 8001032:	431f      	orrs	r7, r3
 8001034:	0f73      	lsrs	r3, r6, #29
 8001036:	433b      	orrs	r3, r7
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	4bda      	ldr	r3, [pc, #872]	; (80013a4 <__aeabi_dmul+0x3a4>)
 800103c:	2700      	movs	r7, #0
 800103e:	4699      	mov	r9, r3
 8001040:	2300      	movs	r3, #0
 8001042:	469b      	mov	fp, r3
 8001044:	00f6      	lsls	r6, r6, #3
 8001046:	4481      	add	r9, r0
 8001048:	032b      	lsls	r3, r5, #12
 800104a:	0069      	lsls	r1, r5, #1
 800104c:	0b1b      	lsrs	r3, r3, #12
 800104e:	4652      	mov	r2, sl
 8001050:	4698      	mov	r8, r3
 8001052:	0d49      	lsrs	r1, r1, #21
 8001054:	0fed      	lsrs	r5, r5, #31
 8001056:	2900      	cmp	r1, #0
 8001058:	d100      	bne.n	800105c <__aeabi_dmul+0x5c>
 800105a:	e085      	b.n	8001168 <__aeabi_dmul+0x168>
 800105c:	4bd0      	ldr	r3, [pc, #832]	; (80013a0 <__aeabi_dmul+0x3a0>)
 800105e:	4299      	cmp	r1, r3
 8001060:	d100      	bne.n	8001064 <__aeabi_dmul+0x64>
 8001062:	e073      	b.n	800114c <__aeabi_dmul+0x14c>
 8001064:	4643      	mov	r3, r8
 8001066:	00da      	lsls	r2, r3, #3
 8001068:	2380      	movs	r3, #128	; 0x80
 800106a:	041b      	lsls	r3, r3, #16
 800106c:	4313      	orrs	r3, r2
 800106e:	4652      	mov	r2, sl
 8001070:	48cc      	ldr	r0, [pc, #816]	; (80013a4 <__aeabi_dmul+0x3a4>)
 8001072:	0f52      	lsrs	r2, r2, #29
 8001074:	4684      	mov	ip, r0
 8001076:	4313      	orrs	r3, r2
 8001078:	4652      	mov	r2, sl
 800107a:	2000      	movs	r0, #0
 800107c:	4461      	add	r1, ip
 800107e:	00d2      	lsls	r2, r2, #3
 8001080:	4489      	add	r9, r1
 8001082:	0021      	movs	r1, r4
 8001084:	4069      	eors	r1, r5
 8001086:	9100      	str	r1, [sp, #0]
 8001088:	468c      	mov	ip, r1
 800108a:	2101      	movs	r1, #1
 800108c:	4449      	add	r1, r9
 800108e:	468a      	mov	sl, r1
 8001090:	2f0f      	cmp	r7, #15
 8001092:	d900      	bls.n	8001096 <__aeabi_dmul+0x96>
 8001094:	e090      	b.n	80011b8 <__aeabi_dmul+0x1b8>
 8001096:	49c4      	ldr	r1, [pc, #784]	; (80013a8 <__aeabi_dmul+0x3a8>)
 8001098:	00bf      	lsls	r7, r7, #2
 800109a:	59cf      	ldr	r7, [r1, r7]
 800109c:	46bf      	mov	pc, r7
 800109e:	465b      	mov	r3, fp
 80010a0:	433b      	orrs	r3, r7
 80010a2:	9301      	str	r3, [sp, #4]
 80010a4:	d000      	beq.n	80010a8 <__aeabi_dmul+0xa8>
 80010a6:	e16a      	b.n	800137e <__aeabi_dmul+0x37e>
 80010a8:	2302      	movs	r3, #2
 80010aa:	2708      	movs	r7, #8
 80010ac:	2600      	movs	r6, #0
 80010ae:	4681      	mov	r9, r0
 80010b0:	469b      	mov	fp, r3
 80010b2:	e7c9      	b.n	8001048 <__aeabi_dmul+0x48>
 80010b4:	0032      	movs	r2, r6
 80010b6:	4658      	mov	r0, fp
 80010b8:	9b01      	ldr	r3, [sp, #4]
 80010ba:	4661      	mov	r1, ip
 80010bc:	9100      	str	r1, [sp, #0]
 80010be:	2802      	cmp	r0, #2
 80010c0:	d100      	bne.n	80010c4 <__aeabi_dmul+0xc4>
 80010c2:	e075      	b.n	80011b0 <__aeabi_dmul+0x1b0>
 80010c4:	2803      	cmp	r0, #3
 80010c6:	d100      	bne.n	80010ca <__aeabi_dmul+0xca>
 80010c8:	e1fe      	b.n	80014c8 <__aeabi_dmul+0x4c8>
 80010ca:	2801      	cmp	r0, #1
 80010cc:	d000      	beq.n	80010d0 <__aeabi_dmul+0xd0>
 80010ce:	e12c      	b.n	800132a <__aeabi_dmul+0x32a>
 80010d0:	2300      	movs	r3, #0
 80010d2:	2700      	movs	r7, #0
 80010d4:	2600      	movs	r6, #0
 80010d6:	2500      	movs	r5, #0
 80010d8:	033f      	lsls	r7, r7, #12
 80010da:	0d2a      	lsrs	r2, r5, #20
 80010dc:	0b3f      	lsrs	r7, r7, #12
 80010de:	48b3      	ldr	r0, [pc, #716]	; (80013ac <__aeabi_dmul+0x3ac>)
 80010e0:	0512      	lsls	r2, r2, #20
 80010e2:	433a      	orrs	r2, r7
 80010e4:	4002      	ands	r2, r0
 80010e6:	051b      	lsls	r3, r3, #20
 80010e8:	4313      	orrs	r3, r2
 80010ea:	9a00      	ldr	r2, [sp, #0]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	07d1      	lsls	r1, r2, #31
 80010f0:	085b      	lsrs	r3, r3, #1
 80010f2:	430b      	orrs	r3, r1
 80010f4:	0030      	movs	r0, r6
 80010f6:	0019      	movs	r1, r3
 80010f8:	b007      	add	sp, #28
 80010fa:	bc3c      	pop	{r2, r3, r4, r5}
 80010fc:	4690      	mov	r8, r2
 80010fe:	4699      	mov	r9, r3
 8001100:	46a2      	mov	sl, r4
 8001102:	46ab      	mov	fp, r5
 8001104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001106:	465b      	mov	r3, fp
 8001108:	433b      	orrs	r3, r7
 800110a:	9301      	str	r3, [sp, #4]
 800110c:	d100      	bne.n	8001110 <__aeabi_dmul+0x110>
 800110e:	e12f      	b.n	8001370 <__aeabi_dmul+0x370>
 8001110:	2f00      	cmp	r7, #0
 8001112:	d100      	bne.n	8001116 <__aeabi_dmul+0x116>
 8001114:	e1a5      	b.n	8001462 <__aeabi_dmul+0x462>
 8001116:	0038      	movs	r0, r7
 8001118:	f000 fad4 	bl	80016c4 <__clzsi2>
 800111c:	0003      	movs	r3, r0
 800111e:	3b0b      	subs	r3, #11
 8001120:	2b1c      	cmp	r3, #28
 8001122:	dd00      	ble.n	8001126 <__aeabi_dmul+0x126>
 8001124:	e196      	b.n	8001454 <__aeabi_dmul+0x454>
 8001126:	221d      	movs	r2, #29
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	465a      	mov	r2, fp
 800112c:	0001      	movs	r1, r0
 800112e:	40da      	lsrs	r2, r3
 8001130:	465e      	mov	r6, fp
 8001132:	3908      	subs	r1, #8
 8001134:	408f      	lsls	r7, r1
 8001136:	0013      	movs	r3, r2
 8001138:	408e      	lsls	r6, r1
 800113a:	433b      	orrs	r3, r7
 800113c:	9301      	str	r3, [sp, #4]
 800113e:	4b9c      	ldr	r3, [pc, #624]	; (80013b0 <__aeabi_dmul+0x3b0>)
 8001140:	2700      	movs	r7, #0
 8001142:	1a1b      	subs	r3, r3, r0
 8001144:	4699      	mov	r9, r3
 8001146:	2300      	movs	r3, #0
 8001148:	469b      	mov	fp, r3
 800114a:	e77d      	b.n	8001048 <__aeabi_dmul+0x48>
 800114c:	4641      	mov	r1, r8
 800114e:	4653      	mov	r3, sl
 8001150:	430b      	orrs	r3, r1
 8001152:	4993      	ldr	r1, [pc, #588]	; (80013a0 <__aeabi_dmul+0x3a0>)
 8001154:	468c      	mov	ip, r1
 8001156:	44e1      	add	r9, ip
 8001158:	2b00      	cmp	r3, #0
 800115a:	d000      	beq.n	800115e <__aeabi_dmul+0x15e>
 800115c:	e11a      	b.n	8001394 <__aeabi_dmul+0x394>
 800115e:	2202      	movs	r2, #2
 8001160:	2002      	movs	r0, #2
 8001162:	4317      	orrs	r7, r2
 8001164:	2200      	movs	r2, #0
 8001166:	e78c      	b.n	8001082 <__aeabi_dmul+0x82>
 8001168:	4313      	orrs	r3, r2
 800116a:	d100      	bne.n	800116e <__aeabi_dmul+0x16e>
 800116c:	e10d      	b.n	800138a <__aeabi_dmul+0x38a>
 800116e:	4643      	mov	r3, r8
 8001170:	2b00      	cmp	r3, #0
 8001172:	d100      	bne.n	8001176 <__aeabi_dmul+0x176>
 8001174:	e181      	b.n	800147a <__aeabi_dmul+0x47a>
 8001176:	4640      	mov	r0, r8
 8001178:	f000 faa4 	bl	80016c4 <__clzsi2>
 800117c:	0002      	movs	r2, r0
 800117e:	3a0b      	subs	r2, #11
 8001180:	2a1c      	cmp	r2, #28
 8001182:	dd00      	ble.n	8001186 <__aeabi_dmul+0x186>
 8001184:	e172      	b.n	800146c <__aeabi_dmul+0x46c>
 8001186:	0001      	movs	r1, r0
 8001188:	4643      	mov	r3, r8
 800118a:	3908      	subs	r1, #8
 800118c:	408b      	lsls	r3, r1
 800118e:	4698      	mov	r8, r3
 8001190:	231d      	movs	r3, #29
 8001192:	1a9a      	subs	r2, r3, r2
 8001194:	4653      	mov	r3, sl
 8001196:	40d3      	lsrs	r3, r2
 8001198:	001a      	movs	r2, r3
 800119a:	4643      	mov	r3, r8
 800119c:	4313      	orrs	r3, r2
 800119e:	4652      	mov	r2, sl
 80011a0:	408a      	lsls	r2, r1
 80011a2:	4649      	mov	r1, r9
 80011a4:	1a08      	subs	r0, r1, r0
 80011a6:	4982      	ldr	r1, [pc, #520]	; (80013b0 <__aeabi_dmul+0x3b0>)
 80011a8:	4689      	mov	r9, r1
 80011aa:	4481      	add	r9, r0
 80011ac:	2000      	movs	r0, #0
 80011ae:	e768      	b.n	8001082 <__aeabi_dmul+0x82>
 80011b0:	4b7b      	ldr	r3, [pc, #492]	; (80013a0 <__aeabi_dmul+0x3a0>)
 80011b2:	2700      	movs	r7, #0
 80011b4:	2600      	movs	r6, #0
 80011b6:	e78e      	b.n	80010d6 <__aeabi_dmul+0xd6>
 80011b8:	0c14      	lsrs	r4, r2, #16
 80011ba:	0412      	lsls	r2, r2, #16
 80011bc:	0c12      	lsrs	r2, r2, #16
 80011be:	0011      	movs	r1, r2
 80011c0:	0c37      	lsrs	r7, r6, #16
 80011c2:	0436      	lsls	r6, r6, #16
 80011c4:	0c35      	lsrs	r5, r6, #16
 80011c6:	4379      	muls	r1, r7
 80011c8:	0028      	movs	r0, r5
 80011ca:	468c      	mov	ip, r1
 80011cc:	002e      	movs	r6, r5
 80011ce:	4360      	muls	r0, r4
 80011d0:	4460      	add	r0, ip
 80011d2:	4683      	mov	fp, r0
 80011d4:	4356      	muls	r6, r2
 80011d6:	0021      	movs	r1, r4
 80011d8:	0c30      	lsrs	r0, r6, #16
 80011da:	4680      	mov	r8, r0
 80011dc:	4658      	mov	r0, fp
 80011de:	4379      	muls	r1, r7
 80011e0:	4440      	add	r0, r8
 80011e2:	9102      	str	r1, [sp, #8]
 80011e4:	4584      	cmp	ip, r0
 80011e6:	d906      	bls.n	80011f6 <__aeabi_dmul+0x1f6>
 80011e8:	4688      	mov	r8, r1
 80011ea:	2180      	movs	r1, #128	; 0x80
 80011ec:	0249      	lsls	r1, r1, #9
 80011ee:	468c      	mov	ip, r1
 80011f0:	44e0      	add	r8, ip
 80011f2:	4641      	mov	r1, r8
 80011f4:	9102      	str	r1, [sp, #8]
 80011f6:	0436      	lsls	r6, r6, #16
 80011f8:	0c01      	lsrs	r1, r0, #16
 80011fa:	0c36      	lsrs	r6, r6, #16
 80011fc:	0400      	lsls	r0, r0, #16
 80011fe:	468b      	mov	fp, r1
 8001200:	1981      	adds	r1, r0, r6
 8001202:	0c1e      	lsrs	r6, r3, #16
 8001204:	041b      	lsls	r3, r3, #16
 8001206:	0c1b      	lsrs	r3, r3, #16
 8001208:	9103      	str	r1, [sp, #12]
 800120a:	0019      	movs	r1, r3
 800120c:	4379      	muls	r1, r7
 800120e:	468c      	mov	ip, r1
 8001210:	0028      	movs	r0, r5
 8001212:	4375      	muls	r5, r6
 8001214:	4465      	add	r5, ip
 8001216:	46a8      	mov	r8, r5
 8001218:	4358      	muls	r0, r3
 800121a:	0c05      	lsrs	r5, r0, #16
 800121c:	4445      	add	r5, r8
 800121e:	4377      	muls	r7, r6
 8001220:	42a9      	cmp	r1, r5
 8001222:	d903      	bls.n	800122c <__aeabi_dmul+0x22c>
 8001224:	2180      	movs	r1, #128	; 0x80
 8001226:	0249      	lsls	r1, r1, #9
 8001228:	468c      	mov	ip, r1
 800122a:	4467      	add	r7, ip
 800122c:	0c29      	lsrs	r1, r5, #16
 800122e:	468c      	mov	ip, r1
 8001230:	0039      	movs	r1, r7
 8001232:	0400      	lsls	r0, r0, #16
 8001234:	0c00      	lsrs	r0, r0, #16
 8001236:	042d      	lsls	r5, r5, #16
 8001238:	182d      	adds	r5, r5, r0
 800123a:	4461      	add	r1, ip
 800123c:	44ab      	add	fp, r5
 800123e:	9105      	str	r1, [sp, #20]
 8001240:	4659      	mov	r1, fp
 8001242:	9104      	str	r1, [sp, #16]
 8001244:	9901      	ldr	r1, [sp, #4]
 8001246:	040f      	lsls	r7, r1, #16
 8001248:	0c3f      	lsrs	r7, r7, #16
 800124a:	0c08      	lsrs	r0, r1, #16
 800124c:	0039      	movs	r1, r7
 800124e:	4351      	muls	r1, r2
 8001250:	4342      	muls	r2, r0
 8001252:	4690      	mov	r8, r2
 8001254:	0002      	movs	r2, r0
 8001256:	468c      	mov	ip, r1
 8001258:	0c09      	lsrs	r1, r1, #16
 800125a:	468b      	mov	fp, r1
 800125c:	4362      	muls	r2, r4
 800125e:	437c      	muls	r4, r7
 8001260:	4444      	add	r4, r8
 8001262:	445c      	add	r4, fp
 8001264:	45a0      	cmp	r8, r4
 8001266:	d903      	bls.n	8001270 <__aeabi_dmul+0x270>
 8001268:	2180      	movs	r1, #128	; 0x80
 800126a:	0249      	lsls	r1, r1, #9
 800126c:	4688      	mov	r8, r1
 800126e:	4442      	add	r2, r8
 8001270:	0c21      	lsrs	r1, r4, #16
 8001272:	4688      	mov	r8, r1
 8001274:	4661      	mov	r1, ip
 8001276:	0409      	lsls	r1, r1, #16
 8001278:	0c09      	lsrs	r1, r1, #16
 800127a:	468c      	mov	ip, r1
 800127c:	0039      	movs	r1, r7
 800127e:	4359      	muls	r1, r3
 8001280:	4343      	muls	r3, r0
 8001282:	4370      	muls	r0, r6
 8001284:	437e      	muls	r6, r7
 8001286:	0c0f      	lsrs	r7, r1, #16
 8001288:	18f6      	adds	r6, r6, r3
 800128a:	0424      	lsls	r4, r4, #16
 800128c:	19be      	adds	r6, r7, r6
 800128e:	4464      	add	r4, ip
 8001290:	4442      	add	r2, r8
 8001292:	468c      	mov	ip, r1
 8001294:	42b3      	cmp	r3, r6
 8001296:	d903      	bls.n	80012a0 <__aeabi_dmul+0x2a0>
 8001298:	2380      	movs	r3, #128	; 0x80
 800129a:	025b      	lsls	r3, r3, #9
 800129c:	4698      	mov	r8, r3
 800129e:	4440      	add	r0, r8
 80012a0:	9b02      	ldr	r3, [sp, #8]
 80012a2:	4661      	mov	r1, ip
 80012a4:	4698      	mov	r8, r3
 80012a6:	9b04      	ldr	r3, [sp, #16]
 80012a8:	0437      	lsls	r7, r6, #16
 80012aa:	4443      	add	r3, r8
 80012ac:	469b      	mov	fp, r3
 80012ae:	45ab      	cmp	fp, r5
 80012b0:	41ad      	sbcs	r5, r5
 80012b2:	426b      	negs	r3, r5
 80012b4:	040d      	lsls	r5, r1, #16
 80012b6:	9905      	ldr	r1, [sp, #20]
 80012b8:	0c2d      	lsrs	r5, r5, #16
 80012ba:	468c      	mov	ip, r1
 80012bc:	197f      	adds	r7, r7, r5
 80012be:	4467      	add	r7, ip
 80012c0:	18fd      	adds	r5, r7, r3
 80012c2:	46a8      	mov	r8, r5
 80012c4:	465d      	mov	r5, fp
 80012c6:	192d      	adds	r5, r5, r4
 80012c8:	42a5      	cmp	r5, r4
 80012ca:	41a4      	sbcs	r4, r4
 80012cc:	4693      	mov	fp, r2
 80012ce:	4264      	negs	r4, r4
 80012d0:	46a4      	mov	ip, r4
 80012d2:	44c3      	add	fp, r8
 80012d4:	44dc      	add	ip, fp
 80012d6:	428f      	cmp	r7, r1
 80012d8:	41bf      	sbcs	r7, r7
 80012da:	4598      	cmp	r8, r3
 80012dc:	419b      	sbcs	r3, r3
 80012de:	4593      	cmp	fp, r2
 80012e0:	4192      	sbcs	r2, r2
 80012e2:	45a4      	cmp	ip, r4
 80012e4:	41a4      	sbcs	r4, r4
 80012e6:	425b      	negs	r3, r3
 80012e8:	427f      	negs	r7, r7
 80012ea:	431f      	orrs	r7, r3
 80012ec:	0c36      	lsrs	r6, r6, #16
 80012ee:	4252      	negs	r2, r2
 80012f0:	4264      	negs	r4, r4
 80012f2:	19bf      	adds	r7, r7, r6
 80012f4:	4322      	orrs	r2, r4
 80012f6:	18bf      	adds	r7, r7, r2
 80012f8:	4662      	mov	r2, ip
 80012fa:	1838      	adds	r0, r7, r0
 80012fc:	0243      	lsls	r3, r0, #9
 80012fe:	0dd2      	lsrs	r2, r2, #23
 8001300:	9903      	ldr	r1, [sp, #12]
 8001302:	4313      	orrs	r3, r2
 8001304:	026a      	lsls	r2, r5, #9
 8001306:	430a      	orrs	r2, r1
 8001308:	1e50      	subs	r0, r2, #1
 800130a:	4182      	sbcs	r2, r0
 800130c:	4661      	mov	r1, ip
 800130e:	0ded      	lsrs	r5, r5, #23
 8001310:	432a      	orrs	r2, r5
 8001312:	024e      	lsls	r6, r1, #9
 8001314:	4332      	orrs	r2, r6
 8001316:	01d9      	lsls	r1, r3, #7
 8001318:	d400      	bmi.n	800131c <__aeabi_dmul+0x31c>
 800131a:	e0b3      	b.n	8001484 <__aeabi_dmul+0x484>
 800131c:	2601      	movs	r6, #1
 800131e:	0850      	lsrs	r0, r2, #1
 8001320:	4032      	ands	r2, r6
 8001322:	4302      	orrs	r2, r0
 8001324:	07de      	lsls	r6, r3, #31
 8001326:	4332      	orrs	r2, r6
 8001328:	085b      	lsrs	r3, r3, #1
 800132a:	4c22      	ldr	r4, [pc, #136]	; (80013b4 <__aeabi_dmul+0x3b4>)
 800132c:	4454      	add	r4, sl
 800132e:	2c00      	cmp	r4, #0
 8001330:	dd62      	ble.n	80013f8 <__aeabi_dmul+0x3f8>
 8001332:	0751      	lsls	r1, r2, #29
 8001334:	d009      	beq.n	800134a <__aeabi_dmul+0x34a>
 8001336:	200f      	movs	r0, #15
 8001338:	4010      	ands	r0, r2
 800133a:	2804      	cmp	r0, #4
 800133c:	d005      	beq.n	800134a <__aeabi_dmul+0x34a>
 800133e:	1d10      	adds	r0, r2, #4
 8001340:	4290      	cmp	r0, r2
 8001342:	4192      	sbcs	r2, r2
 8001344:	4252      	negs	r2, r2
 8001346:	189b      	adds	r3, r3, r2
 8001348:	0002      	movs	r2, r0
 800134a:	01d9      	lsls	r1, r3, #7
 800134c:	d504      	bpl.n	8001358 <__aeabi_dmul+0x358>
 800134e:	2480      	movs	r4, #128	; 0x80
 8001350:	4819      	ldr	r0, [pc, #100]	; (80013b8 <__aeabi_dmul+0x3b8>)
 8001352:	00e4      	lsls	r4, r4, #3
 8001354:	4003      	ands	r3, r0
 8001356:	4454      	add	r4, sl
 8001358:	4818      	ldr	r0, [pc, #96]	; (80013bc <__aeabi_dmul+0x3bc>)
 800135a:	4284      	cmp	r4, r0
 800135c:	dd00      	ble.n	8001360 <__aeabi_dmul+0x360>
 800135e:	e727      	b.n	80011b0 <__aeabi_dmul+0x1b0>
 8001360:	075e      	lsls	r6, r3, #29
 8001362:	025b      	lsls	r3, r3, #9
 8001364:	08d2      	lsrs	r2, r2, #3
 8001366:	0b1f      	lsrs	r7, r3, #12
 8001368:	0563      	lsls	r3, r4, #21
 800136a:	4316      	orrs	r6, r2
 800136c:	0d5b      	lsrs	r3, r3, #21
 800136e:	e6b2      	b.n	80010d6 <__aeabi_dmul+0xd6>
 8001370:	2300      	movs	r3, #0
 8001372:	4699      	mov	r9, r3
 8001374:	3301      	adds	r3, #1
 8001376:	2704      	movs	r7, #4
 8001378:	2600      	movs	r6, #0
 800137a:	469b      	mov	fp, r3
 800137c:	e664      	b.n	8001048 <__aeabi_dmul+0x48>
 800137e:	2303      	movs	r3, #3
 8001380:	9701      	str	r7, [sp, #4]
 8001382:	4681      	mov	r9, r0
 8001384:	270c      	movs	r7, #12
 8001386:	469b      	mov	fp, r3
 8001388:	e65e      	b.n	8001048 <__aeabi_dmul+0x48>
 800138a:	2201      	movs	r2, #1
 800138c:	2001      	movs	r0, #1
 800138e:	4317      	orrs	r7, r2
 8001390:	2200      	movs	r2, #0
 8001392:	e676      	b.n	8001082 <__aeabi_dmul+0x82>
 8001394:	2303      	movs	r3, #3
 8001396:	2003      	movs	r0, #3
 8001398:	431f      	orrs	r7, r3
 800139a:	4643      	mov	r3, r8
 800139c:	e671      	b.n	8001082 <__aeabi_dmul+0x82>
 800139e:	46c0      	nop			; (mov r8, r8)
 80013a0:	000007ff 	.word	0x000007ff
 80013a4:	fffffc01 	.word	0xfffffc01
 80013a8:	0800b64c 	.word	0x0800b64c
 80013ac:	800fffff 	.word	0x800fffff
 80013b0:	fffffc0d 	.word	0xfffffc0d
 80013b4:	000003ff 	.word	0x000003ff
 80013b8:	feffffff 	.word	0xfeffffff
 80013bc:	000007fe 	.word	0x000007fe
 80013c0:	2300      	movs	r3, #0
 80013c2:	2780      	movs	r7, #128	; 0x80
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	033f      	lsls	r7, r7, #12
 80013c8:	2600      	movs	r6, #0
 80013ca:	4b43      	ldr	r3, [pc, #268]	; (80014d8 <__aeabi_dmul+0x4d8>)
 80013cc:	e683      	b.n	80010d6 <__aeabi_dmul+0xd6>
 80013ce:	9b01      	ldr	r3, [sp, #4]
 80013d0:	0032      	movs	r2, r6
 80013d2:	46a4      	mov	ip, r4
 80013d4:	4658      	mov	r0, fp
 80013d6:	e670      	b.n	80010ba <__aeabi_dmul+0xba>
 80013d8:	46ac      	mov	ip, r5
 80013da:	e66e      	b.n	80010ba <__aeabi_dmul+0xba>
 80013dc:	2780      	movs	r7, #128	; 0x80
 80013de:	9901      	ldr	r1, [sp, #4]
 80013e0:	033f      	lsls	r7, r7, #12
 80013e2:	4239      	tst	r1, r7
 80013e4:	d02d      	beq.n	8001442 <__aeabi_dmul+0x442>
 80013e6:	423b      	tst	r3, r7
 80013e8:	d12b      	bne.n	8001442 <__aeabi_dmul+0x442>
 80013ea:	431f      	orrs	r7, r3
 80013ec:	033f      	lsls	r7, r7, #12
 80013ee:	0b3f      	lsrs	r7, r7, #12
 80013f0:	9500      	str	r5, [sp, #0]
 80013f2:	0016      	movs	r6, r2
 80013f4:	4b38      	ldr	r3, [pc, #224]	; (80014d8 <__aeabi_dmul+0x4d8>)
 80013f6:	e66e      	b.n	80010d6 <__aeabi_dmul+0xd6>
 80013f8:	2501      	movs	r5, #1
 80013fa:	1b2d      	subs	r5, r5, r4
 80013fc:	2d38      	cmp	r5, #56	; 0x38
 80013fe:	dd00      	ble.n	8001402 <__aeabi_dmul+0x402>
 8001400:	e666      	b.n	80010d0 <__aeabi_dmul+0xd0>
 8001402:	2d1f      	cmp	r5, #31
 8001404:	dc40      	bgt.n	8001488 <__aeabi_dmul+0x488>
 8001406:	4835      	ldr	r0, [pc, #212]	; (80014dc <__aeabi_dmul+0x4dc>)
 8001408:	001c      	movs	r4, r3
 800140a:	4450      	add	r0, sl
 800140c:	0016      	movs	r6, r2
 800140e:	4082      	lsls	r2, r0
 8001410:	4084      	lsls	r4, r0
 8001412:	40ee      	lsrs	r6, r5
 8001414:	1e50      	subs	r0, r2, #1
 8001416:	4182      	sbcs	r2, r0
 8001418:	4334      	orrs	r4, r6
 800141a:	4314      	orrs	r4, r2
 800141c:	40eb      	lsrs	r3, r5
 800141e:	0762      	lsls	r2, r4, #29
 8001420:	d009      	beq.n	8001436 <__aeabi_dmul+0x436>
 8001422:	220f      	movs	r2, #15
 8001424:	4022      	ands	r2, r4
 8001426:	2a04      	cmp	r2, #4
 8001428:	d005      	beq.n	8001436 <__aeabi_dmul+0x436>
 800142a:	0022      	movs	r2, r4
 800142c:	1d14      	adds	r4, r2, #4
 800142e:	4294      	cmp	r4, r2
 8001430:	4180      	sbcs	r0, r0
 8001432:	4240      	negs	r0, r0
 8001434:	181b      	adds	r3, r3, r0
 8001436:	021a      	lsls	r2, r3, #8
 8001438:	d53e      	bpl.n	80014b8 <__aeabi_dmul+0x4b8>
 800143a:	2301      	movs	r3, #1
 800143c:	2700      	movs	r7, #0
 800143e:	2600      	movs	r6, #0
 8001440:	e649      	b.n	80010d6 <__aeabi_dmul+0xd6>
 8001442:	2780      	movs	r7, #128	; 0x80
 8001444:	9b01      	ldr	r3, [sp, #4]
 8001446:	033f      	lsls	r7, r7, #12
 8001448:	431f      	orrs	r7, r3
 800144a:	033f      	lsls	r7, r7, #12
 800144c:	0b3f      	lsrs	r7, r7, #12
 800144e:	9400      	str	r4, [sp, #0]
 8001450:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <__aeabi_dmul+0x4d8>)
 8001452:	e640      	b.n	80010d6 <__aeabi_dmul+0xd6>
 8001454:	0003      	movs	r3, r0
 8001456:	465a      	mov	r2, fp
 8001458:	3b28      	subs	r3, #40	; 0x28
 800145a:	409a      	lsls	r2, r3
 800145c:	2600      	movs	r6, #0
 800145e:	9201      	str	r2, [sp, #4]
 8001460:	e66d      	b.n	800113e <__aeabi_dmul+0x13e>
 8001462:	4658      	mov	r0, fp
 8001464:	f000 f92e 	bl	80016c4 <__clzsi2>
 8001468:	3020      	adds	r0, #32
 800146a:	e657      	b.n	800111c <__aeabi_dmul+0x11c>
 800146c:	0003      	movs	r3, r0
 800146e:	4652      	mov	r2, sl
 8001470:	3b28      	subs	r3, #40	; 0x28
 8001472:	409a      	lsls	r2, r3
 8001474:	0013      	movs	r3, r2
 8001476:	2200      	movs	r2, #0
 8001478:	e693      	b.n	80011a2 <__aeabi_dmul+0x1a2>
 800147a:	4650      	mov	r0, sl
 800147c:	f000 f922 	bl	80016c4 <__clzsi2>
 8001480:	3020      	adds	r0, #32
 8001482:	e67b      	b.n	800117c <__aeabi_dmul+0x17c>
 8001484:	46ca      	mov	sl, r9
 8001486:	e750      	b.n	800132a <__aeabi_dmul+0x32a>
 8001488:	201f      	movs	r0, #31
 800148a:	001e      	movs	r6, r3
 800148c:	4240      	negs	r0, r0
 800148e:	1b04      	subs	r4, r0, r4
 8001490:	40e6      	lsrs	r6, r4
 8001492:	2d20      	cmp	r5, #32
 8001494:	d003      	beq.n	800149e <__aeabi_dmul+0x49e>
 8001496:	4c12      	ldr	r4, [pc, #72]	; (80014e0 <__aeabi_dmul+0x4e0>)
 8001498:	4454      	add	r4, sl
 800149a:	40a3      	lsls	r3, r4
 800149c:	431a      	orrs	r2, r3
 800149e:	1e50      	subs	r0, r2, #1
 80014a0:	4182      	sbcs	r2, r0
 80014a2:	4332      	orrs	r2, r6
 80014a4:	2607      	movs	r6, #7
 80014a6:	2700      	movs	r7, #0
 80014a8:	4016      	ands	r6, r2
 80014aa:	d009      	beq.n	80014c0 <__aeabi_dmul+0x4c0>
 80014ac:	200f      	movs	r0, #15
 80014ae:	2300      	movs	r3, #0
 80014b0:	4010      	ands	r0, r2
 80014b2:	0014      	movs	r4, r2
 80014b4:	2804      	cmp	r0, #4
 80014b6:	d1b9      	bne.n	800142c <__aeabi_dmul+0x42c>
 80014b8:	0022      	movs	r2, r4
 80014ba:	075e      	lsls	r6, r3, #29
 80014bc:	025b      	lsls	r3, r3, #9
 80014be:	0b1f      	lsrs	r7, r3, #12
 80014c0:	08d2      	lsrs	r2, r2, #3
 80014c2:	4316      	orrs	r6, r2
 80014c4:	2300      	movs	r3, #0
 80014c6:	e606      	b.n	80010d6 <__aeabi_dmul+0xd6>
 80014c8:	2780      	movs	r7, #128	; 0x80
 80014ca:	033f      	lsls	r7, r7, #12
 80014cc:	431f      	orrs	r7, r3
 80014ce:	033f      	lsls	r7, r7, #12
 80014d0:	0b3f      	lsrs	r7, r7, #12
 80014d2:	0016      	movs	r6, r2
 80014d4:	4b00      	ldr	r3, [pc, #0]	; (80014d8 <__aeabi_dmul+0x4d8>)
 80014d6:	e5fe      	b.n	80010d6 <__aeabi_dmul+0xd6>
 80014d8:	000007ff 	.word	0x000007ff
 80014dc:	0000041e 	.word	0x0000041e
 80014e0:	0000043e 	.word	0x0000043e

080014e4 <__aeabi_i2d>:
 80014e4:	b570      	push	{r4, r5, r6, lr}
 80014e6:	2800      	cmp	r0, #0
 80014e8:	d02d      	beq.n	8001546 <__aeabi_i2d+0x62>
 80014ea:	17c3      	asrs	r3, r0, #31
 80014ec:	18c5      	adds	r5, r0, r3
 80014ee:	405d      	eors	r5, r3
 80014f0:	0fc4      	lsrs	r4, r0, #31
 80014f2:	0028      	movs	r0, r5
 80014f4:	f000 f8e6 	bl	80016c4 <__clzsi2>
 80014f8:	4b15      	ldr	r3, [pc, #84]	; (8001550 <__aeabi_i2d+0x6c>)
 80014fa:	1a1b      	subs	r3, r3, r0
 80014fc:	055b      	lsls	r3, r3, #21
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	280a      	cmp	r0, #10
 8001502:	dd15      	ble.n	8001530 <__aeabi_i2d+0x4c>
 8001504:	380b      	subs	r0, #11
 8001506:	4085      	lsls	r5, r0
 8001508:	2200      	movs	r2, #0
 800150a:	032d      	lsls	r5, r5, #12
 800150c:	0b2d      	lsrs	r5, r5, #12
 800150e:	2100      	movs	r1, #0
 8001510:	0010      	movs	r0, r2
 8001512:	032d      	lsls	r5, r5, #12
 8001514:	0d0a      	lsrs	r2, r1, #20
 8001516:	0b2d      	lsrs	r5, r5, #12
 8001518:	0512      	lsls	r2, r2, #20
 800151a:	432a      	orrs	r2, r5
 800151c:	4d0d      	ldr	r5, [pc, #52]	; (8001554 <__aeabi_i2d+0x70>)
 800151e:	051b      	lsls	r3, r3, #20
 8001520:	402a      	ands	r2, r5
 8001522:	4313      	orrs	r3, r2
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	07e4      	lsls	r4, r4, #31
 8001528:	085b      	lsrs	r3, r3, #1
 800152a:	4323      	orrs	r3, r4
 800152c:	0019      	movs	r1, r3
 800152e:	bd70      	pop	{r4, r5, r6, pc}
 8001530:	0002      	movs	r2, r0
 8001532:	0029      	movs	r1, r5
 8001534:	3215      	adds	r2, #21
 8001536:	4091      	lsls	r1, r2
 8001538:	000a      	movs	r2, r1
 800153a:	210b      	movs	r1, #11
 800153c:	1a08      	subs	r0, r1, r0
 800153e:	40c5      	lsrs	r5, r0
 8001540:	032d      	lsls	r5, r5, #12
 8001542:	0b2d      	lsrs	r5, r5, #12
 8001544:	e7e3      	b.n	800150e <__aeabi_i2d+0x2a>
 8001546:	2400      	movs	r4, #0
 8001548:	2300      	movs	r3, #0
 800154a:	2500      	movs	r5, #0
 800154c:	2200      	movs	r2, #0
 800154e:	e7de      	b.n	800150e <__aeabi_i2d+0x2a>
 8001550:	0000041e 	.word	0x0000041e
 8001554:	800fffff 	.word	0x800fffff

08001558 <__aeabi_ui2d>:
 8001558:	b510      	push	{r4, lr}
 800155a:	1e04      	subs	r4, r0, #0
 800155c:	d025      	beq.n	80015aa <__aeabi_ui2d+0x52>
 800155e:	f000 f8b1 	bl	80016c4 <__clzsi2>
 8001562:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <__aeabi_ui2d+0x5c>)
 8001564:	1a1b      	subs	r3, r3, r0
 8001566:	055b      	lsls	r3, r3, #21
 8001568:	0d5b      	lsrs	r3, r3, #21
 800156a:	280a      	cmp	r0, #10
 800156c:	dd12      	ble.n	8001594 <__aeabi_ui2d+0x3c>
 800156e:	380b      	subs	r0, #11
 8001570:	4084      	lsls	r4, r0
 8001572:	2200      	movs	r2, #0
 8001574:	0324      	lsls	r4, r4, #12
 8001576:	0b24      	lsrs	r4, r4, #12
 8001578:	2100      	movs	r1, #0
 800157a:	0010      	movs	r0, r2
 800157c:	0324      	lsls	r4, r4, #12
 800157e:	0d0a      	lsrs	r2, r1, #20
 8001580:	0b24      	lsrs	r4, r4, #12
 8001582:	0512      	lsls	r2, r2, #20
 8001584:	4322      	orrs	r2, r4
 8001586:	4c0c      	ldr	r4, [pc, #48]	; (80015b8 <__aeabi_ui2d+0x60>)
 8001588:	051b      	lsls	r3, r3, #20
 800158a:	4022      	ands	r2, r4
 800158c:	4313      	orrs	r3, r2
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	0859      	lsrs	r1, r3, #1
 8001592:	bd10      	pop	{r4, pc}
 8001594:	0002      	movs	r2, r0
 8001596:	0021      	movs	r1, r4
 8001598:	3215      	adds	r2, #21
 800159a:	4091      	lsls	r1, r2
 800159c:	000a      	movs	r2, r1
 800159e:	210b      	movs	r1, #11
 80015a0:	1a08      	subs	r0, r1, r0
 80015a2:	40c4      	lsrs	r4, r0
 80015a4:	0324      	lsls	r4, r4, #12
 80015a6:	0b24      	lsrs	r4, r4, #12
 80015a8:	e7e6      	b.n	8001578 <__aeabi_ui2d+0x20>
 80015aa:	2300      	movs	r3, #0
 80015ac:	2400      	movs	r4, #0
 80015ae:	2200      	movs	r2, #0
 80015b0:	e7e2      	b.n	8001578 <__aeabi_ui2d+0x20>
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	0000041e 	.word	0x0000041e
 80015b8:	800fffff 	.word	0x800fffff

080015bc <__aeabi_d2f>:
 80015bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015be:	004c      	lsls	r4, r1, #1
 80015c0:	0d64      	lsrs	r4, r4, #21
 80015c2:	030b      	lsls	r3, r1, #12
 80015c4:	1c62      	adds	r2, r4, #1
 80015c6:	0a5b      	lsrs	r3, r3, #9
 80015c8:	0f46      	lsrs	r6, r0, #29
 80015ca:	0552      	lsls	r2, r2, #21
 80015cc:	0fc9      	lsrs	r1, r1, #31
 80015ce:	431e      	orrs	r6, r3
 80015d0:	00c5      	lsls	r5, r0, #3
 80015d2:	0d52      	lsrs	r2, r2, #21
 80015d4:	2a01      	cmp	r2, #1
 80015d6:	dd29      	ble.n	800162c <__aeabi_d2f+0x70>
 80015d8:	4b37      	ldr	r3, [pc, #220]	; (80016b8 <__aeabi_d2f+0xfc>)
 80015da:	18e7      	adds	r7, r4, r3
 80015dc:	2ffe      	cmp	r7, #254	; 0xfe
 80015de:	dc1c      	bgt.n	800161a <__aeabi_d2f+0x5e>
 80015e0:	2f00      	cmp	r7, #0
 80015e2:	dd3b      	ble.n	800165c <__aeabi_d2f+0xa0>
 80015e4:	0180      	lsls	r0, r0, #6
 80015e6:	1e43      	subs	r3, r0, #1
 80015e8:	4198      	sbcs	r0, r3
 80015ea:	2207      	movs	r2, #7
 80015ec:	00f3      	lsls	r3, r6, #3
 80015ee:	0f6d      	lsrs	r5, r5, #29
 80015f0:	4303      	orrs	r3, r0
 80015f2:	432b      	orrs	r3, r5
 80015f4:	401a      	ands	r2, r3
 80015f6:	2a00      	cmp	r2, #0
 80015f8:	d004      	beq.n	8001604 <__aeabi_d2f+0x48>
 80015fa:	220f      	movs	r2, #15
 80015fc:	401a      	ands	r2, r3
 80015fe:	2a04      	cmp	r2, #4
 8001600:	d000      	beq.n	8001604 <__aeabi_d2f+0x48>
 8001602:	3304      	adds	r3, #4
 8001604:	2280      	movs	r2, #128	; 0x80
 8001606:	04d2      	lsls	r2, r2, #19
 8001608:	401a      	ands	r2, r3
 800160a:	d024      	beq.n	8001656 <__aeabi_d2f+0x9a>
 800160c:	3701      	adds	r7, #1
 800160e:	b2fa      	uxtb	r2, r7
 8001610:	2fff      	cmp	r7, #255	; 0xff
 8001612:	d002      	beq.n	800161a <__aeabi_d2f+0x5e>
 8001614:	019b      	lsls	r3, r3, #6
 8001616:	0a58      	lsrs	r0, r3, #9
 8001618:	e001      	b.n	800161e <__aeabi_d2f+0x62>
 800161a:	22ff      	movs	r2, #255	; 0xff
 800161c:	2000      	movs	r0, #0
 800161e:	0240      	lsls	r0, r0, #9
 8001620:	05d2      	lsls	r2, r2, #23
 8001622:	0a40      	lsrs	r0, r0, #9
 8001624:	07c9      	lsls	r1, r1, #31
 8001626:	4310      	orrs	r0, r2
 8001628:	4308      	orrs	r0, r1
 800162a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800162c:	4335      	orrs	r5, r6
 800162e:	2c00      	cmp	r4, #0
 8001630:	d104      	bne.n	800163c <__aeabi_d2f+0x80>
 8001632:	2d00      	cmp	r5, #0
 8001634:	d10a      	bne.n	800164c <__aeabi_d2f+0x90>
 8001636:	2200      	movs	r2, #0
 8001638:	2000      	movs	r0, #0
 800163a:	e7f0      	b.n	800161e <__aeabi_d2f+0x62>
 800163c:	2d00      	cmp	r5, #0
 800163e:	d0ec      	beq.n	800161a <__aeabi_d2f+0x5e>
 8001640:	2080      	movs	r0, #128	; 0x80
 8001642:	03c0      	lsls	r0, r0, #15
 8001644:	4330      	orrs	r0, r6
 8001646:	22ff      	movs	r2, #255	; 0xff
 8001648:	e7e9      	b.n	800161e <__aeabi_d2f+0x62>
 800164a:	2400      	movs	r4, #0
 800164c:	2300      	movs	r3, #0
 800164e:	025b      	lsls	r3, r3, #9
 8001650:	0a58      	lsrs	r0, r3, #9
 8001652:	b2e2      	uxtb	r2, r4
 8001654:	e7e3      	b.n	800161e <__aeabi_d2f+0x62>
 8001656:	08db      	lsrs	r3, r3, #3
 8001658:	003c      	movs	r4, r7
 800165a:	e7f8      	b.n	800164e <__aeabi_d2f+0x92>
 800165c:	003b      	movs	r3, r7
 800165e:	3317      	adds	r3, #23
 8001660:	dbf3      	blt.n	800164a <__aeabi_d2f+0x8e>
 8001662:	2380      	movs	r3, #128	; 0x80
 8001664:	041b      	lsls	r3, r3, #16
 8001666:	4333      	orrs	r3, r6
 8001668:	261e      	movs	r6, #30
 800166a:	1bf6      	subs	r6, r6, r7
 800166c:	2e1f      	cmp	r6, #31
 800166e:	dd14      	ble.n	800169a <__aeabi_d2f+0xde>
 8001670:	2202      	movs	r2, #2
 8001672:	4252      	negs	r2, r2
 8001674:	1bd7      	subs	r7, r2, r7
 8001676:	001a      	movs	r2, r3
 8001678:	40fa      	lsrs	r2, r7
 800167a:	0017      	movs	r7, r2
 800167c:	2e20      	cmp	r6, #32
 800167e:	d004      	beq.n	800168a <__aeabi_d2f+0xce>
 8001680:	4a0e      	ldr	r2, [pc, #56]	; (80016bc <__aeabi_d2f+0x100>)
 8001682:	4694      	mov	ip, r2
 8001684:	4464      	add	r4, ip
 8001686:	40a3      	lsls	r3, r4
 8001688:	431d      	orrs	r5, r3
 800168a:	002b      	movs	r3, r5
 800168c:	1e5d      	subs	r5, r3, #1
 800168e:	41ab      	sbcs	r3, r5
 8001690:	2207      	movs	r2, #7
 8001692:	433b      	orrs	r3, r7
 8001694:	401a      	ands	r2, r3
 8001696:	2700      	movs	r7, #0
 8001698:	e7ad      	b.n	80015f6 <__aeabi_d2f+0x3a>
 800169a:	4a09      	ldr	r2, [pc, #36]	; (80016c0 <__aeabi_d2f+0x104>)
 800169c:	0028      	movs	r0, r5
 800169e:	18a2      	adds	r2, r4, r2
 80016a0:	4095      	lsls	r5, r2
 80016a2:	4093      	lsls	r3, r2
 80016a4:	1e6c      	subs	r4, r5, #1
 80016a6:	41a5      	sbcs	r5, r4
 80016a8:	40f0      	lsrs	r0, r6
 80016aa:	2207      	movs	r2, #7
 80016ac:	432b      	orrs	r3, r5
 80016ae:	4303      	orrs	r3, r0
 80016b0:	401a      	ands	r2, r3
 80016b2:	2700      	movs	r7, #0
 80016b4:	e79f      	b.n	80015f6 <__aeabi_d2f+0x3a>
 80016b6:	46c0      	nop			; (mov r8, r8)
 80016b8:	fffffc80 	.word	0xfffffc80
 80016bc:	fffffca2 	.word	0xfffffca2
 80016c0:	fffffc82 	.word	0xfffffc82

080016c4 <__clzsi2>:
 80016c4:	211c      	movs	r1, #28
 80016c6:	2301      	movs	r3, #1
 80016c8:	041b      	lsls	r3, r3, #16
 80016ca:	4298      	cmp	r0, r3
 80016cc:	d301      	bcc.n	80016d2 <__clzsi2+0xe>
 80016ce:	0c00      	lsrs	r0, r0, #16
 80016d0:	3910      	subs	r1, #16
 80016d2:	0a1b      	lsrs	r3, r3, #8
 80016d4:	4298      	cmp	r0, r3
 80016d6:	d301      	bcc.n	80016dc <__clzsi2+0x18>
 80016d8:	0a00      	lsrs	r0, r0, #8
 80016da:	3908      	subs	r1, #8
 80016dc:	091b      	lsrs	r3, r3, #4
 80016de:	4298      	cmp	r0, r3
 80016e0:	d301      	bcc.n	80016e6 <__clzsi2+0x22>
 80016e2:	0900      	lsrs	r0, r0, #4
 80016e4:	3904      	subs	r1, #4
 80016e6:	a202      	add	r2, pc, #8	; (adr r2, 80016f0 <__clzsi2+0x2c>)
 80016e8:	5c10      	ldrb	r0, [r2, r0]
 80016ea:	1840      	adds	r0, r0, r1
 80016ec:	4770      	bx	lr
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	02020304 	.word	0x02020304
 80016f4:	01010101 	.word	0x01010101
	...

08001700 <SPI_CS_LOW>:
static uint8_t textSize;
static uint16_t textColor;
static uint16_t bg;

// ---- lower level functions ----
void SPI_CS_LOW() {HAL_GPIO_WritePin(CS_GPIO, CS_PIN, GPIO_PIN_RESET);}
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
 8001704:	4b04      	ldr	r3, [pc, #16]	; (8001718 <SPI_CS_LOW+0x18>)
 8001706:	2200      	movs	r2, #0
 8001708:	2180      	movs	r1, #128	; 0x80
 800170a:	0018      	movs	r0, r3
 800170c:	f005 ff61 	bl	80075d2 <HAL_GPIO_WritePin>
 8001710:	46c0      	nop			; (mov r8, r8)
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	46c0      	nop			; (mov r8, r8)
 8001718:	50000800 	.word	0x50000800

0800171c <SPI_CS_HIGH>:

void SPI_CS_HIGH() {HAL_GPIO_WritePin(CS_GPIO, CS_PIN, GPIO_PIN_SET);}
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
 8001720:	4b04      	ldr	r3, [pc, #16]	; (8001734 <SPI_CS_HIGH+0x18>)
 8001722:	2201      	movs	r2, #1
 8001724:	2180      	movs	r1, #128	; 0x80
 8001726:	0018      	movs	r0, r3
 8001728:	f005 ff53 	bl	80075d2 <HAL_GPIO_WritePin>
 800172c:	46c0      	nop			; (mov r8, r8)
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	46c0      	nop			; (mov r8, r8)
 8001734:	50000800 	.word	0x50000800

08001738 <SPI_DC_LOW>:

void SPI_DC_LOW() {HAL_GPIO_WritePin(DC_GPIO, DC_PIN, GPIO_PIN_RESET);}
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
 800173c:	4b04      	ldr	r3, [pc, #16]	; (8001750 <SPI_DC_LOW+0x18>)
 800173e:	2200      	movs	r2, #0
 8001740:	2140      	movs	r1, #64	; 0x40
 8001742:	0018      	movs	r0, r3
 8001744:	f005 ff45 	bl	80075d2 <HAL_GPIO_WritePin>
 8001748:	46c0      	nop			; (mov r8, r8)
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	46c0      	nop			; (mov r8, r8)
 8001750:	50000400 	.word	0x50000400

08001754 <SPI_DC_HIGH>:

void SPI_DC_HIGH() {HAL_GPIO_WritePin(DC_GPIO, DC_PIN, GPIO_PIN_SET);}
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
 8001758:	4b04      	ldr	r3, [pc, #16]	; (800176c <SPI_DC_HIGH+0x18>)
 800175a:	2201      	movs	r2, #1
 800175c:	2140      	movs	r1, #64	; 0x40
 800175e:	0018      	movs	r0, r3
 8001760:	f005 ff37 	bl	80075d2 <HAL_GPIO_WritePin>
 8001764:	46c0      	nop			; (mov r8, r8)
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	50000400 	.word	0x50000400

08001770 <sendCommand>:

// still ripped but now im changing it
void sendCommand(uint8_t cmd, uint8_t *args, uint16_t numArgs, SPI_HandleTypeDef *hspi) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	60b9      	str	r1, [r7, #8]
 8001778:	0011      	movs	r1, r2
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	230f      	movs	r3, #15
 800177e:	18fb      	adds	r3, r7, r3
 8001780:	1c02      	adds	r2, r0, #0
 8001782:	701a      	strb	r2, [r3, #0]
 8001784:	230c      	movs	r3, #12
 8001786:	18fb      	adds	r3, r7, r3
 8001788:	1c0a      	adds	r2, r1, #0
 800178a:	801a      	strh	r2, [r3, #0]
	while (HAL_SPI_GetState(hspi) == HAL_SPI_STATE_BUSY_TX);		// block next transfer request while DMA transfer is ongoing
 800178c:	46c0      	nop			; (mov r8, r8)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	0018      	movs	r0, r3
 8001792:	f008 f945 	bl	8009a20 <HAL_SPI_GetState>
 8001796:	0003      	movs	r3, r0
 8001798:	2b03      	cmp	r3, #3
 800179a:	d0f8      	beq.n	800178e <sendCommand+0x1e>
	SPI_CS_LOW();	// chip select
 800179c:	f7ff ffb0 	bl	8001700 <SPI_CS_LOW>

	SPI_DC_LOW();	// command mode
 80017a0:	f7ff ffca 	bl	8001738 <SPI_DC_LOW>
	HAL_SPI_Transmit(hspi, &cmd, 1, 1000);	// not using DMA bc it's only 1 byte
 80017a4:	23fa      	movs	r3, #250	; 0xfa
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	220f      	movs	r2, #15
 80017aa:	18b9      	adds	r1, r7, r2
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	2201      	movs	r2, #1
 80017b0:	f007 fe54 	bl	800945c <HAL_SPI_Transmit>

	SPI_DC_HIGH();	// data mode
 80017b4:	f7ff ffce 	bl	8001754 <SPI_DC_HIGH>
	if (numArgs) {
 80017b8:	230c      	movs	r3, #12
 80017ba:	18fb      	adds	r3, r7, r3
 80017bc:	881b      	ldrh	r3, [r3, #0]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d007      	beq.n	80017d2 <sendCommand+0x62>
		HAL_SPI_Transmit_IT(hspi, args, numArgs);
 80017c2:	230c      	movs	r3, #12
 80017c4:	18fb      	adds	r3, r7, r3
 80017c6:	881a      	ldrh	r2, [r3, #0]
 80017c8:	68b9      	ldr	r1, [r7, #8]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	0018      	movs	r0, r3
 80017ce:	f007 ff93 	bl	80096f8 <HAL_SPI_Transmit_IT>
//		HAL_SPI_Transmit_DMA(hspi, args, numArgs);
	}

//	SPI_CS_HIGH();	// chip select disable
}
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	46bd      	mov	sp, r7
 80017d6:	b004      	add	sp, #16
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <HAL_SPI_TxCpltCallback>:

// DMA callback on transfer compelete
// using only for sending data, but not commands
// dont send request when transfer is ongoing
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	if (HAL_GPIO_ReadPin(CS_GPIO, CS_PIN) == GPIO_PIN_RESET) SPI_CS_HIGH();	// chip select disable
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <HAL_SPI_TxCpltCallback+0x24>)
 80017e6:	2180      	movs	r1, #128	; 0x80
 80017e8:	0018      	movs	r0, r3
 80017ea:	f005 fed5 	bl	8007598 <HAL_GPIO_ReadPin>
 80017ee:	1e03      	subs	r3, r0, #0
 80017f0:	d101      	bne.n	80017f6 <HAL_SPI_TxCpltCallback+0x1a>
 80017f2:	f7ff ff93 	bl	800171c <SPI_CS_HIGH>
}
 80017f6:	46c0      	nop			; (mov r8, r8)
 80017f8:	46bd      	mov	sp, r7
 80017fa:	b002      	add	sp, #8
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	46c0      	nop			; (mov r8, r8)
 8001800:	50000800 	.word	0x50000800

08001804 <displayInit>:

// array parser heavily based on Adafruit library code
void displayInit(uint8_t *args, SPI_HandleTypeDef *hspi) {
 8001804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
	uint8_t  numCommands, cmd, numArgs;
	uint16_t ms;
	uint8_t index = 0;
 800180e:	220b      	movs	r2, #11
 8001810:	0011      	movs	r1, r2
 8001812:	18bb      	adds	r3, r7, r2
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]
	uint8_t data;

	numCommands = args[index++];   // Number of commands to follow
 8001818:	000a      	movs	r2, r1
 800181a:	18bb      	adds	r3, r7, r2
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	18ba      	adds	r2, r7, r2
 8001820:	1c59      	adds	r1, r3, #1
 8001822:	7011      	strb	r1, [r2, #0]
 8001824:	001a      	movs	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	189a      	adds	r2, r3, r2
 800182a:	230f      	movs	r3, #15
 800182c:	18fb      	adds	r3, r7, r3
 800182e:	7812      	ldrb	r2, [r2, #0]
 8001830:	701a      	strb	r2, [r3, #0]
	while(numCommands--) {                 // For each command...
 8001832:	e05e      	b.n	80018f2 <displayInit+0xee>
		cmd = args[index++];         // Read command
 8001834:	200b      	movs	r0, #11
 8001836:	183b      	adds	r3, r7, r0
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	183a      	adds	r2, r7, r0
 800183c:	1c59      	adds	r1, r3, #1
 800183e:	7011      	strb	r1, [r2, #0]
 8001840:	001a      	movs	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	189a      	adds	r2, r3, r2
 8001846:	230a      	movs	r3, #10
 8001848:	18fb      	adds	r3, r7, r3
 800184a:	7812      	ldrb	r2, [r2, #0]
 800184c:	701a      	strb	r2, [r3, #0]
		numArgs  = args[index++];    // Number of args to follow
 800184e:	183b      	adds	r3, r7, r0
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	183a      	adds	r2, r7, r0
 8001854:	1c59      	adds	r1, r3, #1
 8001856:	7011      	strb	r1, [r2, #0]
 8001858:	001a      	movs	r2, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	189a      	adds	r2, r3, r2
 800185e:	2609      	movs	r6, #9
 8001860:	19bb      	adds	r3, r7, r6
 8001862:	7812      	ldrb	r2, [r2, #0]
 8001864:	701a      	strb	r2, [r3, #0]
		ms       = numArgs & ST_CMD_DELAY;   // If hibit set, delay follows args
 8001866:	19bb      	adds	r3, r7, r6
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	b29a      	uxth	r2, r3
 800186c:	210c      	movs	r1, #12
 800186e:	187b      	adds	r3, r7, r1
 8001870:	2180      	movs	r1, #128	; 0x80
 8001872:	400a      	ands	r2, r1
 8001874:	801a      	strh	r2, [r3, #0]
		numArgs &= ~ST_CMD_DELAY;            // Mask out delay bit
 8001876:	19bb      	adds	r3, r7, r6
 8001878:	19ba      	adds	r2, r7, r6
 800187a:	7812      	ldrb	r2, [r2, #0]
 800187c:	217f      	movs	r1, #127	; 0x7f
 800187e:	400a      	ands	r2, r1
 8001880:	701a      	strb	r2, [r3, #0]
		sendCommand(cmd, &args[index], numArgs, hspi);
 8001882:	0005      	movs	r5, r0
 8001884:	183b      	adds	r3, r7, r0
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	18d1      	adds	r1, r2, r3
 800188c:	19bb      	adds	r3, r7, r6
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	b29a      	uxth	r2, r3
 8001892:	683c      	ldr	r4, [r7, #0]
 8001894:	230a      	movs	r3, #10
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	7818      	ldrb	r0, [r3, #0]
 800189a:	0023      	movs	r3, r4
 800189c:	f7ff ff68 	bl	8001770 <sendCommand>
		index += numArgs;
 80018a0:	0028      	movs	r0, r5
 80018a2:	183b      	adds	r3, r7, r0
 80018a4:	1839      	adds	r1, r7, r0
 80018a6:	19ba      	adds	r2, r7, r6
 80018a8:	7809      	ldrb	r1, [r1, #0]
 80018aa:	7812      	ldrb	r2, [r2, #0]
 80018ac:	188a      	adds	r2, r1, r2
 80018ae:	701a      	strb	r2, [r3, #0]

		if(ms) {
 80018b0:	210c      	movs	r1, #12
 80018b2:	187b      	adds	r3, r7, r1
 80018b4:	881b      	ldrh	r3, [r3, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d01b      	beq.n	80018f2 <displayInit+0xee>
			ms = args[index++]; // Read post-command delay time (ms)
 80018ba:	220b      	movs	r2, #11
 80018bc:	18bb      	adds	r3, r7, r2
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	18ba      	adds	r2, r7, r2
 80018c2:	1c59      	adds	r1, r3, #1
 80018c4:	7011      	strb	r1, [r2, #0]
 80018c6:	001a      	movs	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	189b      	adds	r3, r3, r2
 80018cc:	781a      	ldrb	r2, [r3, #0]
 80018ce:	210c      	movs	r1, #12
 80018d0:	187b      	adds	r3, r7, r1
 80018d2:	801a      	strh	r2, [r3, #0]
			if(ms == 255) ms = 500;     // If 255, delay for 500 ms
 80018d4:	187b      	adds	r3, r7, r1
 80018d6:	881b      	ldrh	r3, [r3, #0]
 80018d8:	2bff      	cmp	r3, #255	; 0xff
 80018da:	d104      	bne.n	80018e6 <displayInit+0xe2>
 80018dc:	230c      	movs	r3, #12
 80018de:	18fb      	adds	r3, r7, r3
 80018e0:	22fa      	movs	r2, #250	; 0xfa
 80018e2:	0052      	lsls	r2, r2, #1
 80018e4:	801a      	strh	r2, [r3, #0]
			HAL_Delay(ms);
 80018e6:	230c      	movs	r3, #12
 80018e8:	18fb      	adds	r3, r7, r3
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	0018      	movs	r0, r3
 80018ee:	f004 fd93 	bl	8006418 <HAL_Delay>
	while(numCommands--) {                 // For each command...
 80018f2:	220f      	movs	r2, #15
 80018f4:	18bb      	adds	r3, r7, r2
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	18ba      	adds	r2, r7, r2
 80018fa:	1e59      	subs	r1, r3, #1
 80018fc:	7011      	strb	r1, [r2, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d198      	bne.n	8001834 <displayInit+0x30>
		}
	}

	// note: this line may be doing more work than I think
	// (hard to read in datasheet)
	data = 0xC0;
 8001902:	2108      	movs	r1, #8
 8001904:	187b      	adds	r3, r7, r1
 8001906:	22c0      	movs	r2, #192	; 0xc0
 8001908:	701a      	strb	r2, [r3, #0]
	sendCommand(ST77XX_MADCTL, &data, 1, hspi);
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	1879      	adds	r1, r7, r1
 800190e:	2201      	movs	r2, #1
 8001910:	2036      	movs	r0, #54	; 0x36
 8001912:	f7ff ff2d 	bl	8001770 <sendCommand>
}
 8001916:	46c0      	nop			; (mov r8, r8)
 8001918:	46bd      	mov	sp, r7
 800191a:	b005      	add	sp, #20
 800191c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001920 <TFT_startup>:

void TFT_startup(SPI_HandleTypeDef *hspi) {
 8001920:	b590      	push	{r4, r7, lr}
 8001922:	b0a3      	sub	sp, #140	; 0x8c
 8001924:	af02      	add	r7, sp, #8
 8001926:	6078      	str	r0, [r7, #4]
	// startup sequence: rcmd1->rcmd2red->rcmd3
	uint8_t initCommands[] = {
 8001928:	240c      	movs	r4, #12
 800192a:	193a      	adds	r2, r7, r4
 800192c:	4b14      	ldr	r3, [pc, #80]	; (8001980 <TFT_startup+0x60>)
 800192e:	0010      	movs	r0, r2
 8001930:	0019      	movs	r1, r3
 8001932:	2371      	movs	r3, #113	; 0x71
 8001934:	001a      	movs	r2, r3
 8001936:	f009 f903 	bl	800ab40 <memcpy>
			10,                           //     10 ms delay
		ST77XX_DISPON,    ST_CMD_DELAY, //  4: Main screen turn on, no args w/delay
			100	                        //     100 ms delay
	};

	displayInit(initCommands, hspi);
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	193b      	adds	r3, r7, r4
 800193e:	0011      	movs	r1, r2
 8001940:	0018      	movs	r0, r3
 8001942:	f7ff ff5f 	bl	8001804 <displayInit>
	setAddrWindow(0, 0, WIDTH, HEIGHT, hspi);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	23a0      	movs	r3, #160	; 0xa0
 800194c:	2280      	movs	r2, #128	; 0x80
 800194e:	2100      	movs	r1, #0
 8001950:	2000      	movs	r0, #0
 8001952:	f000 f821 	bl	8001998 <setAddrWindow>

	// set the global variables
	cursorX = 0;
 8001956:	4b0b      	ldr	r3, [pc, #44]	; (8001984 <TFT_startup+0x64>)
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
	cursorY = 0;
 800195c:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <TFT_startup+0x68>)
 800195e:	2200      	movs	r2, #0
 8001960:	701a      	strb	r2, [r3, #0]
	textSize = 1;
 8001962:	4b0a      	ldr	r3, [pc, #40]	; (800198c <TFT_startup+0x6c>)
 8001964:	2201      	movs	r2, #1
 8001966:	701a      	strb	r2, [r3, #0]
	textColor = ST77XX_BLACK;
 8001968:	4b09      	ldr	r3, [pc, #36]	; (8001990 <TFT_startup+0x70>)
 800196a:	2200      	movs	r2, #0
 800196c:	801a      	strh	r2, [r3, #0]
	bg = ST77XX_WHITE;
 800196e:	4b09      	ldr	r3, [pc, #36]	; (8001994 <TFT_startup+0x74>)
 8001970:	2201      	movs	r2, #1
 8001972:	4252      	negs	r2, r2
 8001974:	801a      	strh	r2, [r3, #0]
}
 8001976:	46c0      	nop			; (mov r8, r8)
 8001978:	46bd      	mov	sp, r7
 800197a:	b021      	add	sp, #132	; 0x84
 800197c:	bd90      	pop	{r4, r7, pc}
 800197e:	46c0      	nop			; (mov r8, r8)
 8001980:	0800b394 	.word	0x0800b394
 8001984:	200000ec 	.word	0x200000ec
 8001988:	200000ed 	.word	0x200000ed
 800198c:	200000ee 	.word	0x200000ee
 8001990:	200000f0 	.word	0x200000f0
 8001994:	200000f2 	.word	0x200000f2

08001998 <setAddrWindow>:

// draw something: set addr window -> write to ram memory
// sets specific area on display to write pixels to
// x and y for upper left corner, w for width, h for height
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SPI_HandleTypeDef *hspi) {
 8001998:	b5b0      	push	{r4, r5, r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	0005      	movs	r5, r0
 80019a0:	000c      	movs	r4, r1
 80019a2:	0010      	movs	r0, r2
 80019a4:	0019      	movs	r1, r3
 80019a6:	1dbb      	adds	r3, r7, #6
 80019a8:	1c2a      	adds	r2, r5, #0
 80019aa:	801a      	strh	r2, [r3, #0]
 80019ac:	1d3b      	adds	r3, r7, #4
 80019ae:	1c22      	adds	r2, r4, #0
 80019b0:	801a      	strh	r2, [r3, #0]
 80019b2:	1cbb      	adds	r3, r7, #2
 80019b4:	1c02      	adds	r2, r0, #0
 80019b6:	801a      	strh	r2, [r3, #0]
 80019b8:	003b      	movs	r3, r7
 80019ba:	1c0a      	adds	r2, r1, #0
 80019bc:	801a      	strh	r2, [r3, #0]
	// not really needed for our display
	x += _xstart;
 80019be:	1dbb      	adds	r3, r7, #6
 80019c0:	1dba      	adds	r2, r7, #6
 80019c2:	8812      	ldrh	r2, [r2, #0]
 80019c4:	801a      	strh	r2, [r3, #0]
	y += _ystart;
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	1d3a      	adds	r2, r7, #4
 80019ca:	8812      	ldrh	r2, [r2, #0]
 80019cc:	801a      	strh	r2, [r3, #0]

	uint8_t temp[4];
	temp[0] = (x & (0xFF00)) >> 8;
 80019ce:	1dbb      	adds	r3, r7, #6
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	0a1b      	lsrs	r3, r3, #8
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	210c      	movs	r1, #12
 80019da:	187b      	adds	r3, r7, r1
 80019dc:	701a      	strb	r2, [r3, #0]
	temp[1] = x & (0xFF);
 80019de:	1dbb      	adds	r3, r7, #6
 80019e0:	881b      	ldrh	r3, [r3, #0]
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	187b      	adds	r3, r7, r1
 80019e6:	705a      	strb	r2, [r3, #1]
	temp[2] = ((x+w-1) & (0xFF00)) >> 8;
 80019e8:	1dbb      	adds	r3, r7, #6
 80019ea:	881a      	ldrh	r2, [r3, #0]
 80019ec:	1cbb      	adds	r3, r7, #2
 80019ee:	881b      	ldrh	r3, [r3, #0]
 80019f0:	18d3      	adds	r3, r2, r3
 80019f2:	3b01      	subs	r3, #1
 80019f4:	121b      	asrs	r3, r3, #8
 80019f6:	b2da      	uxtb	r2, r3
 80019f8:	187b      	adds	r3, r7, r1
 80019fa:	709a      	strb	r2, [r3, #2]
	temp[3] = (x+w-1) & (0xFF);
 80019fc:	1dbb      	adds	r3, r7, #6
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	b2da      	uxtb	r2, r3
 8001a02:	1cbb      	adds	r3, r7, #2
 8001a04:	881b      	ldrh	r3, [r3, #0]
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	18d3      	adds	r3, r2, r3
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	b2da      	uxtb	r2, r3
 8001a10:	187b      	adds	r3, r7, r1
 8001a12:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_CASET, temp, 4, hspi);
 8001a14:	6a3b      	ldr	r3, [r7, #32]
 8001a16:	000c      	movs	r4, r1
 8001a18:	1879      	adds	r1, r7, r1
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	202a      	movs	r0, #42	; 0x2a
 8001a1e:	f7ff fea7 	bl	8001770 <sendCommand>

	temp[0] = (y & (0xFF00)) >> 8;
 8001a22:	1d3b      	adds	r3, r7, #4
 8001a24:	881b      	ldrh	r3, [r3, #0]
 8001a26:	0a1b      	lsrs	r3, r3, #8
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	b2da      	uxtb	r2, r3
 8001a2c:	0021      	movs	r1, r4
 8001a2e:	187b      	adds	r3, r7, r1
 8001a30:	701a      	strb	r2, [r3, #0]
	temp[1] = y & (0xFF);
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	187b      	adds	r3, r7, r1
 8001a3a:	705a      	strb	r2, [r3, #1]
	temp[2] = ((y+h-1) & (0xFF00)) >> 8;
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	881a      	ldrh	r2, [r3, #0]
 8001a40:	003b      	movs	r3, r7
 8001a42:	881b      	ldrh	r3, [r3, #0]
 8001a44:	18d3      	adds	r3, r2, r3
 8001a46:	3b01      	subs	r3, #1
 8001a48:	121b      	asrs	r3, r3, #8
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	187b      	adds	r3, r7, r1
 8001a4e:	709a      	strb	r2, [r3, #2]
	temp[3] = (y+h-1) & (0x00FF);
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	b2da      	uxtb	r2, r3
 8001a56:	003b      	movs	r3, r7
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	18d3      	adds	r3, r2, r3
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	3b01      	subs	r3, #1
 8001a62:	b2da      	uxtb	r2, r3
 8001a64:	187b      	adds	r3, r7, r1
 8001a66:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_RASET, temp, 4, hspi);
 8001a68:	6a3b      	ldr	r3, [r7, #32]
 8001a6a:	1879      	adds	r1, r7, r1
 8001a6c:	2204      	movs	r2, #4
 8001a6e:	202b      	movs	r0, #43	; 0x2b
 8001a70:	f7ff fe7e 	bl	8001770 <sendCommand>
}
 8001a74:	46c0      	nop			; (mov r8, r8)
 8001a76:	46bd      	mov	sp, r7
 8001a78:	b004      	add	sp, #16
 8001a7a:	bdb0      	pop	{r4, r5, r7, pc}

08001a7c <turnDisplayOn>:

void turnDisplayOn(SPI_HandleTypeDef *hspi) {sendCommand(ST77XX_DISPON, NULL, 0, hspi);}		// no args, null shouldn't be accessed by sendCommand func
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	2100      	movs	r1, #0
 8001a8a:	2029      	movs	r0, #41	; 0x29
 8001a8c:	f7ff fe70 	bl	8001770 <sendCommand>
 8001a90:	46c0      	nop			; (mov r8, r8)
 8001a92:	46bd      	mov	sp, r7
 8001a94:	b002      	add	sp, #8
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <colorFixer>:
// 8-bit spi bus wants msb first; in array, lowest index is sent first
// because L4 is little-endian
//   for 16-bit value, it sends lower byte before upper byte
//   resulting in device thinking lower byte is upper byte
// this switches byte order around
uint16_t colorFixer(uint16_t color) {
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	1dbb      	adds	r3, r7, #6
 8001aa2:	801a      	strh	r2, [r3, #0]
	uint8_t a = color & 0xFF;
 8001aa4:	210f      	movs	r1, #15
 8001aa6:	187b      	adds	r3, r7, r1
 8001aa8:	1dba      	adds	r2, r7, #6
 8001aaa:	8812      	ldrh	r2, [r2, #0]
 8001aac:	701a      	strb	r2, [r3, #0]
	uint8_t b = (color & 0xFF00) >> 8;
 8001aae:	1dbb      	adds	r3, r7, #6
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	0a1b      	lsrs	r3, r3, #8
 8001ab4:	b29a      	uxth	r2, r3
 8001ab6:	200e      	movs	r0, #14
 8001ab8:	183b      	adds	r3, r7, r0
 8001aba:	701a      	strb	r2, [r3, #0]
	uint16_t ret = (a << 8) | b;
 8001abc:	187b      	adds	r3, r7, r1
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	021b      	lsls	r3, r3, #8
 8001ac2:	b21a      	sxth	r2, r3
 8001ac4:	183b      	adds	r3, r7, r0
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	b21b      	sxth	r3, r3
 8001aca:	4313      	orrs	r3, r2
 8001acc:	b21a      	sxth	r2, r3
 8001ace:	210c      	movs	r1, #12
 8001ad0:	187b      	adds	r3, r7, r1
 8001ad2:	801a      	strh	r2, [r3, #0]

	return ret;
 8001ad4:	187b      	adds	r3, r7, r1
 8001ad6:	881b      	ldrh	r3, [r3, #0]
}
 8001ad8:	0018      	movs	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b004      	add	sp, #16
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <drawHLine>:
	setAddrWindow(x, y, 1, 1, hspi);
	uint16_t tempColor = colorFixer(color);		// else we're using address of something passed by value
	sendCommand(ST77XX_RAMWR, &tempColor, 2, hspi);
}

void drawHLine(uint8_t x, uint8_t y, uint8_t size, uint16_t color, SPI_HandleTypeDef *hspi) {
 8001ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ae2:	b091      	sub	sp, #68	; 0x44
 8001ae4:	af02      	add	r7, sp, #8
 8001ae6:	000c      	movs	r4, r1
 8001ae8:	0016      	movs	r6, r2
 8001aea:	0019      	movs	r1, r3
 8001aec:	2327      	movs	r3, #39	; 0x27
 8001aee:	18fa      	adds	r2, r7, r3
 8001af0:	1c03      	adds	r3, r0, #0
 8001af2:	7013      	strb	r3, [r2, #0]
 8001af4:	2326      	movs	r3, #38	; 0x26
 8001af6:	18fb      	adds	r3, r7, r3
 8001af8:	1c22      	adds	r2, r4, #0
 8001afa:	701a      	strb	r2, [r3, #0]
 8001afc:	2325      	movs	r3, #37	; 0x25
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	1c32      	adds	r2, r6, #0
 8001b02:	701a      	strb	r2, [r3, #0]
 8001b04:	2322      	movs	r3, #34	; 0x22
 8001b06:	18fb      	adds	r3, r7, r3
 8001b08:	1c0a      	adds	r2, r1, #0
 8001b0a:	801a      	strh	r2, [r3, #0]
 8001b0c:	466b      	mov	r3, sp
 8001b0e:	001e      	movs	r6, r3
	// bounds checking
	if (x < 0) x = 0;						// don't set x out of bounds
	if (x > WIDTH) x = WIDTH;
 8001b10:	2327      	movs	r3, #39	; 0x27
 8001b12:	18fb      	adds	r3, r7, r3
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2b80      	cmp	r3, #128	; 0x80
 8001b18:	d903      	bls.n	8001b22 <drawHLine+0x42>
 8001b1a:	2327      	movs	r3, #39	; 0x27
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	2280      	movs	r2, #128	; 0x80
 8001b20:	701a      	strb	r2, [r3, #0]
	if (x+size > WIDTH) size = WIDTH-x;		// don't set size so line draws out of bounds
 8001b22:	2327      	movs	r3, #39	; 0x27
 8001b24:	18fb      	adds	r3, r7, r3
 8001b26:	781a      	ldrb	r2, [r3, #0]
 8001b28:	2325      	movs	r3, #37	; 0x25
 8001b2a:	18fb      	adds	r3, r7, r3
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	18d3      	adds	r3, r2, r3
 8001b30:	2b80      	cmp	r3, #128	; 0x80
 8001b32:	dd08      	ble.n	8001b46 <drawHLine+0x66>
 8001b34:	2325      	movs	r3, #37	; 0x25
 8001b36:	18fb      	adds	r3, r7, r3
 8001b38:	2227      	movs	r2, #39	; 0x27
 8001b3a:	18ba      	adds	r2, r7, r2
 8001b3c:	7812      	ldrb	r2, [r2, #0]
 8001b3e:	2180      	movs	r1, #128	; 0x80
 8001b40:	4249      	negs	r1, r1
 8001b42:	1a8a      	subs	r2, r1, r2
 8001b44:	701a      	strb	r2, [r3, #0]
	if (x+size < 0) size = 0-x;
	if ((y > HEIGHT) || (y < 0)) return;	// don't draw if y is out of bounds
 8001b46:	2326      	movs	r3, #38	; 0x26
 8001b48:	18fb      	adds	r3, r7, r3
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2ba0      	cmp	r3, #160	; 0xa0
 8001b4e:	d868      	bhi.n	8001c22 <drawHLine+0x142>

	setAddrWindow(x, y, size, 1, hspi);
 8001b50:	2327      	movs	r3, #39	; 0x27
 8001b52:	18fb      	adds	r3, r7, r3
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	b298      	uxth	r0, r3
 8001b58:	2326      	movs	r3, #38	; 0x26
 8001b5a:	18fb      	adds	r3, r7, r3
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	b299      	uxth	r1, r3
 8001b60:	2325      	movs	r3, #37	; 0x25
 8001b62:	18fb      	adds	r3, r7, r3
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	f7ff ff13 	bl	8001998 <setAddrWindow>
	uint16_t colors[size];
 8001b72:	2325      	movs	r3, #37	; 0x25
 8001b74:	18fb      	adds	r3, r7, r3
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	001a      	movs	r2, r3
 8001b7a:	3a01      	subs	r2, #1
 8001b7c:	633a      	str	r2, [r7, #48]	; 0x30
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	2200      	movs	r2, #0
 8001b82:	60fa      	str	r2, [r7, #12]
 8001b84:	68b8      	ldr	r0, [r7, #8]
 8001b86:	68f9      	ldr	r1, [r7, #12]
 8001b88:	0002      	movs	r2, r0
 8001b8a:	0f12      	lsrs	r2, r2, #28
 8001b8c:	000c      	movs	r4, r1
 8001b8e:	0124      	lsls	r4, r4, #4
 8001b90:	61fc      	str	r4, [r7, #28]
 8001b92:	69fc      	ldr	r4, [r7, #28]
 8001b94:	4314      	orrs	r4, r2
 8001b96:	61fc      	str	r4, [r7, #28]
 8001b98:	0002      	movs	r2, r0
 8001b9a:	0112      	lsls	r2, r2, #4
 8001b9c:	61ba      	str	r2, [r7, #24]
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	607a      	str	r2, [r7, #4]
 8001ba4:	6838      	ldr	r0, [r7, #0]
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	0002      	movs	r2, r0
 8001baa:	0f12      	lsrs	r2, r2, #28
 8001bac:	000c      	movs	r4, r1
 8001bae:	0124      	lsls	r4, r4, #4
 8001bb0:	617c      	str	r4, [r7, #20]
 8001bb2:	697c      	ldr	r4, [r7, #20]
 8001bb4:	4314      	orrs	r4, r2
 8001bb6:	617c      	str	r4, [r7, #20]
 8001bb8:	0002      	movs	r2, r0
 8001bba:	0112      	lsls	r2, r2, #4
 8001bbc:	613a      	str	r2, [r7, #16]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	3307      	adds	r3, #7
 8001bc4:	08db      	lsrs	r3, r3, #3
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	466a      	mov	r2, sp
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	469d      	mov	sp, r3
 8001bce:	ab02      	add	r3, sp, #8
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	085b      	lsrs	r3, r3, #1
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (int i = 0; i < size; i++) {		// better way to make array of 1 color; SPI without moving address of sent?
 8001bd8:	2300      	movs	r3, #0
 8001bda:	637b      	str	r3, [r7, #52]	; 0x34
 8001bdc:	e00e      	b.n	8001bfc <drawHLine+0x11c>
		colors[i] = colorFixer(color);
 8001bde:	2322      	movs	r3, #34	; 0x22
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	0018      	movs	r0, r3
 8001be6:	f7ff ff57 	bl	8001a98 <colorFixer>
 8001bea:	0003      	movs	r3, r0
 8001bec:	0019      	movs	r1, r3
 8001bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bf0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001bf2:	0052      	lsls	r2, r2, #1
 8001bf4:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < size; i++) {		// better way to make array of 1 color; SPI without moving address of sent?
 8001bf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	637b      	str	r3, [r7, #52]	; 0x34
 8001bfc:	2325      	movs	r3, #37	; 0x25
 8001bfe:	18fb      	adds	r3, r7, r3
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c04:	429a      	cmp	r2, r3
 8001c06:	dbea      	blt.n	8001bde <drawHLine+0xfe>
//		colors[i] = color;
	}

	sendCommand(ST77XX_RAMWR, colors, size*2, hspi);
 8001c08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001c0a:	2325      	movs	r3, #37	; 0x25
 8001c0c:	18fb      	adds	r3, r7, r3
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	18db      	adds	r3, r3, r3
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c18:	202c      	movs	r0, #44	; 0x2c
 8001c1a:	f7ff fda9 	bl	8001770 <sendCommand>
 8001c1e:	46b5      	mov	sp, r6
 8001c20:	e001      	b.n	8001c26 <drawHLine+0x146>
	if ((y > HEIGHT) || (y < 0)) return;	// don't draw if y is out of bounds
 8001c22:	46c0      	nop			; (mov r8, r8)
 8001c24:	46b5      	mov	sp, r6
}
 8001c26:	46bd      	mov	sp, r7
 8001c28:	b00f      	add	sp, #60	; 0x3c
 8001c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c2c <drawVLine>:

void drawVLine(uint8_t x, uint8_t y, uint8_t size, uint16_t color, SPI_HandleTypeDef *hspi) {
 8001c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c2e:	b091      	sub	sp, #68	; 0x44
 8001c30:	af02      	add	r7, sp, #8
 8001c32:	000c      	movs	r4, r1
 8001c34:	0016      	movs	r6, r2
 8001c36:	0019      	movs	r1, r3
 8001c38:	2327      	movs	r3, #39	; 0x27
 8001c3a:	18fa      	adds	r2, r7, r3
 8001c3c:	1c03      	adds	r3, r0, #0
 8001c3e:	7013      	strb	r3, [r2, #0]
 8001c40:	2326      	movs	r3, #38	; 0x26
 8001c42:	18fb      	adds	r3, r7, r3
 8001c44:	1c22      	adds	r2, r4, #0
 8001c46:	701a      	strb	r2, [r3, #0]
 8001c48:	2325      	movs	r3, #37	; 0x25
 8001c4a:	18fb      	adds	r3, r7, r3
 8001c4c:	1c32      	adds	r2, r6, #0
 8001c4e:	701a      	strb	r2, [r3, #0]
 8001c50:	2322      	movs	r3, #34	; 0x22
 8001c52:	18fb      	adds	r3, r7, r3
 8001c54:	1c0a      	adds	r2, r1, #0
 8001c56:	801a      	strh	r2, [r3, #0]
 8001c58:	466b      	mov	r3, sp
 8001c5a:	001e      	movs	r6, r3
	// bounds checking
	if (y < 0) y = 0;						// don't set x out of bounds
	if (y > HEIGHT) y = HEIGHT;
 8001c5c:	2326      	movs	r3, #38	; 0x26
 8001c5e:	18fb      	adds	r3, r7, r3
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2ba0      	cmp	r3, #160	; 0xa0
 8001c64:	d903      	bls.n	8001c6e <drawVLine+0x42>
 8001c66:	2326      	movs	r3, #38	; 0x26
 8001c68:	18fb      	adds	r3, r7, r3
 8001c6a:	22a0      	movs	r2, #160	; 0xa0
 8001c6c:	701a      	strb	r2, [r3, #0]
	if (y+size > HEIGHT) size = HEIGHT-y;	// don't set size so line draws out of bounds
 8001c6e:	2326      	movs	r3, #38	; 0x26
 8001c70:	18fb      	adds	r3, r7, r3
 8001c72:	781a      	ldrb	r2, [r3, #0]
 8001c74:	2325      	movs	r3, #37	; 0x25
 8001c76:	18fb      	adds	r3, r7, r3
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	18d3      	adds	r3, r2, r3
 8001c7c:	2ba0      	cmp	r3, #160	; 0xa0
 8001c7e:	dd08      	ble.n	8001c92 <drawVLine+0x66>
 8001c80:	2325      	movs	r3, #37	; 0x25
 8001c82:	18fb      	adds	r3, r7, r3
 8001c84:	2226      	movs	r2, #38	; 0x26
 8001c86:	18ba      	adds	r2, r7, r2
 8001c88:	7812      	ldrb	r2, [r2, #0]
 8001c8a:	2160      	movs	r1, #96	; 0x60
 8001c8c:	4249      	negs	r1, r1
 8001c8e:	1a8a      	subs	r2, r1, r2
 8001c90:	701a      	strb	r2, [r3, #0]
	if (y+size < 0) size = 0-y;
	if ((x > WIDTH) || (x < 0)) return;		// don't draw if x is out of bounds
 8001c92:	2327      	movs	r3, #39	; 0x27
 8001c94:	18fb      	adds	r3, r7, r3
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b80      	cmp	r3, #128	; 0x80
 8001c9a:	d869      	bhi.n	8001d70 <drawVLine+0x144>

	setAddrWindow(x, y, 1, size, hspi);
 8001c9c:	2327      	movs	r3, #39	; 0x27
 8001c9e:	18fb      	adds	r3, r7, r3
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	b298      	uxth	r0, r3
 8001ca4:	2326      	movs	r3, #38	; 0x26
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	b299      	uxth	r1, r3
 8001cac:	2325      	movs	r3, #37	; 0x25
 8001cae:	18fb      	adds	r3, r7, r3
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	0013      	movs	r3, r2
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f7ff fe6c 	bl	8001998 <setAddrWindow>
	uint16_t colors[size];
 8001cc0:	2325      	movs	r3, #37	; 0x25
 8001cc2:	18fb      	adds	r3, r7, r3
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	001a      	movs	r2, r3
 8001cc8:	3a01      	subs	r2, #1
 8001cca:	633a      	str	r2, [r7, #48]	; 0x30
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	60fa      	str	r2, [r7, #12]
 8001cd2:	68b8      	ldr	r0, [r7, #8]
 8001cd4:	68f9      	ldr	r1, [r7, #12]
 8001cd6:	0002      	movs	r2, r0
 8001cd8:	0f12      	lsrs	r2, r2, #28
 8001cda:	000c      	movs	r4, r1
 8001cdc:	0124      	lsls	r4, r4, #4
 8001cde:	61fc      	str	r4, [r7, #28]
 8001ce0:	69fc      	ldr	r4, [r7, #28]
 8001ce2:	4314      	orrs	r4, r2
 8001ce4:	61fc      	str	r4, [r7, #28]
 8001ce6:	0002      	movs	r2, r0
 8001ce8:	0112      	lsls	r2, r2, #4
 8001cea:	61ba      	str	r2, [r7, #24]
 8001cec:	603b      	str	r3, [r7, #0]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	607a      	str	r2, [r7, #4]
 8001cf2:	6838      	ldr	r0, [r7, #0]
 8001cf4:	6879      	ldr	r1, [r7, #4]
 8001cf6:	0002      	movs	r2, r0
 8001cf8:	0f12      	lsrs	r2, r2, #28
 8001cfa:	000c      	movs	r4, r1
 8001cfc:	0124      	lsls	r4, r4, #4
 8001cfe:	617c      	str	r4, [r7, #20]
 8001d00:	697c      	ldr	r4, [r7, #20]
 8001d02:	4314      	orrs	r4, r2
 8001d04:	617c      	str	r4, [r7, #20]
 8001d06:	0002      	movs	r2, r0
 8001d08:	0112      	lsls	r2, r2, #4
 8001d0a:	613a      	str	r2, [r7, #16]
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	3301      	adds	r3, #1
 8001d10:	3307      	adds	r3, #7
 8001d12:	08db      	lsrs	r3, r3, #3
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	466a      	mov	r2, sp
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	469d      	mov	sp, r3
 8001d1c:	ab02      	add	r3, sp, #8
 8001d1e:	3301      	adds	r3, #1
 8001d20:	085b      	lsrs	r3, r3, #1
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (int i = 0; i < size; i++) {		// there has to be a better way to make array of 1 color
 8001d26:	2300      	movs	r3, #0
 8001d28:	637b      	str	r3, [r7, #52]	; 0x34
 8001d2a:	e00e      	b.n	8001d4a <drawVLine+0x11e>
											// SPI without moving address of sent buffer?
		colors[i] = colorFixer(color);
 8001d2c:	2322      	movs	r3, #34	; 0x22
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	0018      	movs	r0, r3
 8001d34:	f7ff feb0 	bl	8001a98 <colorFixer>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	0019      	movs	r1, r3
 8001d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d40:	0052      	lsls	r2, r2, #1
 8001d42:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < size; i++) {		// there has to be a better way to make array of 1 color
 8001d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d46:	3301      	adds	r3, #1
 8001d48:	637b      	str	r3, [r7, #52]	; 0x34
 8001d4a:	2325      	movs	r3, #37	; 0x25
 8001d4c:	18fb      	adds	r3, r7, r3
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d52:	429a      	cmp	r2, r3
 8001d54:	dbea      	blt.n	8001d2c <drawVLine+0x100>
	}

	sendCommand(ST77XX_RAMWR, colors, size*2, hspi);
 8001d56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d58:	2325      	movs	r3, #37	; 0x25
 8001d5a:	18fb      	adds	r3, r7, r3
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	18db      	adds	r3, r3, r3
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d66:	202c      	movs	r0, #44	; 0x2c
 8001d68:	f7ff fd02 	bl	8001770 <sendCommand>
 8001d6c:	46b5      	mov	sp, r6
 8001d6e:	e001      	b.n	8001d74 <drawVLine+0x148>
	if ((x > WIDTH) || (x < 0)) return;		// don't draw if x is out of bounds
 8001d70:	46c0      	nop			; (mov r8, r8)
 8001d72:	46b5      	mov	sp, r6
}
 8001d74:	46bd      	mov	sp, r7
 8001d76:	b00f      	add	sp, #60	; 0x3c
 8001d78:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d7a <drawBuffer>:

void drawBuffer(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint8_t *buffer, uint16_t bufferSize, SPI_HandleTypeDef *hspi) {
 8001d7a:	b5b0      	push	{r4, r5, r7, lr}
 8001d7c:	b084      	sub	sp, #16
 8001d7e:	af02      	add	r7, sp, #8
 8001d80:	0005      	movs	r5, r0
 8001d82:	000c      	movs	r4, r1
 8001d84:	0010      	movs	r0, r2
 8001d86:	0019      	movs	r1, r3
 8001d88:	1dfb      	adds	r3, r7, #7
 8001d8a:	1c2a      	adds	r2, r5, #0
 8001d8c:	701a      	strb	r2, [r3, #0]
 8001d8e:	1dbb      	adds	r3, r7, #6
 8001d90:	1c22      	adds	r2, r4, #0
 8001d92:	701a      	strb	r2, [r3, #0]
 8001d94:	1d7b      	adds	r3, r7, #5
 8001d96:	1c02      	adds	r2, r0, #0
 8001d98:	701a      	strb	r2, [r3, #0]
 8001d9a:	1d3b      	adds	r3, r7, #4
 8001d9c:	1c0a      	adds	r2, r1, #0
 8001d9e:	701a      	strb	r2, [r3, #0]
	// just dont call this with out-of-range vals pls.
	if (x+w > WIDTH || y+h > HEIGHT) return;
 8001da0:	1dfb      	adds	r3, r7, #7
 8001da2:	781a      	ldrb	r2, [r3, #0]
 8001da4:	1d7b      	adds	r3, r7, #5
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	18d3      	adds	r3, r2, r3
 8001daa:	2b80      	cmp	r3, #128	; 0x80
 8001dac:	dc29      	bgt.n	8001e02 <drawBuffer+0x88>
 8001dae:	1dbb      	adds	r3, r7, #6
 8001db0:	781a      	ldrb	r2, [r3, #0]
 8001db2:	1d3b      	adds	r3, r7, #4
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	18d3      	adds	r3, r2, r3
 8001db8:	2ba0      	cmp	r3, #160	; 0xa0
 8001dba:	dc22      	bgt.n	8001e02 <drawBuffer+0x88>

	// also don't call this with buffer size too big bc there's not enough ram for all pixels of display
	if (bufferSize > 10240) return;
 8001dbc:	231c      	movs	r3, #28
 8001dbe:	18fb      	adds	r3, r7, r3
 8001dc0:	881a      	ldrh	r2, [r3, #0]
 8001dc2:	23a0      	movs	r3, #160	; 0xa0
 8001dc4:	019b      	lsls	r3, r3, #6
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d81d      	bhi.n	8001e06 <drawBuffer+0x8c>

	setAddrWindow(x, y, w, h, hspi);
 8001dca:	1dfb      	adds	r3, r7, #7
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	b298      	uxth	r0, r3
 8001dd0:	1dbb      	adds	r3, r7, #6
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	b299      	uxth	r1, r3
 8001dd6:	1d7b      	adds	r3, r7, #5
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	1d3b      	adds	r3, r7, #4
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	b29c      	uxth	r4, r3
 8001de2:	6a3b      	ldr	r3, [r7, #32]
 8001de4:	9300      	str	r3, [sp, #0]
 8001de6:	0023      	movs	r3, r4
 8001de8:	f7ff fdd6 	bl	8001998 <setAddrWindow>
	sendCommand(ST77XX_RAMWR, buffer, bufferSize*2, hspi);
 8001dec:	231c      	movs	r3, #28
 8001dee:	18fb      	adds	r3, r7, r3
 8001df0:	881b      	ldrh	r3, [r3, #0]
 8001df2:	18db      	adds	r3, r3, r3
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	6a3b      	ldr	r3, [r7, #32]
 8001df8:	69b9      	ldr	r1, [r7, #24]
 8001dfa:	202c      	movs	r0, #44	; 0x2c
 8001dfc:	f7ff fcb8 	bl	8001770 <sendCommand>
 8001e00:	e002      	b.n	8001e08 <drawBuffer+0x8e>
	if (x+w > WIDTH || y+h > HEIGHT) return;
 8001e02:	46c0      	nop			; (mov r8, r8)
 8001e04:	e000      	b.n	8001e08 <drawBuffer+0x8e>
	if (bufferSize > 10240) return;
 8001e06:	46c0      	nop			; (mov r8, r8)
}
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	b002      	add	sp, #8
 8001e0c:	bdb0      	pop	{r4, r5, r7, pc}

08001e0e <drawRect>:
			err -= 1;
		}
	}
}

void drawRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color, SPI_HandleTypeDef *hspi) {
 8001e0e:	b5b0      	push	{r4, r5, r7, lr}
 8001e10:	b084      	sub	sp, #16
 8001e12:	af02      	add	r7, sp, #8
 8001e14:	0005      	movs	r5, r0
 8001e16:	000c      	movs	r4, r1
 8001e18:	0010      	movs	r0, r2
 8001e1a:	0019      	movs	r1, r3
 8001e1c:	1dfb      	adds	r3, r7, #7
 8001e1e:	1c2a      	adds	r2, r5, #0
 8001e20:	701a      	strb	r2, [r3, #0]
 8001e22:	1dbb      	adds	r3, r7, #6
 8001e24:	1c22      	adds	r2, r4, #0
 8001e26:	701a      	strb	r2, [r3, #0]
 8001e28:	1d7b      	adds	r3, r7, #5
 8001e2a:	1c02      	adds	r2, r0, #0
 8001e2c:	701a      	strb	r2, [r3, #0]
 8001e2e:	1d3b      	adds	r3, r7, #4
 8001e30:	1c0a      	adds	r2, r1, #0
 8001e32:	701a      	strb	r2, [r3, #0]
	drawHLine(x, y, w, color, hspi);
 8001e34:	2518      	movs	r5, #24
 8001e36:	197b      	adds	r3, r7, r5
 8001e38:	881c      	ldrh	r4, [r3, #0]
 8001e3a:	1d7b      	adds	r3, r7, #5
 8001e3c:	781a      	ldrb	r2, [r3, #0]
 8001e3e:	1dbb      	adds	r3, r7, #6
 8001e40:	7819      	ldrb	r1, [r3, #0]
 8001e42:	1dfb      	adds	r3, r7, #7
 8001e44:	7818      	ldrb	r0, [r3, #0]
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	9300      	str	r3, [sp, #0]
 8001e4a:	0023      	movs	r3, r4
 8001e4c:	f7ff fe48 	bl	8001ae0 <drawHLine>
	drawHLine(x, y+h-1, w, color, hspi);
 8001e50:	1dba      	adds	r2, r7, #6
 8001e52:	1d3b      	adds	r3, r7, #4
 8001e54:	7812      	ldrb	r2, [r2, #0]
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	18d3      	adds	r3, r2, r3
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	b2d9      	uxtb	r1, r3
 8001e60:	197b      	adds	r3, r7, r5
 8001e62:	881c      	ldrh	r4, [r3, #0]
 8001e64:	1d7b      	adds	r3, r7, #5
 8001e66:	781a      	ldrb	r2, [r3, #0]
 8001e68:	1dfb      	adds	r3, r7, #7
 8001e6a:	7818      	ldrb	r0, [r3, #0]
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	0023      	movs	r3, r4
 8001e72:	f7ff fe35 	bl	8001ae0 <drawHLine>
	drawVLine(x, y, h, color, hspi);
 8001e76:	197b      	adds	r3, r7, r5
 8001e78:	881c      	ldrh	r4, [r3, #0]
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	781a      	ldrb	r2, [r3, #0]
 8001e7e:	1dbb      	adds	r3, r7, #6
 8001e80:	7819      	ldrb	r1, [r3, #0]
 8001e82:	1dfb      	adds	r3, r7, #7
 8001e84:	7818      	ldrb	r0, [r3, #0]
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	0023      	movs	r3, r4
 8001e8c:	f7ff fece 	bl	8001c2c <drawVLine>
	drawVLine(x+w-1, y, h, color, hspi);
 8001e90:	1dfa      	adds	r2, r7, #7
 8001e92:	1d7b      	adds	r3, r7, #5
 8001e94:	7812      	ldrb	r2, [r2, #0]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	18d3      	adds	r3, r2, r3
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	b2d8      	uxtb	r0, r3
 8001ea0:	197b      	adds	r3, r7, r5
 8001ea2:	881c      	ldrh	r4, [r3, #0]
 8001ea4:	1d3b      	adds	r3, r7, #4
 8001ea6:	781a      	ldrb	r2, [r3, #0]
 8001ea8:	1dbb      	adds	r3, r7, #6
 8001eaa:	7819      	ldrb	r1, [r3, #0]
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	0023      	movs	r3, r4
 8001eb2:	f7ff febb 	bl	8001c2c <drawVLine>
}
 8001eb6:	46c0      	nop			; (mov r8, r8)
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	b002      	add	sp, #8
 8001ebc:	bdb0      	pop	{r4, r5, r7, pc}

08001ebe <fillRect>:

void fillRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color, SPI_HandleTypeDef *hspi) {
 8001ebe:	b5b0      	push	{r4, r5, r7, lr}
 8001ec0:	b086      	sub	sp, #24
 8001ec2:	af02      	add	r7, sp, #8
 8001ec4:	0005      	movs	r5, r0
 8001ec6:	000c      	movs	r4, r1
 8001ec8:	0010      	movs	r0, r2
 8001eca:	0019      	movs	r1, r3
 8001ecc:	1dfb      	adds	r3, r7, #7
 8001ece:	1c2a      	adds	r2, r5, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
 8001ed2:	1dbb      	adds	r3, r7, #6
 8001ed4:	1c22      	adds	r2, r4, #0
 8001ed6:	701a      	strb	r2, [r3, #0]
 8001ed8:	1d7b      	adds	r3, r7, #5
 8001eda:	1c02      	adds	r2, r0, #0
 8001edc:	701a      	strb	r2, [r3, #0]
 8001ede:	1d3b      	adds	r3, r7, #4
 8001ee0:	1c0a      	adds	r2, r1, #0
 8001ee2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < h; i++) {
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	e014      	b.n	8001f14 <fillRect+0x56>
		drawHLine(x, y+i, w, color, hspi);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	b2da      	uxtb	r2, r3
 8001eee:	1dbb      	adds	r3, r7, #6
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	18d3      	adds	r3, r2, r3
 8001ef4:	b2d9      	uxtb	r1, r3
 8001ef6:	2320      	movs	r3, #32
 8001ef8:	18fb      	adds	r3, r7, r3
 8001efa:	881c      	ldrh	r4, [r3, #0]
 8001efc:	1d7b      	adds	r3, r7, #5
 8001efe:	781a      	ldrb	r2, [r3, #0]
 8001f00:	1dfb      	adds	r3, r7, #7
 8001f02:	7818      	ldrb	r0, [r3, #0]
 8001f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	0023      	movs	r3, r4
 8001f0a:	f7ff fde9 	bl	8001ae0 <drawHLine>
	for (int i = 0; i < h; i++) {
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	3301      	adds	r3, #1
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	1d3b      	adds	r3, r7, #4
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	68fa      	ldr	r2, [r7, #12]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	dbe5      	blt.n	8001eea <fillRect+0x2c>
	}
}
 8001f1e:	46c0      	nop			; (mov r8, r8)
 8001f20:	46bd      	mov	sp, r7
 8001f22:	b004      	add	sp, #16
 8001f24:	bdb0      	pop	{r4, r5, r7, pc}

08001f26 <fillScreen>:

void fillScreen(uint16_t color, SPI_HandleTypeDef *hspi) {
 8001f26:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f28:	b091      	sub	sp, #68	; 0x44
 8001f2a:	af04      	add	r7, sp, #16
 8001f2c:	61b9      	str	r1, [r7, #24]
 8001f2e:	221e      	movs	r2, #30
 8001f30:	18ba      	adds	r2, r7, r2
 8001f32:	1c01      	adds	r1, r0, #0
 8001f34:	8011      	strh	r1, [r2, #0]
 8001f36:	466a      	mov	r2, sp
 8001f38:	607a      	str	r2, [r7, #4]
	uint16_t bufferSize = WIDTH*HEIGHT/4;
 8001f3a:	2012      	movs	r0, #18
 8001f3c:	2218      	movs	r2, #24
 8001f3e:	18b9      	adds	r1, r7, r2
 8001f40:	180a      	adds	r2, r1, r0
 8001f42:	21a0      	movs	r1, #160	; 0xa0
 8001f44:	0149      	lsls	r1, r1, #5
 8001f46:	8011      	strh	r1, [r2, #0]
	uint16_t buffer[bufferSize];
 8001f48:	2218      	movs	r2, #24
 8001f4a:	18ba      	adds	r2, r7, r2
 8001f4c:	1812      	adds	r2, r2, r0
 8001f4e:	8812      	ldrh	r2, [r2, #0]
 8001f50:	0011      	movs	r1, r2
 8001f52:	3901      	subs	r1, #1
 8001f54:	6279      	str	r1, [r7, #36]	; 0x24
 8001f56:	613a      	str	r2, [r7, #16]
 8001f58:	2100      	movs	r1, #0
 8001f5a:	6179      	str	r1, [r7, #20]
 8001f5c:	6939      	ldr	r1, [r7, #16]
 8001f5e:	0f09      	lsrs	r1, r1, #28
 8001f60:	6978      	ldr	r0, [r7, #20]
 8001f62:	0106      	lsls	r6, r0, #4
 8001f64:	430e      	orrs	r6, r1
 8001f66:	6939      	ldr	r1, [r7, #16]
 8001f68:	010d      	lsls	r5, r1, #4
 8001f6a:	60ba      	str	r2, [r7, #8]
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	60f9      	str	r1, [r7, #12]
 8001f70:	68bd      	ldr	r5, [r7, #8]
 8001f72:	68fe      	ldr	r6, [r7, #12]
 8001f74:	0029      	movs	r1, r5
 8001f76:	0f09      	lsrs	r1, r1, #28
 8001f78:	0030      	movs	r0, r6
 8001f7a:	0104      	lsls	r4, r0, #4
 8001f7c:	430c      	orrs	r4, r1
 8001f7e:	0029      	movs	r1, r5
 8001f80:	010b      	lsls	r3, r1, #4
 8001f82:	0013      	movs	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	3301      	adds	r3, #1
 8001f88:	3307      	adds	r3, #7
 8001f8a:	08db      	lsrs	r3, r3, #3
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	466a      	mov	r2, sp
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	469d      	mov	sp, r3
 8001f94:	ab04      	add	r3, sp, #16
 8001f96:	3301      	adds	r3, #1
 8001f98:	085b      	lsrs	r3, r3, #1
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	623b      	str	r3, [r7, #32]
	int i;
	for (i = 0; i < bufferSize; i++) {
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fa2:	e00e      	b.n	8001fc2 <fillScreen+0x9c>
		buffer[i] = colorFixer(color);
 8001fa4:	231e      	movs	r3, #30
 8001fa6:	18fb      	adds	r3, r7, r3
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	0018      	movs	r0, r3
 8001fac:	f7ff fd74 	bl	8001a98 <colorFixer>
 8001fb0:	0003      	movs	r3, r0
 8001fb2:	0019      	movs	r1, r3
 8001fb4:	6a3b      	ldr	r3, [r7, #32]
 8001fb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fb8:	0052      	lsls	r2, r2, #1
 8001fba:	52d1      	strh	r1, [r2, r3]
	for (i = 0; i < bufferSize; i++) {
 8001fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fc2:	2312      	movs	r3, #18
 8001fc4:	2218      	movs	r2, #24
 8001fc6:	4694      	mov	ip, r2
 8001fc8:	44bc      	add	ip, r7
 8001fca:	4463      	add	r3, ip
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	dbe7      	blt.n	8001fa4 <fillScreen+0x7e>
	}

	for (i = 0; i < 4; i++) {
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fd8:	e017      	b.n	800200a <fillScreen+0xe4>
		drawBuffer(0, HEIGHT/4*i, WIDTH, HEIGHT/4, buffer, bufferSize, hspi);
 8001fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2228      	movs	r2, #40	; 0x28
 8001fe0:	4353      	muls	r3, r2
 8001fe2:	b2d9      	uxtb	r1, r3
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	9202      	str	r2, [sp, #8]
 8001fea:	2212      	movs	r2, #18
 8001fec:	2018      	movs	r0, #24
 8001fee:	4684      	mov	ip, r0
 8001ff0:	44bc      	add	ip, r7
 8001ff2:	4462      	add	r2, ip
 8001ff4:	8812      	ldrh	r2, [r2, #0]
 8001ff6:	9201      	str	r2, [sp, #4]
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	2328      	movs	r3, #40	; 0x28
 8001ffc:	2280      	movs	r2, #128	; 0x80
 8001ffe:	2000      	movs	r0, #0
 8002000:	f7ff febb 	bl	8001d7a <drawBuffer>
	for (i = 0; i < 4; i++) {
 8002004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002006:	3301      	adds	r3, #1
 8002008:	62fb      	str	r3, [r7, #44]	; 0x2c
 800200a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800200c:	2b03      	cmp	r3, #3
 800200e:	dde4      	ble.n	8001fda <fillScreen+0xb4>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	469d      	mov	sp, r3
	}
}
 8002014:	46c0      	nop			; (mov r8, r8)
 8002016:	46bd      	mov	sp, r7
 8002018:	b00d      	add	sp, #52	; 0x34
 800201a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800201c <drawCenteredText>:
// ---- end of basic shapes and lines ----

// ---- start of more complicated graphics ----
void drawCenteredText(uint8_t x_center, uint8_t y, const char *str, SPI_HandleTypeDef *hspi) {
 800201c:	b590      	push	{r4, r7, lr}
 800201e:	b089      	sub	sp, #36	; 0x24
 8002020:	af00      	add	r7, sp, #0
 8002022:	60ba      	str	r2, [r7, #8]
 8002024:	607b      	str	r3, [r7, #4]
 8002026:	230f      	movs	r3, #15
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	1c02      	adds	r2, r0, #0
 800202c:	701a      	strb	r2, [r3, #0]
 800202e:	240e      	movs	r4, #14
 8002030:	193b      	adds	r3, r7, r4
 8002032:	1c0a      	adds	r2, r1, #0
 8002034:	701a      	strb	r2, [r3, #0]
	uint8_t strSize = strlen(str);
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	0018      	movs	r0, r3
 800203a:	f7fe f865 	bl	8000108 <strlen>
 800203e:	0002      	movs	r2, r0
 8002040:	231f      	movs	r3, #31
 8002042:	18fb      	adds	r3, r7, r3
 8002044:	701a      	strb	r2, [r3, #0]
	// bounds checking. text box needed to print text should not end up out of bounds
	if (y+textSize*8 > HEIGHT) return;
 8002046:	193b      	adds	r3, r7, r4
 8002048:	781a      	ldrb	r2, [r3, #0]
 800204a:	4b24      	ldr	r3, [pc, #144]	; (80020dc <drawCenteredText+0xc0>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	18d3      	adds	r3, r2, r3
 8002052:	2ba0      	cmp	r3, #160	; 0xa0
 8002054:	dc3a      	bgt.n	80020cc <drawCenteredText+0xb0>
	int leftBound = x_center-(strSize*textSize*6)/2;
 8002056:	230f      	movs	r3, #15
 8002058:	18fb      	adds	r3, r7, r3
 800205a:	7819      	ldrb	r1, [r3, #0]
 800205c:	231f      	movs	r3, #31
 800205e:	18fb      	adds	r3, r7, r3
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	4a1e      	ldr	r2, [pc, #120]	; (80020dc <drawCenteredText+0xc0>)
 8002064:	7812      	ldrb	r2, [r2, #0]
 8002066:	435a      	muls	r2, r3
 8002068:	0013      	movs	r3, r2
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	189b      	adds	r3, r3, r2
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	d500      	bpl.n	8002074 <drawCenteredText+0x58>
 8002072:	3301      	adds	r3, #1
 8002074:	105b      	asrs	r3, r3, #1
 8002076:	425b      	negs	r3, r3
 8002078:	18cb      	adds	r3, r1, r3
 800207a:	61bb      	str	r3, [r7, #24]
	int rightBound = x_center+(strSize*textSize*6)/2;
 800207c:	230f      	movs	r3, #15
 800207e:	18fb      	adds	r3, r7, r3
 8002080:	7819      	ldrb	r1, [r3, #0]
 8002082:	231f      	movs	r3, #31
 8002084:	18fb      	adds	r3, r7, r3
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	4a14      	ldr	r2, [pc, #80]	; (80020dc <drawCenteredText+0xc0>)
 800208a:	7812      	ldrb	r2, [r2, #0]
 800208c:	435a      	muls	r2, r3
 800208e:	0013      	movs	r3, r2
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	189b      	adds	r3, r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	d500      	bpl.n	800209a <drawCenteredText+0x7e>
 8002098:	3301      	adds	r3, #1
 800209a:	105b      	asrs	r3, r3, #1
 800209c:	18cb      	adds	r3, r1, r3
 800209e:	617b      	str	r3, [r7, #20]
	if (leftBound < 0) return;
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	db14      	blt.n	80020d0 <drawCenteredText+0xb4>
	if (rightBound > WIDTH) return;
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	2b80      	cmp	r3, #128	; 0x80
 80020aa:	dc13      	bgt.n	80020d4 <drawCenteredText+0xb8>

	setCursor(leftBound, y);
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	b2da      	uxtb	r2, r3
 80020b0:	230e      	movs	r3, #14
 80020b2:	18fb      	adds	r3, r7, r3
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	0019      	movs	r1, r3
 80020b8:	0010      	movs	r0, r2
 80020ba:	f000 fce7 	bl	8002a8c <setCursor>
	drawText(str, hspi);
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	0011      	movs	r1, r2
 80020c4:	0018      	movs	r0, r3
 80020c6:	f000 fc53 	bl	8002970 <drawText>
 80020ca:	e004      	b.n	80020d6 <drawCenteredText+0xba>
	if (y+textSize*8 > HEIGHT) return;
 80020cc:	46c0      	nop			; (mov r8, r8)
 80020ce:	e002      	b.n	80020d6 <drawCenteredText+0xba>
	if (leftBound < 0) return;
 80020d0:	46c0      	nop			; (mov r8, r8)
 80020d2:	e000      	b.n	80020d6 <drawCenteredText+0xba>
	if (rightBound > WIDTH) return;
 80020d4:	46c0      	nop			; (mov r8, r8)
}
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b009      	add	sp, #36	; 0x24
 80020da:	bd90      	pop	{r4, r7, pc}
 80020dc:	200000ee 	.word	0x200000ee

080020e0 <drawCenteredTextWithPadding>:

void drawCenteredTextWithPadding(uint8_t x_center, uint8_t y, uint8_t maxLength, const char *str, SPI_HandleTypeDef *hspi) {
 80020e0:	b5b0      	push	{r4, r5, r7, lr}
 80020e2:	b088      	sub	sp, #32
 80020e4:	af02      	add	r7, sp, #8
 80020e6:	0004      	movs	r4, r0
 80020e8:	0008      	movs	r0, r1
 80020ea:	0011      	movs	r1, r2
 80020ec:	603b      	str	r3, [r7, #0]
 80020ee:	1dfb      	adds	r3, r7, #7
 80020f0:	1c22      	adds	r2, r4, #0
 80020f2:	701a      	strb	r2, [r3, #0]
 80020f4:	1dbb      	adds	r3, r7, #6
 80020f6:	1c02      	adds	r2, r0, #0
 80020f8:	701a      	strb	r2, [r3, #0]
 80020fa:	1d7b      	adds	r3, r7, #5
 80020fc:	1c0a      	adds	r2, r1, #0
 80020fe:	701a      	strb	r2, [r3, #0]
	// bounds checking. text box needed to print text should not end up out of bounds
	if (y+textSize*8 > HEIGHT) return;
 8002100:	1dbb      	adds	r3, r7, #6
 8002102:	781a      	ldrb	r2, [r3, #0]
 8002104:	4b60      	ldr	r3, [pc, #384]	; (8002288 <drawCenteredTextWithPadding+0x1a8>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	18d3      	adds	r3, r2, r3
 800210c:	2ba0      	cmp	r3, #160	; 0xa0
 800210e:	dd00      	ble.n	8002112 <drawCenteredTextWithPadding+0x32>
 8002110:	e0af      	b.n	8002272 <drawCenteredTextWithPadding+0x192>
	int leftBound = x_center-(maxLength*textSize*6)/2;
 8002112:	1dfb      	adds	r3, r7, #7
 8002114:	7819      	ldrb	r1, [r3, #0]
 8002116:	1d7b      	adds	r3, r7, #5
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	4a5b      	ldr	r2, [pc, #364]	; (8002288 <drawCenteredTextWithPadding+0x1a8>)
 800211c:	7812      	ldrb	r2, [r2, #0]
 800211e:	435a      	muls	r2, r3
 8002120:	0013      	movs	r3, r2
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	189b      	adds	r3, r3, r2
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	d500      	bpl.n	800212c <drawCenteredTextWithPadding+0x4c>
 800212a:	3301      	adds	r3, #1
 800212c:	105b      	asrs	r3, r3, #1
 800212e:	425b      	negs	r3, r3
 8002130:	18cb      	adds	r3, r1, r3
 8002132:	617b      	str	r3, [r7, #20]
	int rightBound = x_center+(maxLength*textSize*6)/2;
 8002134:	1dfb      	adds	r3, r7, #7
 8002136:	7819      	ldrb	r1, [r3, #0]
 8002138:	1d7b      	adds	r3, r7, #5
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	4a52      	ldr	r2, [pc, #328]	; (8002288 <drawCenteredTextWithPadding+0x1a8>)
 800213e:	7812      	ldrb	r2, [r2, #0]
 8002140:	435a      	muls	r2, r3
 8002142:	0013      	movs	r3, r2
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	189b      	adds	r3, r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	d500      	bpl.n	800214e <drawCenteredTextWithPadding+0x6e>
 800214c:	3301      	adds	r3, #1
 800214e:	105b      	asrs	r3, r3, #1
 8002150:	18cb      	adds	r3, r1, r3
 8002152:	613b      	str	r3, [r7, #16]
	if (leftBound < 0) return;
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	2b00      	cmp	r3, #0
 8002158:	da00      	bge.n	800215c <drawCenteredTextWithPadding+0x7c>
 800215a:	e08c      	b.n	8002276 <drawCenteredTextWithPadding+0x196>
	if (rightBound > WIDTH) return;
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	2b80      	cmp	r3, #128	; 0x80
 8002160:	dd00      	ble.n	8002164 <drawCenteredTextWithPadding+0x84>
 8002162:	e08a      	b.n	800227a <drawCenteredTextWithPadding+0x19a>

	uint8_t strSize = strlen(str);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	0018      	movs	r0, r3
 8002168:	f7fd ffce 	bl	8000108 <strlen>
 800216c:	0002      	movs	r2, r0
 800216e:	210f      	movs	r1, #15
 8002170:	187b      	adds	r3, r7, r1
 8002172:	701a      	strb	r2, [r3, #0]
	if (maxLength < strSize) return;		// size should not be greater than max
 8002174:	1d7a      	adds	r2, r7, #5
 8002176:	187b      	adds	r3, r7, r1
 8002178:	7812      	ldrb	r2, [r2, #0]
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d200      	bcs.n	8002182 <drawCenteredTextWithPadding+0xa2>
 8002180:	e07d      	b.n	800227e <drawCenteredTextWithPadding+0x19e>

	// draw left and right padding
	uint8_t diff = maxLength-strSize;
 8002182:	240e      	movs	r4, #14
 8002184:	193b      	adds	r3, r7, r4
 8002186:	1d79      	adds	r1, r7, #5
 8002188:	220f      	movs	r2, #15
 800218a:	18ba      	adds	r2, r7, r2
 800218c:	7809      	ldrb	r1, [r1, #0]
 800218e:	7812      	ldrb	r2, [r2, #0]
 8002190:	1a8a      	subs	r2, r1, r2
 8002192:	701a      	strb	r2, [r3, #0]
	fillRect(leftBound, y, diff*textSize*6/2, textSize*8, bg, hspi);		// math out of order to accomodate diff/2 being a non-int
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	b2d8      	uxtb	r0, r3
 8002198:	193b      	adds	r3, r7, r4
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	4a3a      	ldr	r2, [pc, #232]	; (8002288 <drawCenteredTextWithPadding+0x1a8>)
 800219e:	7812      	ldrb	r2, [r2, #0]
 80021a0:	435a      	muls	r2, r3
 80021a2:	0013      	movs	r3, r2
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	189b      	adds	r3, r3, r2
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	d500      	bpl.n	80021ae <drawCenteredTextWithPadding+0xce>
 80021ac:	3301      	adds	r3, #1
 80021ae:	105b      	asrs	r3, r3, #1
 80021b0:	b2dc      	uxtb	r4, r3
 80021b2:	4b35      	ldr	r3, [pc, #212]	; (8002288 <drawCenteredTextWithPadding+0x1a8>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	b2dd      	uxtb	r5, r3
 80021ba:	4b34      	ldr	r3, [pc, #208]	; (800228c <drawCenteredTextWithPadding+0x1ac>)
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	1dba      	adds	r2, r7, #6
 80021c0:	7811      	ldrb	r1, [r2, #0]
 80021c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021c4:	9201      	str	r2, [sp, #4]
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	002b      	movs	r3, r5
 80021ca:	0022      	movs	r2, r4
 80021cc:	f7ff fe77 	bl	8001ebe <fillRect>
	fillRect(rightBound-diff*textSize*6/2, y, diff*textSize*6/2, textSize*8, bg, hspi);
 80021d0:	230e      	movs	r3, #14
 80021d2:	18fb      	adds	r3, r7, r3
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	4a2c      	ldr	r2, [pc, #176]	; (8002288 <drawCenteredTextWithPadding+0x1a8>)
 80021d8:	7812      	ldrb	r2, [r2, #0]
 80021da:	435a      	muls	r2, r3
 80021dc:	0013      	movs	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	189b      	adds	r3, r3, r2
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	d500      	bpl.n	80021e8 <drawCenteredTextWithPadding+0x108>
 80021e6:	3301      	adds	r3, #1
 80021e8:	105b      	asrs	r3, r3, #1
 80021ea:	425b      	negs	r3, r3
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	18d3      	adds	r3, r2, r3
 80021f4:	b2d8      	uxtb	r0, r3
 80021f6:	230e      	movs	r3, #14
 80021f8:	18fb      	adds	r3, r7, r3
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	4a22      	ldr	r2, [pc, #136]	; (8002288 <drawCenteredTextWithPadding+0x1a8>)
 80021fe:	7812      	ldrb	r2, [r2, #0]
 8002200:	435a      	muls	r2, r3
 8002202:	0013      	movs	r3, r2
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	189b      	adds	r3, r3, r2
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	d500      	bpl.n	800220e <drawCenteredTextWithPadding+0x12e>
 800220c:	3301      	adds	r3, #1
 800220e:	105b      	asrs	r3, r3, #1
 8002210:	b2dc      	uxtb	r4, r3
 8002212:	4b1d      	ldr	r3, [pc, #116]	; (8002288 <drawCenteredTextWithPadding+0x1a8>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	b2dd      	uxtb	r5, r3
 800221a:	4b1c      	ldr	r3, [pc, #112]	; (800228c <drawCenteredTextWithPadding+0x1ac>)
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	1dba      	adds	r2, r7, #6
 8002220:	7811      	ldrb	r1, [r2, #0]
 8002222:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002224:	9201      	str	r2, [sp, #4]
 8002226:	9300      	str	r3, [sp, #0]
 8002228:	002b      	movs	r3, r5
 800222a:	0022      	movs	r2, r4
 800222c:	f7ff fe47 	bl	8001ebe <fillRect>

	int textLeftBound = x_center-(strSize*textSize*6)/2;
 8002230:	1dfb      	adds	r3, r7, #7
 8002232:	7819      	ldrb	r1, [r3, #0]
 8002234:	230f      	movs	r3, #15
 8002236:	18fb      	adds	r3, r7, r3
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	4a13      	ldr	r2, [pc, #76]	; (8002288 <drawCenteredTextWithPadding+0x1a8>)
 800223c:	7812      	ldrb	r2, [r2, #0]
 800223e:	435a      	muls	r2, r3
 8002240:	0013      	movs	r3, r2
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	189b      	adds	r3, r3, r2
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	d500      	bpl.n	800224c <drawCenteredTextWithPadding+0x16c>
 800224a:	3301      	adds	r3, #1
 800224c:	105b      	asrs	r3, r3, #1
 800224e:	425b      	negs	r3, r3
 8002250:	18cb      	adds	r3, r1, r3
 8002252:	60bb      	str	r3, [r7, #8]
	setCursor(textLeftBound, y);
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	b2da      	uxtb	r2, r3
 8002258:	1dbb      	adds	r3, r7, #6
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	0019      	movs	r1, r3
 800225e:	0010      	movs	r0, r2
 8002260:	f000 fc14 	bl	8002a8c <setCursor>
	drawText(str, hspi);
 8002264:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	0011      	movs	r1, r2
 800226a:	0018      	movs	r0, r3
 800226c:	f000 fb80 	bl	8002970 <drawText>
 8002270:	e006      	b.n	8002280 <drawCenteredTextWithPadding+0x1a0>
	if (y+textSize*8 > HEIGHT) return;
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	e004      	b.n	8002280 <drawCenteredTextWithPadding+0x1a0>
	if (leftBound < 0) return;
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	e002      	b.n	8002280 <drawCenteredTextWithPadding+0x1a0>
	if (rightBound > WIDTH) return;
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	e000      	b.n	8002280 <drawCenteredTextWithPadding+0x1a0>
	if (maxLength < strSize) return;		// size should not be greater than max
 800227e:	46c0      	nop			; (mov r8, r8)
}
 8002280:	46bd      	mov	sp, r7
 8002282:	b006      	add	sp, #24
 8002284:	bdb0      	pop	{r4, r5, r7, pc}
 8002286:	46c0      	nop			; (mov r8, r8)
 8002288:	200000ee 	.word	0x200000ee
 800228c:	200000f2 	.word	0x200000f2

08002290 <clearTextLine>:

void clearTextLine(uint8_t y, SPI_HandleTypeDef *hspi) {
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af02      	add	r7, sp, #8
 8002296:	0002      	movs	r2, r0
 8002298:	6039      	str	r1, [r7, #0]
 800229a:	1dfb      	adds	r3, r7, #7
 800229c:	701a      	strb	r2, [r3, #0]
	fillRect(0, y, WIDTH, textSize*8, bg, hspi);
 800229e:	4b0a      	ldr	r3, [pc, #40]	; (80022c8 <clearTextLine+0x38>)
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	b2d8      	uxtb	r0, r3
 80022a6:	4b09      	ldr	r3, [pc, #36]	; (80022cc <clearTextLine+0x3c>)
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	1dfa      	adds	r2, r7, #7
 80022ac:	7811      	ldrb	r1, [r2, #0]
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	9201      	str	r2, [sp, #4]
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	0003      	movs	r3, r0
 80022b6:	2280      	movs	r2, #128	; 0x80
 80022b8:	2000      	movs	r0, #0
 80022ba:	f7ff fe00 	bl	8001ebe <fillRect>
}
 80022be:	46c0      	nop			; (mov r8, r8)
 80022c0:	46bd      	mov	sp, r7
 80022c2:	b002      	add	sp, #8
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	200000ee 	.word	0x200000ee
 80022cc:	200000f2 	.word	0x200000f2

080022d0 <drawChar>:
// ---- end of more complicated graphics ----

// ---- text functions ----
void drawChar(uint8_t ch, SPI_HandleTypeDef *hspi) {
 80022d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d2:	b095      	sub	sp, #84	; 0x54
 80022d4:	af04      	add	r7, sp, #16
 80022d6:	61b9      	str	r1, [r7, #24]
 80022d8:	221f      	movs	r2, #31
 80022da:	18ba      	adds	r2, r7, r2
 80022dc:	1c01      	adds	r1, r0, #0
 80022de:	7011      	strb	r1, [r2, #0]
 80022e0:	466a      	mov	r2, sp
 80022e2:	607a      	str	r2, [r7, #4]
	uint16_t bufferSize = 6*8*textSize*textSize;
 80022e4:	4abe      	ldr	r2, [pc, #760]	; (80025e0 <drawChar+0x310>)
 80022e6:	7812      	ldrb	r2, [r2, #0]
 80022e8:	b292      	uxth	r2, r2
 80022ea:	49bd      	ldr	r1, [pc, #756]	; (80025e0 <drawChar+0x310>)
 80022ec:	7809      	ldrb	r1, [r1, #0]
 80022ee:	b289      	uxth	r1, r1
 80022f0:	434a      	muls	r2, r1
 80022f2:	b291      	uxth	r1, r2
 80022f4:	221a      	movs	r2, #26
 80022f6:	2018      	movs	r0, #24
 80022f8:	4684      	mov	ip, r0
 80022fa:	44bc      	add	ip, r7
 80022fc:	4462      	add	r2, ip
 80022fe:	2030      	movs	r0, #48	; 0x30
 8002300:	4341      	muls	r1, r0
 8002302:	8011      	strh	r1, [r2, #0]
	uint16_t buffer[bufferSize];
 8002304:	221a      	movs	r2, #26
 8002306:	2118      	movs	r1, #24
 8002308:	468c      	mov	ip, r1
 800230a:	44bc      	add	ip, r7
 800230c:	4462      	add	r2, ip
 800230e:	8812      	ldrh	r2, [r2, #0]
 8002310:	0011      	movs	r1, r2
 8002312:	3901      	subs	r1, #1
 8002314:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002316:	613a      	str	r2, [r7, #16]
 8002318:	2100      	movs	r1, #0
 800231a:	6179      	str	r1, [r7, #20]
 800231c:	6939      	ldr	r1, [r7, #16]
 800231e:	0f09      	lsrs	r1, r1, #28
 8002320:	6978      	ldr	r0, [r7, #20]
 8002322:	0106      	lsls	r6, r0, #4
 8002324:	430e      	orrs	r6, r1
 8002326:	6939      	ldr	r1, [r7, #16]
 8002328:	010d      	lsls	r5, r1, #4
 800232a:	60ba      	str	r2, [r7, #8]
 800232c:	2100      	movs	r1, #0
 800232e:	60f9      	str	r1, [r7, #12]
 8002330:	68bd      	ldr	r5, [r7, #8]
 8002332:	68fe      	ldr	r6, [r7, #12]
 8002334:	0029      	movs	r1, r5
 8002336:	0f09      	lsrs	r1, r1, #28
 8002338:	0030      	movs	r0, r6
 800233a:	0104      	lsls	r4, r0, #4
 800233c:	430c      	orrs	r4, r1
 800233e:	0029      	movs	r1, r5
 8002340:	010b      	lsls	r3, r1, #4
 8002342:	0013      	movs	r3, r2
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	3301      	adds	r3, #1
 8002348:	3307      	adds	r3, #7
 800234a:	08db      	lsrs	r3, r3, #3
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	466a      	mov	r2, sp
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	469d      	mov	sp, r3
 8002354:	ab04      	add	r3, sp, #16
 8002356:	3301      	adds	r3, #1
 8002358:	085b      	lsrs	r3, r3, #1
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	62bb      	str	r3, [r7, #40]	; 0x28
	int16_t rowOffset, address;

	for (int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 800235e:	2325      	movs	r3, #37	; 0x25
 8002360:	2218      	movs	r2, #24
 8002362:	4694      	mov	ip, r2
 8002364:	44bc      	add	ip, r7
 8002366:	4463      	add	r3, ip
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]
 800236c:	e1f4      	b.n	8002758 <drawChar+0x488>
		uint8_t line = font[ch*5+i];
 800236e:	231f      	movs	r3, #31
 8002370:	18fb      	adds	r3, r7, r3
 8002372:	781a      	ldrb	r2, [r3, #0]
 8002374:	0013      	movs	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	189a      	adds	r2, r3, r2
 800237a:	2325      	movs	r3, #37	; 0x25
 800237c:	2118      	movs	r1, #24
 800237e:	468c      	mov	ip, r1
 8002380:	44bc      	add	ip, r7
 8002382:	4463      	add	r3, ip
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	b25b      	sxtb	r3, r3
 8002388:	18d2      	adds	r2, r2, r3
 800238a:	2324      	movs	r3, #36	; 0x24
 800238c:	2118      	movs	r1, #24
 800238e:	468c      	mov	ip, r1
 8002390:	44bc      	add	ip, r7
 8002392:	4463      	add	r3, ip
 8002394:	4993      	ldr	r1, [pc, #588]	; (80025e4 <drawChar+0x314>)
 8002396:	5c8a      	ldrb	r2, [r1, r2]
 8002398:	701a      	strb	r2, [r3, #0]
		for (int8_t j=0; j<8; j++, line >>= 1) {
 800239a:	2323      	movs	r3, #35	; 0x23
 800239c:	2218      	movs	r2, #24
 800239e:	4694      	mov	ip, r2
 80023a0:	44bc      	add	ip, r7
 80023a2:	4463      	add	r3, ip
 80023a4:	2200      	movs	r2, #0
 80023a6:	701a      	strb	r2, [r3, #0]
 80023a8:	e1c0      	b.n	800272c <drawChar+0x45c>
			if (line & 1) {
 80023aa:	2324      	movs	r3, #36	; 0x24
 80023ac:	2218      	movs	r2, #24
 80023ae:	4694      	mov	ip, r2
 80023b0:	44bc      	add	ip, r7
 80023b2:	4463      	add	r3, ip
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2201      	movs	r2, #1
 80023b8:	4013      	ands	r3, r2
 80023ba:	d100      	bne.n	80023be <drawChar+0xee>
 80023bc:	e0c8      	b.n	8002550 <drawChar+0x280>
				if (textSize == 1) {
 80023be:	4b88      	ldr	r3, [pc, #544]	; (80025e0 <drawChar+0x310>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d11c      	bne.n	8002400 <drawChar+0x130>
					buffer[i+j*6] = colorFixer(textColor);
 80023c6:	4b88      	ldr	r3, [pc, #544]	; (80025e8 <drawChar+0x318>)
 80023c8:	8818      	ldrh	r0, [r3, #0]
 80023ca:	2325      	movs	r3, #37	; 0x25
 80023cc:	2218      	movs	r2, #24
 80023ce:	4694      	mov	ip, r2
 80023d0:	44bc      	add	ip, r7
 80023d2:	4463      	add	r3, ip
 80023d4:	2100      	movs	r1, #0
 80023d6:	5659      	ldrsb	r1, [r3, r1]
 80023d8:	2323      	movs	r3, #35	; 0x23
 80023da:	2218      	movs	r2, #24
 80023dc:	4694      	mov	ip, r2
 80023de:	44bc      	add	ip, r7
 80023e0:	4463      	add	r3, ip
 80023e2:	2200      	movs	r2, #0
 80023e4:	569a      	ldrsb	r2, [r3, r2]
 80023e6:	0013      	movs	r3, r2
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	189b      	adds	r3, r3, r2
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	18cc      	adds	r4, r1, r3
 80023f0:	f7ff fb52 	bl	8001a98 <colorFixer>
 80023f4:	0003      	movs	r3, r0
 80023f6:	0019      	movs	r1, r3
 80023f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023fa:	0062      	lsls	r2, r4, #1
 80023fc:	52d1      	strh	r1, [r2, r3]
 80023fe:	e17f      	b.n	8002700 <drawChar+0x430>
				}
				else {
					for (int8_t k = 0; k < textSize; k++) {
 8002400:	2322      	movs	r3, #34	; 0x22
 8002402:	2218      	movs	r2, #24
 8002404:	4694      	mov	ip, r2
 8002406:	44bc      	add	ip, r7
 8002408:	4463      	add	r3, ip
 800240a:	2200      	movs	r2, #0
 800240c:	701a      	strb	r2, [r3, #0]
 800240e:	e092      	b.n	8002536 <drawChar+0x266>
						rowOffset = textSize*6;
 8002410:	4b73      	ldr	r3, [pc, #460]	; (80025e0 <drawChar+0x310>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	b29b      	uxth	r3, r3
 8002416:	1c1a      	adds	r2, r3, #0
 8002418:	1c13      	adds	r3, r2, #0
 800241a:	18db      	adds	r3, r3, r3
 800241c:	189b      	adds	r3, r3, r2
 800241e:	18db      	adds	r3, r3, r3
 8002420:	b29a      	uxth	r2, r3
 8002422:	2326      	movs	r3, #38	; 0x26
 8002424:	2118      	movs	r1, #24
 8002426:	468c      	mov	ip, r1
 8002428:	44bc      	add	ip, r7
 800242a:	4463      	add	r3, ip
 800242c:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 800242e:	2321      	movs	r3, #33	; 0x21
 8002430:	2218      	movs	r2, #24
 8002432:	4694      	mov	ip, r2
 8002434:	44bc      	add	ip, r7
 8002436:	4463      	add	r3, ip
 8002438:	2200      	movs	r2, #0
 800243a:	701a      	strb	r2, [r3, #0]
 800243c:	e064      	b.n	8002508 <drawChar+0x238>
							address = (textSize*textSize*j*6)+(i*textSize);
 800243e:	4b68      	ldr	r3, [pc, #416]	; (80025e0 <drawChar+0x310>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	b29b      	uxth	r3, r3
 8002444:	4a66      	ldr	r2, [pc, #408]	; (80025e0 <drawChar+0x310>)
 8002446:	7812      	ldrb	r2, [r2, #0]
 8002448:	b292      	uxth	r2, r2
 800244a:	4353      	muls	r3, r2
 800244c:	b29b      	uxth	r3, r3
 800244e:	2223      	movs	r2, #35	; 0x23
 8002450:	2118      	movs	r1, #24
 8002452:	468c      	mov	ip, r1
 8002454:	44bc      	add	ip, r7
 8002456:	4462      	add	r2, ip
 8002458:	7812      	ldrb	r2, [r2, #0]
 800245a:	b252      	sxtb	r2, r2
 800245c:	b292      	uxth	r2, r2
 800245e:	4353      	muls	r3, r2
 8002460:	b29b      	uxth	r3, r3
 8002462:	1c1a      	adds	r2, r3, #0
 8002464:	1c13      	adds	r3, r2, #0
 8002466:	18db      	adds	r3, r3, r3
 8002468:	189b      	adds	r3, r3, r2
 800246a:	18db      	adds	r3, r3, r3
 800246c:	b29a      	uxth	r2, r3
 800246e:	2325      	movs	r3, #37	; 0x25
 8002470:	2118      	movs	r1, #24
 8002472:	468c      	mov	ip, r1
 8002474:	44bc      	add	ip, r7
 8002476:	4463      	add	r3, ip
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	b25b      	sxtb	r3, r3
 800247c:	b29b      	uxth	r3, r3
 800247e:	4958      	ldr	r1, [pc, #352]	; (80025e0 <drawChar+0x310>)
 8002480:	7809      	ldrb	r1, [r1, #0]
 8002482:	b289      	uxth	r1, r1
 8002484:	434b      	muls	r3, r1
 8002486:	b29b      	uxth	r3, r3
 8002488:	18d3      	adds	r3, r2, r3
 800248a:	b29a      	uxth	r2, r3
 800248c:	210e      	movs	r1, #14
 800248e:	2018      	movs	r0, #24
 8002490:	183b      	adds	r3, r7, r0
 8002492:	185b      	adds	r3, r3, r1
 8002494:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 8002496:	2322      	movs	r3, #34	; 0x22
 8002498:	2218      	movs	r2, #24
 800249a:	4694      	mov	ip, r2
 800249c:	44bc      	add	ip, r7
 800249e:	4463      	add	r3, ip
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	b25b      	sxtb	r3, r3
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	2226      	movs	r2, #38	; 0x26
 80024a8:	2418      	movs	r4, #24
 80024aa:	46a4      	mov	ip, r4
 80024ac:	44bc      	add	ip, r7
 80024ae:	4462      	add	r2, ip
 80024b0:	8812      	ldrh	r2, [r2, #0]
 80024b2:	4353      	muls	r3, r2
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	2521      	movs	r5, #33	; 0x21
 80024b8:	183b      	adds	r3, r7, r0
 80024ba:	195b      	adds	r3, r3, r5
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	b25b      	sxtb	r3, r3
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	18d3      	adds	r3, r2, r3
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	183b      	adds	r3, r7, r0
 80024c8:	185b      	adds	r3, r3, r1
 80024ca:	881b      	ldrh	r3, [r3, #0]
 80024cc:	18d3      	adds	r3, r2, r3
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	183b      	adds	r3, r7, r0
 80024d2:	185b      	adds	r3, r3, r1
 80024d4:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(textColor);
 80024d6:	4b44      	ldr	r3, [pc, #272]	; (80025e8 <drawChar+0x318>)
 80024d8:	881a      	ldrh	r2, [r3, #0]
 80024da:	0006      	movs	r6, r0
 80024dc:	183b      	adds	r3, r7, r0
 80024de:	185b      	adds	r3, r3, r1
 80024e0:	2400      	movs	r4, #0
 80024e2:	5f1c      	ldrsh	r4, [r3, r4]
 80024e4:	0010      	movs	r0, r2
 80024e6:	f7ff fad7 	bl	8001a98 <colorFixer>
 80024ea:	0003      	movs	r3, r0
 80024ec:	0019      	movs	r1, r3
 80024ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f0:	0062      	lsls	r2, r4, #1
 80024f2:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 80024f4:	19bb      	adds	r3, r7, r6
 80024f6:	195b      	adds	r3, r3, r5
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	b25b      	sxtb	r3, r3
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	3301      	adds	r3, #1
 8002500:	b2da      	uxtb	r2, r3
 8002502:	19bb      	adds	r3, r7, r6
 8002504:	195b      	adds	r3, r3, r5
 8002506:	701a      	strb	r2, [r3, #0]
 8002508:	2321      	movs	r3, #33	; 0x21
 800250a:	2218      	movs	r2, #24
 800250c:	4694      	mov	ip, r2
 800250e:	44bc      	add	ip, r7
 8002510:	4463      	add	r3, ip
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	b25b      	sxtb	r3, r3
 8002516:	4a32      	ldr	r2, [pc, #200]	; (80025e0 <drawChar+0x310>)
 8002518:	7812      	ldrb	r2, [r2, #0]
 800251a:	4293      	cmp	r3, r2
 800251c:	db8f      	blt.n	800243e <drawChar+0x16e>
					for (int8_t k = 0; k < textSize; k++) {
 800251e:	2122      	movs	r1, #34	; 0x22
 8002520:	2018      	movs	r0, #24
 8002522:	183b      	adds	r3, r7, r0
 8002524:	185b      	adds	r3, r3, r1
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	b25b      	sxtb	r3, r3
 800252a:	b2db      	uxtb	r3, r3
 800252c:	3301      	adds	r3, #1
 800252e:	b2da      	uxtb	r2, r3
 8002530:	183b      	adds	r3, r7, r0
 8002532:	185b      	adds	r3, r3, r1
 8002534:	701a      	strb	r2, [r3, #0]
 8002536:	2322      	movs	r3, #34	; 0x22
 8002538:	2218      	movs	r2, #24
 800253a:	4694      	mov	ip, r2
 800253c:	44bc      	add	ip, r7
 800253e:	4463      	add	r3, ip
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	b25b      	sxtb	r3, r3
 8002544:	4a26      	ldr	r2, [pc, #152]	; (80025e0 <drawChar+0x310>)
 8002546:	7812      	ldrb	r2, [r2, #0]
 8002548:	4293      	cmp	r3, r2
 800254a:	da00      	bge.n	800254e <drawChar+0x27e>
 800254c:	e760      	b.n	8002410 <drawChar+0x140>
 800254e:	e0d7      	b.n	8002700 <drawChar+0x430>
						}
					}
//					fillRect(cursorX+i*textSize, cursorY+j*textSize, textSize, textSize, textColor, hspi);
				}
			} else if (bg != textColor) {
 8002550:	4b26      	ldr	r3, [pc, #152]	; (80025ec <drawChar+0x31c>)
 8002552:	881a      	ldrh	r2, [r3, #0]
 8002554:	4b24      	ldr	r3, [pc, #144]	; (80025e8 <drawChar+0x318>)
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	429a      	cmp	r2, r3
 800255a:	d100      	bne.n	800255e <drawChar+0x28e>
 800255c:	e0d0      	b.n	8002700 <drawChar+0x430>
				if (textSize == 1) {
 800255e:	4b20      	ldr	r3, [pc, #128]	; (80025e0 <drawChar+0x310>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d11c      	bne.n	80025a0 <drawChar+0x2d0>
					buffer[i+j*6] = colorFixer(bg);
 8002566:	4b21      	ldr	r3, [pc, #132]	; (80025ec <drawChar+0x31c>)
 8002568:	8818      	ldrh	r0, [r3, #0]
 800256a:	2325      	movs	r3, #37	; 0x25
 800256c:	2218      	movs	r2, #24
 800256e:	4694      	mov	ip, r2
 8002570:	44bc      	add	ip, r7
 8002572:	4463      	add	r3, ip
 8002574:	2100      	movs	r1, #0
 8002576:	5659      	ldrsb	r1, [r3, r1]
 8002578:	2323      	movs	r3, #35	; 0x23
 800257a:	2218      	movs	r2, #24
 800257c:	4694      	mov	ip, r2
 800257e:	44bc      	add	ip, r7
 8002580:	4463      	add	r3, ip
 8002582:	2200      	movs	r2, #0
 8002584:	569a      	ldrsb	r2, [r3, r2]
 8002586:	0013      	movs	r3, r2
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	189b      	adds	r3, r3, r2
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	18cc      	adds	r4, r1, r3
 8002590:	f7ff fa82 	bl	8001a98 <colorFixer>
 8002594:	0003      	movs	r3, r0
 8002596:	0019      	movs	r1, r3
 8002598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800259a:	0062      	lsls	r2, r4, #1
 800259c:	52d1      	strh	r1, [r2, r3]
 800259e:	e0af      	b.n	8002700 <drawChar+0x430>
				}
				else {
					for (int8_t k = 0; k < textSize; k++) {
 80025a0:	2320      	movs	r3, #32
 80025a2:	2218      	movs	r2, #24
 80025a4:	4694      	mov	ip, r2
 80025a6:	44bc      	add	ip, r7
 80025a8:	4463      	add	r3, ip
 80025aa:	2200      	movs	r2, #0
 80025ac:	701a      	strb	r2, [r3, #0]
 80025ae:	e09b      	b.n	80026e8 <drawChar+0x418>
						rowOffset = textSize*6;
 80025b0:	4b0b      	ldr	r3, [pc, #44]	; (80025e0 <drawChar+0x310>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	1c1a      	adds	r2, r3, #0
 80025b8:	1c13      	adds	r3, r2, #0
 80025ba:	18db      	adds	r3, r3, r3
 80025bc:	189b      	adds	r3, r3, r2
 80025be:	18db      	adds	r3, r3, r3
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	2326      	movs	r3, #38	; 0x26
 80025c4:	2118      	movs	r1, #24
 80025c6:	468c      	mov	ip, r1
 80025c8:	44bc      	add	ip, r7
 80025ca:	4463      	add	r3, ip
 80025cc:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 80025ce:	231f      	movs	r3, #31
 80025d0:	2218      	movs	r2, #24
 80025d2:	4694      	mov	ip, r2
 80025d4:	44bc      	add	ip, r7
 80025d6:	4463      	add	r3, ip
 80025d8:	2200      	movs	r2, #0
 80025da:	701a      	strb	r2, [r3, #0]
 80025dc:	e06d      	b.n	80026ba <drawChar+0x3ea>
 80025de:	46c0      	nop			; (mov r8, r8)
 80025e0:	200000ee 	.word	0x200000ee
 80025e4:	0800b958 	.word	0x0800b958
 80025e8:	200000f0 	.word	0x200000f0
 80025ec:	200000f2 	.word	0x200000f2
							address = (textSize*textSize*j*6)+(i*textSize);
 80025f0:	4bda      	ldr	r3, [pc, #872]	; (800295c <drawChar+0x68c>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	4ad9      	ldr	r2, [pc, #868]	; (800295c <drawChar+0x68c>)
 80025f8:	7812      	ldrb	r2, [r2, #0]
 80025fa:	b292      	uxth	r2, r2
 80025fc:	4353      	muls	r3, r2
 80025fe:	b29b      	uxth	r3, r3
 8002600:	2223      	movs	r2, #35	; 0x23
 8002602:	2118      	movs	r1, #24
 8002604:	468c      	mov	ip, r1
 8002606:	44bc      	add	ip, r7
 8002608:	4462      	add	r2, ip
 800260a:	7812      	ldrb	r2, [r2, #0]
 800260c:	b252      	sxtb	r2, r2
 800260e:	b292      	uxth	r2, r2
 8002610:	4353      	muls	r3, r2
 8002612:	b29b      	uxth	r3, r3
 8002614:	1c1a      	adds	r2, r3, #0
 8002616:	1c13      	adds	r3, r2, #0
 8002618:	18db      	adds	r3, r3, r3
 800261a:	189b      	adds	r3, r3, r2
 800261c:	18db      	adds	r3, r3, r3
 800261e:	b29a      	uxth	r2, r3
 8002620:	2325      	movs	r3, #37	; 0x25
 8002622:	2118      	movs	r1, #24
 8002624:	468c      	mov	ip, r1
 8002626:	44bc      	add	ip, r7
 8002628:	4463      	add	r3, ip
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	b25b      	sxtb	r3, r3
 800262e:	b29b      	uxth	r3, r3
 8002630:	49ca      	ldr	r1, [pc, #808]	; (800295c <drawChar+0x68c>)
 8002632:	7809      	ldrb	r1, [r1, #0]
 8002634:	b289      	uxth	r1, r1
 8002636:	434b      	muls	r3, r1
 8002638:	b29b      	uxth	r3, r3
 800263a:	18d3      	adds	r3, r2, r3
 800263c:	b29a      	uxth	r2, r3
 800263e:	210e      	movs	r1, #14
 8002640:	2018      	movs	r0, #24
 8002642:	183b      	adds	r3, r7, r0
 8002644:	185b      	adds	r3, r3, r1
 8002646:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 8002648:	2320      	movs	r3, #32
 800264a:	2218      	movs	r2, #24
 800264c:	4694      	mov	ip, r2
 800264e:	44bc      	add	ip, r7
 8002650:	4463      	add	r3, ip
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	b25b      	sxtb	r3, r3
 8002656:	b29b      	uxth	r3, r3
 8002658:	2226      	movs	r2, #38	; 0x26
 800265a:	2418      	movs	r4, #24
 800265c:	46a4      	mov	ip, r4
 800265e:	44bc      	add	ip, r7
 8002660:	4462      	add	r2, ip
 8002662:	8812      	ldrh	r2, [r2, #0]
 8002664:	4353      	muls	r3, r2
 8002666:	b29a      	uxth	r2, r3
 8002668:	251f      	movs	r5, #31
 800266a:	183b      	adds	r3, r7, r0
 800266c:	195b      	adds	r3, r3, r5
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	b25b      	sxtb	r3, r3
 8002672:	b29b      	uxth	r3, r3
 8002674:	18d3      	adds	r3, r2, r3
 8002676:	b29a      	uxth	r2, r3
 8002678:	183b      	adds	r3, r7, r0
 800267a:	185b      	adds	r3, r3, r1
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	18d3      	adds	r3, r2, r3
 8002680:	b29a      	uxth	r2, r3
 8002682:	183b      	adds	r3, r7, r0
 8002684:	185b      	adds	r3, r3, r1
 8002686:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(bg);
 8002688:	4bb5      	ldr	r3, [pc, #724]	; (8002960 <drawChar+0x690>)
 800268a:	881a      	ldrh	r2, [r3, #0]
 800268c:	0006      	movs	r6, r0
 800268e:	183b      	adds	r3, r7, r0
 8002690:	185b      	adds	r3, r3, r1
 8002692:	2400      	movs	r4, #0
 8002694:	5f1c      	ldrsh	r4, [r3, r4]
 8002696:	0010      	movs	r0, r2
 8002698:	f7ff f9fe 	bl	8001a98 <colorFixer>
 800269c:	0003      	movs	r3, r0
 800269e:	0019      	movs	r1, r3
 80026a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a2:	0062      	lsls	r2, r4, #1
 80026a4:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 80026a6:	19bb      	adds	r3, r7, r6
 80026a8:	195b      	adds	r3, r3, r5
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	b25b      	sxtb	r3, r3
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	3301      	adds	r3, #1
 80026b2:	b2da      	uxtb	r2, r3
 80026b4:	19bb      	adds	r3, r7, r6
 80026b6:	195b      	adds	r3, r3, r5
 80026b8:	701a      	strb	r2, [r3, #0]
 80026ba:	231f      	movs	r3, #31
 80026bc:	2218      	movs	r2, #24
 80026be:	4694      	mov	ip, r2
 80026c0:	44bc      	add	ip, r7
 80026c2:	4463      	add	r3, ip
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	b25b      	sxtb	r3, r3
 80026c8:	4aa4      	ldr	r2, [pc, #656]	; (800295c <drawChar+0x68c>)
 80026ca:	7812      	ldrb	r2, [r2, #0]
 80026cc:	4293      	cmp	r3, r2
 80026ce:	db8f      	blt.n	80025f0 <drawChar+0x320>
					for (int8_t k = 0; k < textSize; k++) {
 80026d0:	2120      	movs	r1, #32
 80026d2:	2018      	movs	r0, #24
 80026d4:	183b      	adds	r3, r7, r0
 80026d6:	185b      	adds	r3, r3, r1
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	b25b      	sxtb	r3, r3
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	3301      	adds	r3, #1
 80026e0:	b2da      	uxtb	r2, r3
 80026e2:	183b      	adds	r3, r7, r0
 80026e4:	185b      	adds	r3, r3, r1
 80026e6:	701a      	strb	r2, [r3, #0]
 80026e8:	2320      	movs	r3, #32
 80026ea:	2218      	movs	r2, #24
 80026ec:	4694      	mov	ip, r2
 80026ee:	44bc      	add	ip, r7
 80026f0:	4463      	add	r3, ip
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	b25b      	sxtb	r3, r3
 80026f6:	4a99      	ldr	r2, [pc, #612]	; (800295c <drawChar+0x68c>)
 80026f8:	7812      	ldrb	r2, [r2, #0]
 80026fa:	4293      	cmp	r3, r2
 80026fc:	da00      	bge.n	8002700 <drawChar+0x430>
 80026fe:	e757      	b.n	80025b0 <drawChar+0x2e0>
		for (int8_t j=0; j<8; j++, line >>= 1) {
 8002700:	2123      	movs	r1, #35	; 0x23
 8002702:	2018      	movs	r0, #24
 8002704:	183b      	adds	r3, r7, r0
 8002706:	185b      	adds	r3, r3, r1
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	b25b      	sxtb	r3, r3
 800270c:	b2db      	uxtb	r3, r3
 800270e:	3301      	adds	r3, #1
 8002710:	b2da      	uxtb	r2, r3
 8002712:	183b      	adds	r3, r7, r0
 8002714:	185b      	adds	r3, r3, r1
 8002716:	701a      	strb	r2, [r3, #0]
 8002718:	2224      	movs	r2, #36	; 0x24
 800271a:	183b      	adds	r3, r7, r0
 800271c:	189b      	adds	r3, r3, r2
 800271e:	2118      	movs	r1, #24
 8002720:	468c      	mov	ip, r1
 8002722:	44bc      	add	ip, r7
 8002724:	4462      	add	r2, ip
 8002726:	7812      	ldrb	r2, [r2, #0]
 8002728:	0852      	lsrs	r2, r2, #1
 800272a:	701a      	strb	r2, [r3, #0]
 800272c:	2323      	movs	r3, #35	; 0x23
 800272e:	2218      	movs	r2, #24
 8002730:	4694      	mov	ip, r2
 8002732:	44bc      	add	ip, r7
 8002734:	4463      	add	r3, ip
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	b25b      	sxtb	r3, r3
 800273a:	2b07      	cmp	r3, #7
 800273c:	dc00      	bgt.n	8002740 <drawChar+0x470>
 800273e:	e634      	b.n	80023aa <drawChar+0xda>
	for (int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 8002740:	2125      	movs	r1, #37	; 0x25
 8002742:	2018      	movs	r0, #24
 8002744:	183b      	adds	r3, r7, r0
 8002746:	185b      	adds	r3, r3, r1
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	b25b      	sxtb	r3, r3
 800274c:	b2db      	uxtb	r3, r3
 800274e:	3301      	adds	r3, #1
 8002750:	b2da      	uxtb	r2, r3
 8002752:	183b      	adds	r3, r7, r0
 8002754:	185b      	adds	r3, r3, r1
 8002756:	701a      	strb	r2, [r3, #0]
 8002758:	2325      	movs	r3, #37	; 0x25
 800275a:	2218      	movs	r2, #24
 800275c:	4694      	mov	ip, r2
 800275e:	44bc      	add	ip, r7
 8002760:	4463      	add	r3, ip
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	b25b      	sxtb	r3, r3
 8002766:	2b04      	cmp	r3, #4
 8002768:	dc00      	bgt.n	800276c <drawChar+0x49c>
 800276a:	e600      	b.n	800236e <drawChar+0x9e>
				}
			}
		}
	}

	if (bg != textColor) { // If opaque, draw vertical line for last column
 800276c:	4b7c      	ldr	r3, [pc, #496]	; (8002960 <drawChar+0x690>)
 800276e:	881a      	ldrh	r2, [r3, #0]
 8002770:	4b7c      	ldr	r3, [pc, #496]	; (8002964 <drawChar+0x694>)
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d100      	bne.n	800277a <drawChar+0x4aa>
 8002778:	e0ca      	b.n	8002910 <drawChar+0x640>
		for (int8_t j = 0; j < 8; j++) {
 800277a:	231e      	movs	r3, #30
 800277c:	2218      	movs	r2, #24
 800277e:	4694      	mov	ip, r2
 8002780:	44bc      	add	ip, r7
 8002782:	4463      	add	r3, ip
 8002784:	2200      	movs	r2, #0
 8002786:	701a      	strb	r2, [r3, #0]
 8002788:	e0b8      	b.n	80028fc <drawChar+0x62c>
			if (textSize == 1) {
 800278a:	4b74      	ldr	r3, [pc, #464]	; (800295c <drawChar+0x68c>)
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d116      	bne.n	80027c0 <drawChar+0x4f0>
				buffer[5+j*6] = colorFixer(bg);
 8002792:	4b73      	ldr	r3, [pc, #460]	; (8002960 <drawChar+0x690>)
 8002794:	8819      	ldrh	r1, [r3, #0]
 8002796:	231e      	movs	r3, #30
 8002798:	2218      	movs	r2, #24
 800279a:	4694      	mov	ip, r2
 800279c:	44bc      	add	ip, r7
 800279e:	4463      	add	r3, ip
 80027a0:	2200      	movs	r2, #0
 80027a2:	569a      	ldrsb	r2, [r3, r2]
 80027a4:	0013      	movs	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	189b      	adds	r3, r3, r2
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	1d5c      	adds	r4, r3, #5
 80027ae:	0008      	movs	r0, r1
 80027b0:	f7ff f972 	bl	8001a98 <colorFixer>
 80027b4:	0003      	movs	r3, r0
 80027b6:	0019      	movs	r1, r3
 80027b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ba:	0062      	lsls	r2, r4, #1
 80027bc:	52d1      	strh	r1, [r2, r3]
 80027be:	e091      	b.n	80028e4 <drawChar+0x614>
			}
			else {
				for (int8_t k = 0; k < textSize; k++) {
 80027c0:	231d      	movs	r3, #29
 80027c2:	2218      	movs	r2, #24
 80027c4:	4694      	mov	ip, r2
 80027c6:	44bc      	add	ip, r7
 80027c8:	4463      	add	r3, ip
 80027ca:	2200      	movs	r2, #0
 80027cc:	701a      	strb	r2, [r3, #0]
 80027ce:	e07d      	b.n	80028cc <drawChar+0x5fc>
					for (int8_t l = 0; l < textSize; l++) {
 80027d0:	231c      	movs	r3, #28
 80027d2:	2218      	movs	r2, #24
 80027d4:	4694      	mov	ip, r2
 80027d6:	44bc      	add	ip, r7
 80027d8:	4463      	add	r3, ip
 80027da:	2200      	movs	r2, #0
 80027dc:	701a      	strb	r2, [r3, #0]
 80027de:	e05e      	b.n	800289e <drawChar+0x5ce>
						address = (textSize*textSize*j*6)+(5*textSize);
 80027e0:	4b5e      	ldr	r3, [pc, #376]	; (800295c <drawChar+0x68c>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	4a5d      	ldr	r2, [pc, #372]	; (800295c <drawChar+0x68c>)
 80027e8:	7812      	ldrb	r2, [r2, #0]
 80027ea:	b292      	uxth	r2, r2
 80027ec:	4353      	muls	r3, r2
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	221e      	movs	r2, #30
 80027f2:	2118      	movs	r1, #24
 80027f4:	468c      	mov	ip, r1
 80027f6:	44bc      	add	ip, r7
 80027f8:	4462      	add	r2, ip
 80027fa:	7812      	ldrb	r2, [r2, #0]
 80027fc:	b252      	sxtb	r2, r2
 80027fe:	b292      	uxth	r2, r2
 8002800:	4353      	muls	r3, r2
 8002802:	b29b      	uxth	r3, r3
 8002804:	1c1a      	adds	r2, r3, #0
 8002806:	1c13      	adds	r3, r2, #0
 8002808:	18db      	adds	r3, r3, r3
 800280a:	189b      	adds	r3, r3, r2
 800280c:	18db      	adds	r3, r3, r3
 800280e:	b29a      	uxth	r2, r3
 8002810:	4b52      	ldr	r3, [pc, #328]	; (800295c <drawChar+0x68c>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	b29b      	uxth	r3, r3
 8002816:	1c19      	adds	r1, r3, #0
 8002818:	0089      	lsls	r1, r1, #2
 800281a:	18cb      	adds	r3, r1, r3
 800281c:	b29b      	uxth	r3, r3
 800281e:	18d3      	adds	r3, r2, r3
 8002820:	b29a      	uxth	r2, r3
 8002822:	210e      	movs	r1, #14
 8002824:	2018      	movs	r0, #24
 8002826:	183b      	adds	r3, r7, r0
 8002828:	185b      	adds	r3, r3, r1
 800282a:	801a      	strh	r2, [r3, #0]
						address += rowOffset*k+l;
 800282c:	231d      	movs	r3, #29
 800282e:	2218      	movs	r2, #24
 8002830:	4694      	mov	ip, r2
 8002832:	44bc      	add	ip, r7
 8002834:	4463      	add	r3, ip
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	b25b      	sxtb	r3, r3
 800283a:	b29b      	uxth	r3, r3
 800283c:	2226      	movs	r2, #38	; 0x26
 800283e:	2418      	movs	r4, #24
 8002840:	46a4      	mov	ip, r4
 8002842:	44bc      	add	ip, r7
 8002844:	4462      	add	r2, ip
 8002846:	8812      	ldrh	r2, [r2, #0]
 8002848:	4353      	muls	r3, r2
 800284a:	b29a      	uxth	r2, r3
 800284c:	251c      	movs	r5, #28
 800284e:	183b      	adds	r3, r7, r0
 8002850:	195b      	adds	r3, r3, r5
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	b25b      	sxtb	r3, r3
 8002856:	b29b      	uxth	r3, r3
 8002858:	18d3      	adds	r3, r2, r3
 800285a:	b29a      	uxth	r2, r3
 800285c:	183b      	adds	r3, r7, r0
 800285e:	185b      	adds	r3, r3, r1
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	18d3      	adds	r3, r2, r3
 8002864:	b29a      	uxth	r2, r3
 8002866:	183b      	adds	r3, r7, r0
 8002868:	185b      	adds	r3, r3, r1
 800286a:	801a      	strh	r2, [r3, #0]
						buffer[address] = colorFixer(bg);
 800286c:	4b3c      	ldr	r3, [pc, #240]	; (8002960 <drawChar+0x690>)
 800286e:	881a      	ldrh	r2, [r3, #0]
 8002870:	0006      	movs	r6, r0
 8002872:	183b      	adds	r3, r7, r0
 8002874:	185b      	adds	r3, r3, r1
 8002876:	2400      	movs	r4, #0
 8002878:	5f1c      	ldrsh	r4, [r3, r4]
 800287a:	0010      	movs	r0, r2
 800287c:	f7ff f90c 	bl	8001a98 <colorFixer>
 8002880:	0003      	movs	r3, r0
 8002882:	0019      	movs	r1, r3
 8002884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002886:	0062      	lsls	r2, r4, #1
 8002888:	52d1      	strh	r1, [r2, r3]
					for (int8_t l = 0; l < textSize; l++) {
 800288a:	19bb      	adds	r3, r7, r6
 800288c:	195b      	adds	r3, r3, r5
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	b25b      	sxtb	r3, r3
 8002892:	b2db      	uxtb	r3, r3
 8002894:	3301      	adds	r3, #1
 8002896:	b2da      	uxtb	r2, r3
 8002898:	19bb      	adds	r3, r7, r6
 800289a:	195b      	adds	r3, r3, r5
 800289c:	701a      	strb	r2, [r3, #0]
 800289e:	231c      	movs	r3, #28
 80028a0:	2218      	movs	r2, #24
 80028a2:	4694      	mov	ip, r2
 80028a4:	44bc      	add	ip, r7
 80028a6:	4463      	add	r3, ip
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	b25b      	sxtb	r3, r3
 80028ac:	4a2b      	ldr	r2, [pc, #172]	; (800295c <drawChar+0x68c>)
 80028ae:	7812      	ldrb	r2, [r2, #0]
 80028b0:	4293      	cmp	r3, r2
 80028b2:	db95      	blt.n	80027e0 <drawChar+0x510>
				for (int8_t k = 0; k < textSize; k++) {
 80028b4:	211d      	movs	r1, #29
 80028b6:	2018      	movs	r0, #24
 80028b8:	183b      	adds	r3, r7, r0
 80028ba:	185b      	adds	r3, r3, r1
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	b25b      	sxtb	r3, r3
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	3301      	adds	r3, #1
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	183b      	adds	r3, r7, r0
 80028c8:	185b      	adds	r3, r3, r1
 80028ca:	701a      	strb	r2, [r3, #0]
 80028cc:	231d      	movs	r3, #29
 80028ce:	2218      	movs	r2, #24
 80028d0:	4694      	mov	ip, r2
 80028d2:	44bc      	add	ip, r7
 80028d4:	4463      	add	r3, ip
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	b25b      	sxtb	r3, r3
 80028da:	4a20      	ldr	r2, [pc, #128]	; (800295c <drawChar+0x68c>)
 80028dc:	7812      	ldrb	r2, [r2, #0]
 80028de:	4293      	cmp	r3, r2
 80028e0:	da00      	bge.n	80028e4 <drawChar+0x614>
 80028e2:	e775      	b.n	80027d0 <drawChar+0x500>
		for (int8_t j = 0; j < 8; j++) {
 80028e4:	211e      	movs	r1, #30
 80028e6:	2018      	movs	r0, #24
 80028e8:	183b      	adds	r3, r7, r0
 80028ea:	185b      	adds	r3, r3, r1
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	b25b      	sxtb	r3, r3
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	3301      	adds	r3, #1
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	183b      	adds	r3, r7, r0
 80028f8:	185b      	adds	r3, r3, r1
 80028fa:	701a      	strb	r2, [r3, #0]
 80028fc:	231e      	movs	r3, #30
 80028fe:	2218      	movs	r2, #24
 8002900:	4694      	mov	ip, r2
 8002902:	44bc      	add	ip, r7
 8002904:	4463      	add	r3, ip
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	b25b      	sxtb	r3, r3
 800290a:	2b07      	cmp	r3, #7
 800290c:	dc00      	bgt.n	8002910 <drawChar+0x640>
 800290e:	e73c      	b.n	800278a <drawChar+0x4ba>
			}
		}
//		else fillRect(cursorX+5*textSize, cursorY, textSize, 8*textSize, bg, hspi);
	}

	drawBuffer(cursorX, cursorY, 6*textSize, 8*textSize, buffer, bufferSize, hspi);
 8002910:	4b15      	ldr	r3, [pc, #84]	; (8002968 <drawChar+0x698>)
 8002912:	7818      	ldrb	r0, [r3, #0]
 8002914:	4b15      	ldr	r3, [pc, #84]	; (800296c <drawChar+0x69c>)
 8002916:	7819      	ldrb	r1, [r3, #0]
 8002918:	4b10      	ldr	r3, [pc, #64]	; (800295c <drawChar+0x68c>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	1c1a      	adds	r2, r3, #0
 800291e:	1c13      	adds	r3, r2, #0
 8002920:	18db      	adds	r3, r3, r3
 8002922:	189b      	adds	r3, r3, r2
 8002924:	18db      	adds	r3, r3, r3
 8002926:	b2dc      	uxtb	r4, r3
 8002928:	4b0c      	ldr	r3, [pc, #48]	; (800295c <drawChar+0x68c>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	00db      	lsls	r3, r3, #3
 800292e:	b2dd      	uxtb	r5, r3
 8002930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	9202      	str	r2, [sp, #8]
 8002936:	221a      	movs	r2, #26
 8002938:	2618      	movs	r6, #24
 800293a:	46b4      	mov	ip, r6
 800293c:	44bc      	add	ip, r7
 800293e:	4462      	add	r2, ip
 8002940:	8812      	ldrh	r2, [r2, #0]
 8002942:	9201      	str	r2, [sp, #4]
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	002b      	movs	r3, r5
 8002948:	0022      	movs	r2, r4
 800294a:	f7ff fa16 	bl	8001d7a <drawBuffer>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	469d      	mov	sp, r3
//	setCursor(cursorX+6, cursorY);
}
 8002952:	46c0      	nop			; (mov r8, r8)
 8002954:	46bd      	mov	sp, r7
 8002956:	b011      	add	sp, #68	; 0x44
 8002958:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	200000ee 	.word	0x200000ee
 8002960:	200000f2 	.word	0x200000f2
 8002964:	200000f0 	.word	0x200000f0
 8002968:	200000ec 	.word	0x200000ec
 800296c:	200000ed 	.word	0x200000ed

08002970 <drawText>:

// this function is slow, and you can definitely see a scrolling speed thing going on
// how to remove this so it prints near instantly?
// maybe not needed if all we're doing is printing time (very few characters)
void drawText(const char *str, SPI_HandleTypeDef *hspi) {
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
	// add text wrap
	for (int i = 0; str[i] != '\0'; i++) {
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]
 800297e:	e01d      	b.n	80029bc <drawText+0x4c>
		drawChar(str[i], hspi);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	18d3      	adds	r3, r2, r3
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	0011      	movs	r1, r2
 800298c:	0018      	movs	r0, r3
 800298e:	f7ff fc9f 	bl	80022d0 <drawChar>
		setCursor(cursorX+textSize*6, cursorY);
 8002992:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <drawText+0x60>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	1c1a      	adds	r2, r3, #0
 8002998:	1c13      	adds	r3, r2, #0
 800299a:	18db      	adds	r3, r3, r3
 800299c:	189b      	adds	r3, r3, r2
 800299e:	18db      	adds	r3, r3, r3
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	4b0c      	ldr	r3, [pc, #48]	; (80029d4 <drawText+0x64>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	18d3      	adds	r3, r2, r3
 80029a8:	b2da      	uxtb	r2, r3
 80029aa:	4b0b      	ldr	r3, [pc, #44]	; (80029d8 <drawText+0x68>)
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	0019      	movs	r1, r3
 80029b0:	0010      	movs	r0, r2
 80029b2:	f000 f86b 	bl	8002a8c <setCursor>
	for (int i = 0; str[i] != '\0'; i++) {
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	3301      	adds	r3, #1
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	18d3      	adds	r3, r2, r3
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d1db      	bne.n	8002980 <drawText+0x10>
	}
}
 80029c8:	46c0      	nop			; (mov r8, r8)
 80029ca:	46bd      	mov	sp, r7
 80029cc:	b004      	add	sp, #16
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	200000ee 	.word	0x200000ee
 80029d4:	200000ec 	.word	0x200000ec
 80029d8:	200000ed 	.word	0x200000ed

080029dc <drawTextAt>:

void drawTextAt(uint8_t x, uint8_t y, const char *str, SPI_HandleTypeDef *hspi) {
 80029dc:	b590      	push	{r4, r7, lr}
 80029de:	b087      	sub	sp, #28
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60ba      	str	r2, [r7, #8]
 80029e4:	607b      	str	r3, [r7, #4]
 80029e6:	240f      	movs	r4, #15
 80029e8:	193b      	adds	r3, r7, r4
 80029ea:	1c02      	adds	r2, r0, #0
 80029ec:	701a      	strb	r2, [r3, #0]
 80029ee:	200e      	movs	r0, #14
 80029f0:	183b      	adds	r3, r7, r0
 80029f2:	1c0a      	adds	r2, r1, #0
 80029f4:	701a      	strb	r2, [r3, #0]
	// add text wrap
	int i = 0;
 80029f6:	2300      	movs	r3, #0
 80029f8:	617b      	str	r3, [r7, #20]
	setCursor(x,y);
 80029fa:	183b      	adds	r3, r7, r0
 80029fc:	781a      	ldrb	r2, [r3, #0]
 80029fe:	193b      	adds	r3, r7, r4
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	0011      	movs	r1, r2
 8002a04:	0018      	movs	r0, r3
 8002a06:	f000 f841 	bl	8002a8c <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	e01d      	b.n	8002a4c <drawTextAt+0x70>
		drawChar(str[i], hspi);
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	68ba      	ldr	r2, [r7, #8]
 8002a14:	18d3      	adds	r3, r2, r3
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	0011      	movs	r1, r2
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f7ff fc57 	bl	80022d0 <drawChar>
		setCursor(cursorX+textSize*6, cursorY);
 8002a22:	4b0f      	ldr	r3, [pc, #60]	; (8002a60 <drawTextAt+0x84>)
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	1c1a      	adds	r2, r3, #0
 8002a28:	1c13      	adds	r3, r2, #0
 8002a2a:	18db      	adds	r3, r3, r3
 8002a2c:	189b      	adds	r3, r3, r2
 8002a2e:	18db      	adds	r3, r3, r3
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <drawTextAt+0x88>)
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	18d3      	adds	r3, r2, r3
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4b0b      	ldr	r3, [pc, #44]	; (8002a68 <drawTextAt+0x8c>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	0019      	movs	r1, r3
 8002a40:	0010      	movs	r0, r2
 8002a42:	f000 f823 	bl	8002a8c <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	617b      	str	r3, [r7, #20]
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	18d3      	adds	r3, r2, r3
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1db      	bne.n	8002a10 <drawTextAt+0x34>
	}
//	setCursor(x+i*textSize*6, y);
}
 8002a58:	46c0      	nop			; (mov r8, r8)
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	b007      	add	sp, #28
 8002a5e:	bd90      	pop	{r4, r7, pc}
 8002a60:	200000ee 	.word	0x200000ee
 8002a64:	200000ec 	.word	0x200000ec
 8002a68:	200000ed 	.word	0x200000ed

08002a6c <setBackgroundColor>:

void setBackgroundColor(uint16_t color) {bg = color;}
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	0002      	movs	r2, r0
 8002a74:	1dbb      	adds	r3, r7, #6
 8002a76:	801a      	strh	r2, [r3, #0]
 8002a78:	4b03      	ldr	r3, [pc, #12]	; (8002a88 <setBackgroundColor+0x1c>)
 8002a7a:	1dba      	adds	r2, r7, #6
 8002a7c:	8812      	ldrh	r2, [r2, #0]
 8002a7e:	801a      	strh	r2, [r3, #0]
 8002a80:	46c0      	nop			; (mov r8, r8)
 8002a82:	46bd      	mov	sp, r7
 8002a84:	b002      	add	sp, #8
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	200000f2 	.word	0x200000f2

08002a8c <setCursor>:

void setCursor(uint8_t x, uint8_t y) {
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	0002      	movs	r2, r0
 8002a94:	1dfb      	adds	r3, r7, #7
 8002a96:	701a      	strb	r2, [r3, #0]
 8002a98:	1dbb      	adds	r3, r7, #6
 8002a9a:	1c0a      	adds	r2, r1, #0
 8002a9c:	701a      	strb	r2, [r3, #0]
	cursorX = x;
 8002a9e:	4b06      	ldr	r3, [pc, #24]	; (8002ab8 <setCursor+0x2c>)
 8002aa0:	1dfa      	adds	r2, r7, #7
 8002aa2:	7812      	ldrb	r2, [r2, #0]
 8002aa4:	701a      	strb	r2, [r3, #0]
	cursorY = y;
 8002aa6:	4b05      	ldr	r3, [pc, #20]	; (8002abc <setCursor+0x30>)
 8002aa8:	1dba      	adds	r2, r7, #6
 8002aaa:	7812      	ldrb	r2, [r2, #0]
 8002aac:	701a      	strb	r2, [r3, #0]
}
 8002aae:	46c0      	nop			; (mov r8, r8)
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	b002      	add	sp, #8
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	46c0      	nop			; (mov r8, r8)
 8002ab8:	200000ec 	.word	0x200000ec
 8002abc:	200000ed 	.word	0x200000ed

08002ac0 <setTextSize>:

void setTextSize(uint8_t size) {textSize = size;}
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	0002      	movs	r2, r0
 8002ac8:	1dfb      	adds	r3, r7, #7
 8002aca:	701a      	strb	r2, [r3, #0]
 8002acc:	4b03      	ldr	r3, [pc, #12]	; (8002adc <setTextSize+0x1c>)
 8002ace:	1dfa      	adds	r2, r7, #7
 8002ad0:	7812      	ldrb	r2, [r2, #0]
 8002ad2:	701a      	strb	r2, [r3, #0]
 8002ad4:	46c0      	nop			; (mov r8, r8)
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	b002      	add	sp, #8
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	200000ee 	.word	0x200000ee

08002ae0 <setTextColor>:

void setTextColor(uint16_t color) {textColor = color;}
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	0002      	movs	r2, r0
 8002ae8:	1dbb      	adds	r3, r7, #6
 8002aea:	801a      	strh	r2, [r3, #0]
 8002aec:	4b03      	ldr	r3, [pc, #12]	; (8002afc <setTextColor+0x1c>)
 8002aee:	1dba      	adds	r2, r7, #6
 8002af0:	8812      	ldrh	r2, [r2, #0]
 8002af2:	801a      	strh	r2, [r3, #0]
 8002af4:	46c0      	nop			; (mov r8, r8)
 8002af6:	46bd      	mov	sp, r7
 8002af8:	b002      	add	sp, #8
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	200000f0 	.word	0x200000f0

08002b00 <clearScreen>:

void clearScreen(uint16_t backgroundColor, SPI_HandleTypeDef *hspi) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	0002      	movs	r2, r0
 8002b08:	6039      	str	r1, [r7, #0]
 8002b0a:	1dbb      	adds	r3, r7, #6
 8002b0c:	801a      	strh	r2, [r3, #0]
	bg = backgroundColor;
 8002b0e:	4b07      	ldr	r3, [pc, #28]	; (8002b2c <clearScreen+0x2c>)
 8002b10:	1dba      	adds	r2, r7, #6
 8002b12:	8812      	ldrh	r2, [r2, #0]
 8002b14:	801a      	strh	r2, [r3, #0]
	fillScreen(backgroundColor, hspi);
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	1dbb      	adds	r3, r7, #6
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	0011      	movs	r1, r2
 8002b1e:	0018      	movs	r0, r3
 8002b20:	f7ff fa01 	bl	8001f26 <fillScreen>
}
 8002b24:	46c0      	nop			; (mov r8, r8)
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b002      	add	sp, #8
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	200000f2 	.word	0x200000f2

08002b30 <batteryManager>:
static const float batteryCapacity[];
static uint16_t batteryCapacityArraySize = 179;

// spi used to turn display on/off only
// also for drawing battery
void batteryManager(ADC_HandleTypeDef *hadc, SPI_HandleTypeDef *hspi) {
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
	if (canSampleBattery) {
 8002b3a:	4b28      	ldr	r3, [pc, #160]	; (8002bdc <batteryManager+0xac>)
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d046      	beq.n	8002bd2 <batteryManager+0xa2>
		canSampleBattery = 0;
 8002b44:	4b25      	ldr	r3, [pc, #148]	; (8002bdc <batteryManager+0xac>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	701a      	strb	r2, [r3, #0]

		battPercentage = getBatteryPercentage(hadc);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	f000 f84d 	bl	8002bec <getBatteryPercentage>
 8002b52:	0003      	movs	r3, r0
 8002b54:	001a      	movs	r2, r3
 8002b56:	4b22      	ldr	r3, [pc, #136]	; (8002be0 <batteryManager+0xb0>)
 8002b58:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);
 8002b5a:	4b22      	ldr	r3, [pc, #136]	; (8002be4 <batteryManager+0xb4>)
 8002b5c:	2108      	movs	r1, #8
 8002b5e:	0018      	movs	r0, r3
 8002b60:	f004 fd54 	bl	800760c <HAL_GPIO_TogglePin>
		// start really shutting down & set flag
		// disable power supply (setting enable pin to 0)
		if (battPercentage == 0) {
 8002b64:	4b1e      	ldr	r3, [pc, #120]	; (8002be0 <batteryManager+0xb0>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d106      	bne.n	8002b7a <batteryManager+0x4a>
//			turnDisplayOff(hspi);
			HAL_GPIO_WritePin(POWER_SUPPLY_ENABLE_PORT, POWER_SUPPLY_ENABLE_PIN, GPIO_PIN_RESET);
 8002b6c:	4b1d      	ldr	r3, [pc, #116]	; (8002be4 <batteryManager+0xb4>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2110      	movs	r1, #16
 8002b72:	0018      	movs	r0, r3
 8002b74:	f004 fd2d 	bl	80075d2 <HAL_GPIO_WritePin>
 8002b78:	e024      	b.n	8002bc4 <batteryManager+0x94>
		}
		else if (battPercentage <= 5) {
 8002b7a:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <batteryManager+0xb0>)
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	2b05      	cmp	r3, #5
 8002b80:	d803      	bhi.n	8002b8a <batteryManager+0x5a>
			// start turning off most hardware
//			turnDisplayOff(hspi);
			bState = batteryReallyLow;
 8002b82:	4b19      	ldr	r3, [pc, #100]	; (8002be8 <batteryManager+0xb8>)
 8002b84:	2202      	movs	r2, #2
 8002b86:	701a      	strb	r2, [r3, #0]
 8002b88:	e01c      	b.n	8002bc4 <batteryManager+0x94>
		}
		// start low-power mode and set flag
		else if (battPercentage <= 15) {
 8002b8a:	4b15      	ldr	r3, [pc, #84]	; (8002be0 <batteryManager+0xb0>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	2b0f      	cmp	r3, #15
 8002b90:	d803      	bhi.n	8002b9a <batteryManager+0x6a>
			// start turning off some hardware
			bState = batteryLow;
 8002b92:	4b15      	ldr	r3, [pc, #84]	; (8002be8 <batteryManager+0xb8>)
 8002b94:	2201      	movs	r2, #1
 8002b96:	701a      	strb	r2, [r3, #0]
 8002b98:	e014      	b.n	8002bc4 <batteryManager+0x94>
		}
		// set hardware to use power normally
		else {
			// do nothing? maybe might need to check previous state and make sure everything is normal
			if (bState == batteryLow || bState == batteryReallyLow) {
 8002b9a:	4b13      	ldr	r3, [pc, #76]	; (8002be8 <batteryManager+0xb8>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d003      	beq.n	8002baa <batteryManager+0x7a>
 8002ba2:	4b11      	ldr	r3, [pc, #68]	; (8002be8 <batteryManager+0xb8>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d103      	bne.n	8002bb2 <batteryManager+0x82>
				turnDisplayOn(hspi);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	0018      	movs	r0, r3
 8002bae:	f7fe ff65 	bl	8001a7c <turnDisplayOn>
			}
			HAL_GPIO_WritePin(POWER_SUPPLY_ENABLE_PORT, POWER_SUPPLY_ENABLE_PIN, GPIO_PIN_SET);
 8002bb2:	4b0c      	ldr	r3, [pc, #48]	; (8002be4 <batteryManager+0xb4>)
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	2110      	movs	r1, #16
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f004 fd0a 	bl	80075d2 <HAL_GPIO_WritePin>
			bState = batteryNormal;
 8002bbe:	4b0a      	ldr	r3, [pc, #40]	; (8002be8 <batteryManager+0xb8>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]
		}

		drawBattery(battPercentage, hspi);
 8002bc4:	4b06      	ldr	r3, [pc, #24]	; (8002be0 <batteryManager+0xb0>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	0011      	movs	r1, r2
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f003 f969 	bl	8005ea4 <drawBattery>
	}
}
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b002      	add	sp, #8
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	20000141 	.word	0x20000141
 8002be0:	20000140 	.word	0x20000140
 8002be4:	50000800 	.word	0x50000800
 8002be8:	200000f4 	.word	0x200000f4

08002bec <getBatteryPercentage>:

// should return a number from 0-100
uint8_t getBatteryPercentage(ADC_HandleTypeDef *hadc) {
 8002bec:	b5b0      	push	{r4, r5, r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
	float averageVoltage, temp;
	uint8_t index;

	// enable adc voltage divider for measurements, disable after
	HAL_GPIO_WritePin(ADC_DIVIDER_PORT, ADC_DIVIDER_PIN, GPIO_PIN_SET);
 8002bf4:	4b3c      	ldr	r3, [pc, #240]	; (8002ce8 <getBatteryPercentage+0xfc>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	2120      	movs	r1, #32
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	f004 fce9 	bl	80075d2 <HAL_GPIO_WritePin>
	HAL_ADC_Start_IT(hadc);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	0018      	movs	r0, r3
 8002c04:	f003 fe70 	bl	80068e8 <HAL_ADC_Start_IT>
	HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8002c08:	2301      	movs	r3, #1
 8002c0a:	425a      	negs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	0011      	movs	r1, r2
 8002c10:	0018      	movs	r0, r3
 8002c12:	f003 fdd3 	bl	80067bc <HAL_ADC_PollForConversion>
	averageVoltage = 3.3*HAL_ADC_GetValue(hadc)/(0xFFF);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f003 fed7 	bl	80069cc <HAL_ADC_GetValue>
 8002c1e:	0003      	movs	r3, r0
 8002c20:	0018      	movs	r0, r3
 8002c22:	f7fe fc99 	bl	8001558 <__aeabi_ui2d>
 8002c26:	4a31      	ldr	r2, [pc, #196]	; (8002cec <getBatteryPercentage+0x100>)
 8002c28:	4b31      	ldr	r3, [pc, #196]	; (8002cf0 <getBatteryPercentage+0x104>)
 8002c2a:	f7fe f9e9 	bl	8001000 <__aeabi_dmul>
 8002c2e:	0003      	movs	r3, r0
 8002c30:	000c      	movs	r4, r1
 8002c32:	0018      	movs	r0, r3
 8002c34:	0021      	movs	r1, r4
 8002c36:	2200      	movs	r2, #0
 8002c38:	4b2e      	ldr	r3, [pc, #184]	; (8002cf4 <getBatteryPercentage+0x108>)
 8002c3a:	f7fd fedf 	bl	80009fc <__aeabi_ddiv>
 8002c3e:	0003      	movs	r3, r0
 8002c40:	000c      	movs	r4, r1
 8002c42:	0018      	movs	r0, r3
 8002c44:	0021      	movs	r1, r4
 8002c46:	f7fe fcb9 	bl	80015bc <__aeabi_d2f>
 8002c4a:	1c03      	adds	r3, r0, #0
 8002c4c:	617b      	str	r3, [r7, #20]
	HAL_ADC_Stop(hadc);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	0018      	movs	r0, r3
 8002c52:	f003 fd73 	bl	800673c <HAL_ADC_Stop>
	HAL_GPIO_WritePin(ADC_DIVIDER_PORT, ADC_DIVIDER_PIN, GPIO_PIN_RESET);
 8002c56:	4b24      	ldr	r3, [pc, #144]	; (8002ce8 <getBatteryPercentage+0xfc>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2120      	movs	r1, #32
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	f004 fcb8 	bl	80075d2 <HAL_GPIO_WritePin>

	// trying to look only for 3.9-3.4. anything above 3.7 is 100%, anything below 3.4 is 0%
	// scaled voltages at 3.0642-2.6714
	// indices at 6-151. have to scale and flip to go from 100-0 since 6->100%
	index = search(averageVoltage);
 8002c62:	2513      	movs	r5, #19
 8002c64:	197c      	adds	r4, r7, r5
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	1c18      	adds	r0, r3, #0
 8002c6a:	f000 f84b 	bl	8002d04 <search>
 8002c6e:	0003      	movs	r3, r0
 8002c70:	7023      	strb	r3, [r4, #0]
	if (index <= 6) return 100;
 8002c72:	197b      	adds	r3, r7, r5
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	2b06      	cmp	r3, #6
 8002c78:	d801      	bhi.n	8002c7e <getBatteryPercentage+0x92>
 8002c7a:	2364      	movs	r3, #100	; 0x64
 8002c7c:	e030      	b.n	8002ce0 <getBatteryPercentage+0xf4>
	else if (index >= 135) return 0;		// adjusting numbers because tests want to call 2.65V non-zero
 8002c7e:	2313      	movs	r3, #19
 8002c80:	18fb      	adds	r3, r7, r3
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	2b86      	cmp	r3, #134	; 0x86
 8002c86:	d901      	bls.n	8002c8c <getBatteryPercentage+0xa0>
 8002c88:	2300      	movs	r3, #0
 8002c8a:	e029      	b.n	8002ce0 <getBatteryPercentage+0xf4>
	else {
		index -= 6;
 8002c8c:	2113      	movs	r1, #19
 8002c8e:	187b      	adds	r3, r7, r1
 8002c90:	187a      	adds	r2, r7, r1
 8002c92:	7812      	ldrb	r2, [r2, #0]
 8002c94:	3a06      	subs	r2, #6
 8002c96:	701a      	strb	r2, [r3, #0]
		temp = index*100.0/129;
 8002c98:	187b      	adds	r3, r7, r1
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f7fe fc21 	bl	80014e4 <__aeabi_i2d>
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <getBatteryPercentage+0x10c>)
 8002ca6:	f7fe f9ab 	bl	8001000 <__aeabi_dmul>
 8002caa:	0003      	movs	r3, r0
 8002cac:	000c      	movs	r4, r1
 8002cae:	0018      	movs	r0, r3
 8002cb0:	0021      	movs	r1, r4
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	4b11      	ldr	r3, [pc, #68]	; (8002cfc <getBatteryPercentage+0x110>)
 8002cb6:	f7fd fea1 	bl	80009fc <__aeabi_ddiv>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	000c      	movs	r4, r1
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	0021      	movs	r1, r4
 8002cc2:	f7fe fc7b 	bl	80015bc <__aeabi_d2f>
 8002cc6:	1c03      	adds	r3, r0, #0
 8002cc8:	60fb      	str	r3, [r7, #12]
		temp = 100-temp;
 8002cca:	68f9      	ldr	r1, [r7, #12]
 8002ccc:	480c      	ldr	r0, [pc, #48]	; (8002d00 <getBatteryPercentage+0x114>)
 8002cce:	f7fd fcb1 	bl	8000634 <__aeabi_fsub>
 8002cd2:	1c03      	adds	r3, r0, #0
 8002cd4:	60fb      	str	r3, [r7, #12]
		return temp;
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f7fd fbce 	bl	8000478 <__aeabi_f2uiz>
 8002cdc:	0003      	movs	r3, r0
 8002cde:	b2db      	uxtb	r3, r3
	}
}
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	b006      	add	sp, #24
 8002ce6:	bdb0      	pop	{r4, r5, r7, pc}
 8002ce8:	50000800 	.word	0x50000800
 8002cec:	66666666 	.word	0x66666666
 8002cf0:	400a6666 	.word	0x400a6666
 8002cf4:	40affe00 	.word	0x40affe00
 8002cf8:	40590000 	.word	0x40590000
 8002cfc:	40602000 	.word	0x40602000
 8002d00:	42c80000 	.word	0x42c80000

08002d04 <search>:

// should return index in array
uint8_t search(float val) {
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
	// write binary search for efficiency?
	// size not related to 2. size is not that big. maybe in the future
	uint8_t i;
	for (i = 0; i < batteryCapacityArraySize; i++) {
 8002d0c:	230f      	movs	r3, #15
 8002d0e:	18fb      	adds	r3, r7, r3
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
 8002d14:	e015      	b.n	8002d42 <search+0x3e>
		if (val > batteryCapacity[i]) return i;
 8002d16:	230f      	movs	r3, #15
 8002d18:	18fb      	adds	r3, r7, r3
 8002d1a:	781a      	ldrb	r2, [r3, #0]
 8002d1c:	4b10      	ldr	r3, [pc, #64]	; (8002d60 <search+0x5c>)
 8002d1e:	0092      	lsls	r2, r2, #2
 8002d20:	58d3      	ldr	r3, [r2, r3]
 8002d22:	1c19      	adds	r1, r3, #0
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7fd fb93 	bl	8000450 <__aeabi_fcmpgt>
 8002d2a:	1e03      	subs	r3, r0, #0
 8002d2c:	d003      	beq.n	8002d36 <search+0x32>
 8002d2e:	230f      	movs	r3, #15
 8002d30:	18fb      	adds	r3, r7, r3
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	e010      	b.n	8002d58 <search+0x54>
	for (i = 0; i < batteryCapacityArraySize; i++) {
 8002d36:	210f      	movs	r1, #15
 8002d38:	187b      	adds	r3, r7, r1
 8002d3a:	781a      	ldrb	r2, [r3, #0]
 8002d3c:	187b      	adds	r3, r7, r1
 8002d3e:	3201      	adds	r2, #1
 8002d40:	701a      	strb	r2, [r3, #0]
 8002d42:	230f      	movs	r3, #15
 8002d44:	18fb      	adds	r3, r7, r3
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <search+0x60>)
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d3e1      	bcc.n	8002d16 <search+0x12>
	}
	return batteryCapacityArraySize;
 8002d52:	4b04      	ldr	r3, [pc, #16]	; (8002d64 <search+0x60>)
 8002d54:	881b      	ldrh	r3, [r3, #0]
 8002d56:	b2db      	uxtb	r3, r3
}
 8002d58:	0018      	movs	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	b004      	add	sp, #16
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	0800b68c 	.word	0x0800b68c
 8002d64:	20000000 	.word	0x20000000

08002d68 <setTime>:

#include "clocks.h"

// set rtc time. uses perosnal struct as arg
// assert members not null for set functions?
void setTime(struct times *t, RTC_HandleTypeDef *hrtc) {
 8002d68:	b590      	push	{r4, r7, lr}
 8002d6a:	b089      	sub	sp, #36	; 0x24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
	RTC_TimeTypeDef stime = {0};	// change to malloc call? does that work in embedded?
 8002d72:	210c      	movs	r1, #12
 8002d74:	000c      	movs	r4, r1
 8002d76:	187b      	adds	r3, r7, r1
 8002d78:	0018      	movs	r0, r3
 8002d7a:	2314      	movs	r3, #20
 8002d7c:	001a      	movs	r2, r3
 8002d7e:	2100      	movs	r1, #0
 8002d80:	f007 fee7 	bl	800ab52 <memset>

	// set using args later
	stime.Hours = t->hr;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	781a      	ldrb	r2, [r3, #0]
 8002d88:	0021      	movs	r1, r4
 8002d8a:	187b      	adds	r3, r7, r1
 8002d8c:	701a      	strb	r2, [r3, #0]
	stime.Minutes = t->min;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	785a      	ldrb	r2, [r3, #1]
 8002d92:	187b      	adds	r3, r7, r1
 8002d94:	705a      	strb	r2, [r3, #1]
	stime.Seconds = t->sec;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	789a      	ldrb	r2, [r3, #2]
 8002d9a:	187b      	adds	r3, r7, r1
 8002d9c:	709a      	strb	r2, [r3, #2]

	stime.TimeFormat = RTC_HOURFORMAT_24;
 8002d9e:	187b      	adds	r3, r7, r1
 8002da0:	2200      	movs	r2, #0
 8002da2:	70da      	strb	r2, [r3, #3]

	// not sure what these do, but probably fine if set to 0 or ignored
	stime.SubSeconds = 0;
 8002da4:	187b      	adds	r3, r7, r1
 8002da6:	2200      	movs	r2, #0
 8002da8:	605a      	str	r2, [r3, #4]
	stime.SecondFraction = 0;
 8002daa:	187b      	adds	r3, r7, r1
 8002dac:	2200      	movs	r2, #0
 8002dae:	609a      	str	r2, [r3, #8]

	stime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;		// add daylight savings later?
 8002db0:	187b      	adds	r3, r7, r1
 8002db2:	2200      	movs	r2, #0
 8002db4:	60da      	str	r2, [r3, #12]
	stime.StoreOperation = RTC_STOREOPERATION_SET;		// not sure what this does
 8002db6:	187b      	adds	r3, r7, r1
 8002db8:	2280      	movs	r2, #128	; 0x80
 8002dba:	02d2      	lsls	r2, r2, #11
 8002dbc:	611a      	str	r2, [r3, #16]

	// do nothing until done
	// not following BCD format (4-bit digit 1, 4-bit digit 2)
	// while makes program hang? ignore instead?
//	while (HAL_RTC_SetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK);
	HAL_RTC_SetTime(hrtc, &stime, RTC_FORMAT_BIN);
 8002dbe:	1879      	adds	r1, r7, r1
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	0018      	movs	r0, r3
 8002dc6:	f005 fd47 	bl	8008858 <HAL_RTC_SetTime>

//	runClockDisplay(&htim22);
}
 8002dca:	46c0      	nop			; (mov r8, r8)
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b009      	add	sp, #36	; 0x24
 8002dd0:	bd90      	pop	{r4, r7, pc}

08002dd2 <setDate>:

// set rtc date. uses personal struct
void setDate(struct dates *d, RTC_HandleTypeDef *hrtc) {
 8002dd2:	b590      	push	{r4, r7, lr}
 8002dd4:	b085      	sub	sp, #20
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	6039      	str	r1, [r7, #0]
	// ---- date ----
	RTC_DateTypeDef sdate = {0};
 8002ddc:	240c      	movs	r4, #12
 8002dde:	193b      	adds	r3, r7, r4
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]

	sdate.Month = d->month;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	789a      	ldrb	r2, [r3, #2]
 8002de8:	193b      	adds	r3, r7, r4
 8002dea:	705a      	strb	r2, [r3, #1]
	sdate.Date = d->date;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	78da      	ldrb	r2, [r3, #3]
 8002df0:	193b      	adds	r3, r7, r4
 8002df2:	709a      	strb	r2, [r3, #2]
	sdate.WeekDay = weekdayCalculator(d->yr, d->month, d->date) % 7;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	8818      	ldrh	r0, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	7899      	ldrb	r1, [r3, #2]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	78db      	ldrb	r3, [r3, #3]
 8002e00:	001a      	movs	r2, r3
 8002e02:	f000 fa83 	bl	800330c <weekdayCalculator>
 8002e06:	0003      	movs	r3, r0
 8002e08:	2107      	movs	r1, #7
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f7fd fa0a 	bl	8000224 <__aeabi_uidivmod>
 8002e10:	000b      	movs	r3, r1
 8002e12:	b2da      	uxtb	r2, r3
 8002e14:	193b      	adds	r3, r7, r4
 8002e16:	701a      	strb	r2, [r3, #0]
	sdate.Year = d->yr % 100; 		// set only between 0-99. part of the library (!?)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	881b      	ldrh	r3, [r3, #0]
 8002e1c:	2164      	movs	r1, #100	; 0x64
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f7fd fa00 	bl	8000224 <__aeabi_uidivmod>
 8002e24:	000b      	movs	r3, r1
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	b2da      	uxtb	r2, r3
 8002e2a:	193b      	adds	r3, r7, r4
 8002e2c:	70da      	strb	r2, [r3, #3]

	HAL_RTC_SetDate(hrtc, &sdate, RTC_FORMAT_BIN);
 8002e2e:	1939      	adds	r1, r7, r4
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	2200      	movs	r2, #0
 8002e34:	0018      	movs	r0, r3
 8002e36:	f005 fe2f 	bl	8008a98 <HAL_RTC_SetDate>

//	runClockDisplay(&htim22);
}
 8002e3a:	46c0      	nop			; (mov r8, r8)
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	b005      	add	sp, #20
 8002e40:	bd90      	pop	{r4, r7, pc}

08002e42 <setDateTime>:

void setDateTime(struct dates *d, struct times *t, RTC_HandleTypeDef *hrtc) {
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b084      	sub	sp, #16
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	60f8      	str	r0, [r7, #12]
 8002e4a:	60b9      	str	r1, [r7, #8]
 8002e4c:	607a      	str	r2, [r7, #4]
	setDate(d, hrtc);
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	0011      	movs	r1, r2
 8002e54:	0018      	movs	r0, r3
 8002e56:	f7ff ffbc 	bl	8002dd2 <setDate>
	setTime(t, hrtc);
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	0011      	movs	r1, r2
 8002e60:	0018      	movs	r0, r3
 8002e62:	f7ff ff81 	bl	8002d68 <setTime>
}
 8002e66:	46c0      	nop			; (mov r8, r8)
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	b004      	add	sp, #16
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <setAlarm>:

// for time of day+week
void setAlarm(struct alarmTimes *a, RTC_HandleTypeDef *hrtc) {
 8002e6e:	b5b0      	push	{r4, r5, r7, lr}
 8002e70:	b092      	sub	sp, #72	; 0x48
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
 8002e76:	6039      	str	r1, [r7, #0]
	RTC_AlarmTypeDef salarm = {0};		// is there a problem with using pointers instead?
 8002e78:	2520      	movs	r5, #32
 8002e7a:	197b      	adds	r3, r7, r5
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	2328      	movs	r3, #40	; 0x28
 8002e80:	001a      	movs	r2, r3
 8002e82:	2100      	movs	r1, #0
 8002e84:	f007 fe65 	bl	800ab52 <memset>
	RTC_TimeTypeDef salarmtime = {0};
 8002e88:	210c      	movs	r1, #12
 8002e8a:	000c      	movs	r4, r1
 8002e8c:	187b      	adds	r3, r7, r1
 8002e8e:	0018      	movs	r0, r3
 8002e90:	2314      	movs	r3, #20
 8002e92:	001a      	movs	r2, r3
 8002e94:	2100      	movs	r1, #0
 8002e96:	f007 fe5c 	bl	800ab52 <memset>

	// change to set with args
	salarmtime.Hours = a->hr;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	781a      	ldrb	r2, [r3, #0]
 8002e9e:	0021      	movs	r1, r4
 8002ea0:	187b      	adds	r3, r7, r1
 8002ea2:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a->min;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	785a      	ldrb	r2, [r3, #1]
 8002ea8:	187b      	adds	r3, r7, r1
 8002eaa:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a->sec;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	789a      	ldrb	r2, [r3, #2]
 8002eb0:	187b      	adds	r3, r7, r1
 8002eb2:	709a      	strb	r2, [r3, #2]
	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 8002eb4:	187b      	adds	r3, r7, r1
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 8002eba:	187b      	adds	r3, r7, r1
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 8002ec0:	187b      	adds	r3, r7, r1
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002ec6:	187b      	adds	r3, r7, r1
 8002ec8:	2200      	movs	r2, #0
 8002eca:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002ecc:	187b      	adds	r3, r7, r1
 8002ece:	2200      	movs	r2, #0
 8002ed0:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 8002ed2:	197b      	adds	r3, r7, r5
 8002ed4:	187a      	adds	r2, r7, r1
 8002ed6:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002ed8:	c313      	stmia	r3!, {r0, r1, r4}
 8002eda:	ca03      	ldmia	r2!, {r0, r1}
 8002edc:	c303      	stmia	r3!, {r0, r1}
	salarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002ede:	197b      	adds	r3, r7, r5
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002ee4:	197b      	adds	r3, r7, r5
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 8002eea:	197b      	adds	r3, r7, r5
 8002eec:	2280      	movs	r2, #128	; 0x80
 8002eee:	05d2      	lsls	r2, r2, #23
 8002ef0:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a->weekday;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	78d9      	ldrb	r1, [r3, #3]
 8002ef6:	197b      	adds	r3, r7, r5
 8002ef8:	2220      	movs	r2, #32
 8002efa:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_A;			// change if using different alarm
 8002efc:	197b      	adds	r3, r7, r5
 8002efe:	2280      	movs	r2, #128	; 0x80
 8002f00:	0052      	lsls	r2, r2, #1
 8002f02:	625a      	str	r2, [r3, #36]	; 0x24

	// do nothing until done
	HAL_RTC_SetAlarm_IT(hrtc, &salarm, RTC_FORMAT_BIN);
 8002f04:	1979      	adds	r1, r7, r5
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f005 fec0 	bl	8008c90 <HAL_RTC_SetAlarm_IT>
}
 8002f10:	46c0      	nop			; (mov r8, r8)
 8002f12:	46bd      	mov	sp, r7
 8002f14:	b012      	add	sp, #72	; 0x48
 8002f16:	bdb0      	pop	{r4, r5, r7, pc}

08002f18 <setClockAlarm>:

// set an alarm for the next second.
// for triggering display updates.
// uses rtc weekday. should have weekday calculator integrated before using
void setClockAlarm(RTC_HandleTypeDef *hrtc) {
 8002f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f1a:	b097      	sub	sp, #92	; 0x5c
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef salarm = {0};			// malloc if using pointers
 8002f20:	242c      	movs	r4, #44	; 0x2c
 8002f22:	193b      	adds	r3, r7, r4
 8002f24:	0018      	movs	r0, r3
 8002f26:	2328      	movs	r3, #40	; 0x28
 8002f28:	001a      	movs	r2, r3
 8002f2a:	2100      	movs	r1, #0
 8002f2c:	f007 fe11 	bl	800ab52 <memset>
	RTC_TimeTypeDef salarmtime = {0};
 8002f30:	2518      	movs	r5, #24
 8002f32:	197b      	adds	r3, r7, r5
 8002f34:	0018      	movs	r0, r3
 8002f36:	2314      	movs	r3, #20
 8002f38:	001a      	movs	r2, r3
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	f007 fe09 	bl	800ab52 <memset>

	struct dates currentDate = {0};
 8002f40:	2310      	movs	r3, #16
 8002f42:	18fb      	adds	r3, r7, r3
 8002f44:	0018      	movs	r0, r3
 8002f46:	2306      	movs	r3, #6
 8002f48:	001a      	movs	r2, r3
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	f007 fe01 	bl	800ab52 <memset>
	struct times currentTime = {0};
 8002f50:	210c      	movs	r1, #12
 8002f52:	000e      	movs	r6, r1
 8002f54:	187b      	adds	r3, r7, r1
 8002f56:	0018      	movs	r0, r3
 8002f58:	2303      	movs	r3, #3
 8002f5a:	001a      	movs	r2, r3
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	f007 fdf8 	bl	800ab52 <memset>

	getDateTime(&currentDate, &currentTime, hrtc);
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	0031      	movs	r1, r6
 8002f66:	000c      	movs	r4, r1
 8002f68:	1879      	adds	r1, r7, r1
 8002f6a:	2310      	movs	r3, #16
 8002f6c:	18fb      	adds	r3, r7, r3
 8002f6e:	0018      	movs	r0, r3
 8002f70:	f000 f8d4 	bl	800311c <getDateTime>

	struct alarmTimes a = {0};
 8002f74:	2608      	movs	r6, #8
 8002f76:	19bb      	adds	r3, r7, r6
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]
	uint8_t s,m,h,w;
	s = currentTime.sec + 1;
 8002f7c:	0021      	movs	r1, r4
 8002f7e:	187b      	adds	r3, r7, r1
 8002f80:	789a      	ldrb	r2, [r3, #2]
 8002f82:	2057      	movs	r0, #87	; 0x57
 8002f84:	183b      	adds	r3, r7, r0
 8002f86:	3201      	adds	r2, #1
 8002f88:	701a      	strb	r2, [r3, #0]
	m = currentTime.min + s/60;
 8002f8a:	187b      	adds	r3, r7, r1
 8002f8c:	785c      	ldrb	r4, [r3, #1]
 8002f8e:	183b      	adds	r3, r7, r0
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	213c      	movs	r1, #60	; 0x3c
 8002f94:	0018      	movs	r0, r3
 8002f96:	f7fd f8bf 	bl	8000118 <__udivsi3>
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	2056      	movs	r0, #86	; 0x56
 8002fa0:	183b      	adds	r3, r7, r0
 8002fa2:	18a2      	adds	r2, r4, r2
 8002fa4:	701a      	strb	r2, [r3, #0]
	h = currentTime.hr + m/60;
 8002fa6:	210c      	movs	r1, #12
 8002fa8:	187b      	adds	r3, r7, r1
 8002faa:	781c      	ldrb	r4, [r3, #0]
 8002fac:	0002      	movs	r2, r0
 8002fae:	18bb      	adds	r3, r7, r2
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	213c      	movs	r1, #60	; 0x3c
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f7fd f8af 	bl	8000118 <__udivsi3>
 8002fba:	0003      	movs	r3, r0
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	2155      	movs	r1, #85	; 0x55
 8002fc0:	187b      	adds	r3, r7, r1
 8002fc2:	18a2      	adds	r2, r4, r2
 8002fc4:	701a      	strb	r2, [r3, #0]
	w = currentDate.weekday + h/24;
 8002fc6:	2310      	movs	r3, #16
 8002fc8:	18fb      	adds	r3, r7, r3
 8002fca:	791c      	ldrb	r4, [r3, #4]
 8002fcc:	187b      	adds	r3, r7, r1
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	2118      	movs	r1, #24
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f7fd f8a0 	bl	8000118 <__udivsi3>
 8002fd8:	0003      	movs	r3, r0
 8002fda:	b2da      	uxtb	r2, r3
 8002fdc:	2354      	movs	r3, #84	; 0x54
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	18a2      	adds	r2, r4, r2
 8002fe2:	701a      	strb	r2, [r3, #0]
	a.sec = s % 60;
 8002fe4:	2057      	movs	r0, #87	; 0x57
 8002fe6:	183b      	adds	r3, r7, r0
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	213c      	movs	r1, #60	; 0x3c
 8002fec:	0018      	movs	r0, r3
 8002fee:	f7fd f919 	bl	8000224 <__aeabi_uidivmod>
 8002ff2:	000b      	movs	r3, r1
 8002ff4:	b2da      	uxtb	r2, r3
 8002ff6:	19bb      	adds	r3, r7, r6
 8002ff8:	709a      	strb	r2, [r3, #2]
	a.min = m % 60;
 8002ffa:	2256      	movs	r2, #86	; 0x56
 8002ffc:	18bb      	adds	r3, r7, r2
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	213c      	movs	r1, #60	; 0x3c
 8003002:	0018      	movs	r0, r3
 8003004:	f7fd f90e 	bl	8000224 <__aeabi_uidivmod>
 8003008:	000b      	movs	r3, r1
 800300a:	b2da      	uxtb	r2, r3
 800300c:	19bb      	adds	r3, r7, r6
 800300e:	705a      	strb	r2, [r3, #1]
	a.hr = h % 24;
 8003010:	2155      	movs	r1, #85	; 0x55
 8003012:	187b      	adds	r3, r7, r1
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2118      	movs	r1, #24
 8003018:	0018      	movs	r0, r3
 800301a:	f7fd f903 	bl	8000224 <__aeabi_uidivmod>
 800301e:	000b      	movs	r3, r1
 8003020:	b2da      	uxtb	r2, r3
 8003022:	19bb      	adds	r3, r7, r6
 8003024:	701a      	strb	r2, [r3, #0]
	a.weekday = (w-1) % 7 + 1;
 8003026:	2354      	movs	r3, #84	; 0x54
 8003028:	18fb      	adds	r3, r7, r3
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	3b01      	subs	r3, #1
 800302e:	2107      	movs	r1, #7
 8003030:	0018      	movs	r0, r3
 8003032:	f7fd f9e1 	bl	80003f8 <__aeabi_idivmod>
 8003036:	000b      	movs	r3, r1
 8003038:	b2db      	uxtb	r3, r3
 800303a:	3301      	adds	r3, #1
 800303c:	b2da      	uxtb	r2, r3
 800303e:	0030      	movs	r0, r6
 8003040:	183b      	adds	r3, r7, r0
 8003042:	70da      	strb	r2, [r3, #3]

	salarmtime.Hours = a.hr;
 8003044:	183b      	adds	r3, r7, r0
 8003046:	781a      	ldrb	r2, [r3, #0]
 8003048:	197b      	adds	r3, r7, r5
 800304a:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a.min;
 800304c:	183b      	adds	r3, r7, r0
 800304e:	785a      	ldrb	r2, [r3, #1]
 8003050:	197b      	adds	r3, r7, r5
 8003052:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a.sec;
 8003054:	183b      	adds	r3, r7, r0
 8003056:	789a      	ldrb	r2, [r3, #2]
 8003058:	197b      	adds	r3, r7, r5
 800305a:	709a      	strb	r2, [r3, #2]
	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 800305c:	197b      	adds	r3, r7, r5
 800305e:	2200      	movs	r2, #0
 8003060:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 8003062:	0029      	movs	r1, r5
 8003064:	187b      	adds	r3, r7, r1
 8003066:	2200      	movs	r2, #0
 8003068:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 800306a:	187b      	adds	r3, r7, r1
 800306c:	2200      	movs	r2, #0
 800306e:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003070:	187b      	adds	r3, r7, r1
 8003072:	2200      	movs	r2, #0
 8003074:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003076:	187b      	adds	r3, r7, r1
 8003078:	2200      	movs	r2, #0
 800307a:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 800307c:	242c      	movs	r4, #44	; 0x2c
 800307e:	193b      	adds	r3, r7, r4
 8003080:	187a      	adds	r2, r7, r1
 8003082:	ca62      	ldmia	r2!, {r1, r5, r6}
 8003084:	c362      	stmia	r3!, {r1, r5, r6}
 8003086:	ca22      	ldmia	r2!, {r1, r5}
 8003088:	c322      	stmia	r3!, {r1, r5}
	salarm.AlarmMask = RTC_ALARMMASK_NONE;
 800308a:	193b      	adds	r3, r7, r4
 800308c:	2200      	movs	r2, #0
 800308e:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003090:	193b      	adds	r3, r7, r4
 8003092:	2200      	movs	r2, #0
 8003094:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 8003096:	193b      	adds	r3, r7, r4
 8003098:	2280      	movs	r2, #128	; 0x80
 800309a:	05d2      	lsls	r2, r2, #23
 800309c:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a.weekday;
 800309e:	183b      	adds	r3, r7, r0
 80030a0:	78d9      	ldrb	r1, [r3, #3]
 80030a2:	193b      	adds	r3, r7, r4
 80030a4:	2220      	movs	r2, #32
 80030a6:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_B;			// change if using different alarm
 80030a8:	193b      	adds	r3, r7, r4
 80030aa:	2280      	movs	r2, #128	; 0x80
 80030ac:	0092      	lsls	r2, r2, #2
 80030ae:	625a      	str	r2, [r3, #36]	; 0x24

	// do nothing until done
	HAL_RTC_SetAlarm_IT(hrtc, &salarm, RTC_FORMAT_BIN);
 80030b0:	1939      	adds	r1, r7, r4
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	0018      	movs	r0, r3
 80030b8:	f005 fdea 	bl	8008c90 <HAL_RTC_SetAlarm_IT>
}
 80030bc:	46c0      	nop			; (mov r8, r8)
 80030be:	46bd      	mov	sp, r7
 80030c0:	b017      	add	sp, #92	; 0x5c
 80030c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080030c4 <HAL_RTC_AlarmAEventCallback>:

// ---- callbacks for interrupts ----
// used for alarm function in project
// meant to send signal to use motor
// change to use hw timer so signal is temporary
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
	// change pin to whatever's accessible
	// using PC0
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 80030cc:	4b07      	ldr	r3, [pc, #28]	; (80030ec <HAL_RTC_AlarmAEventCallback+0x28>)
 80030ce:	2101      	movs	r1, #1
 80030d0:	0018      	movs	r0, r3
 80030d2:	f004 fa9b 	bl	800760c <HAL_GPIO_TogglePin>
	isAlarmDone = 1;
 80030d6:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <HAL_RTC_AlarmAEventCallback+0x2c>)
 80030d8:	2201      	movs	r2, #1
 80030da:	701a      	strb	r2, [r3, #0]
	updateFace.alarm = 1;
 80030dc:	4b05      	ldr	r3, [pc, #20]	; (80030f4 <HAL_RTC_AlarmAEventCallback+0x30>)
 80030de:	2201      	movs	r2, #1
 80030e0:	709a      	strb	r2, [r3, #2]
}
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	46bd      	mov	sp, r7
 80030e6:	b002      	add	sp, #8
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	46c0      	nop			; (mov r8, r8)
 80030ec:	50000800 	.word	0x50000800
 80030f0:	20000142 	.word	0x20000142
 80030f4:	20000144 	.word	0x20000144

080030f8 <HAL_RTCEx_AlarmBEventCallback>:

// used to trigger display refresh every second. used because then it's synchronous with RTC updates
void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc) {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
	updateFace.clock = 1;
 8003100:	4b05      	ldr	r3, [pc, #20]	; (8003118 <HAL_RTCEx_AlarmBEventCallback+0x20>)
 8003102:	2201      	movs	r2, #1
 8003104:	701a      	strb	r2, [r3, #0]
	setClockAlarm(hrtc);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	0018      	movs	r0, r3
 800310a:	f7ff ff05 	bl	8002f18 <setClockAlarm>
}
 800310e:	46c0      	nop			; (mov r8, r8)
 8003110:	46bd      	mov	sp, r7
 8003112:	b002      	add	sp, #8
 8003114:	bd80      	pop	{r7, pc}
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	20000144 	.word	0x20000144

0800311c <getDateTime>:
	d->date = sdate.Date;
	d->weekday = sdate.WeekDay;
}

// not using getDate and getTime for efficiency (?)
void getDateTime(struct dates *d, struct times *t, RTC_HandleTypeDef *hrtc) {
 800311c:	b590      	push	{r4, r7, lr}
 800311e:	b08b      	sub	sp, #44	; 0x2c
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
	RTC_DateTypeDef sdate;
	RTC_TimeTypeDef stime;

	// programming manual says to read time after date. something shadow registers.
	// not done automatically in HAL
	HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN);
 8003128:	2310      	movs	r3, #16
 800312a:	18f9      	adds	r1, r7, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	0018      	movs	r0, r3
 8003132:	f005 fc55 	bl	80089e0 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, &sdate, RTC_FORMAT_BIN);
 8003136:	2424      	movs	r4, #36	; 0x24
 8003138:	1939      	adds	r1, r7, r4
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	0018      	movs	r0, r3
 8003140:	f005 fd58 	bl	8008bf4 <HAL_RTC_GetDate>

	d->yr = sdate.Year > 50 ? sdate.Year+1900 : sdate.Year+2000;		// make assumptions on whether it's 19xx or 20xx
 8003144:	193b      	adds	r3, r7, r4
 8003146:	78db      	ldrb	r3, [r3, #3]
 8003148:	2b32      	cmp	r3, #50	; 0x32
 800314a:	d908      	bls.n	800315e <getDateTime+0x42>
 800314c:	2324      	movs	r3, #36	; 0x24
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	78db      	ldrb	r3, [r3, #3]
 8003152:	b29b      	uxth	r3, r3
 8003154:	4a16      	ldr	r2, [pc, #88]	; (80031b0 <getDateTime+0x94>)
 8003156:	4694      	mov	ip, r2
 8003158:	4463      	add	r3, ip
 800315a:	b29b      	uxth	r3, r3
 800315c:	e008      	b.n	8003170 <getDateTime+0x54>
 800315e:	2324      	movs	r3, #36	; 0x24
 8003160:	18fb      	adds	r3, r7, r3
 8003162:	78db      	ldrb	r3, [r3, #3]
 8003164:	b29b      	uxth	r3, r3
 8003166:	22fa      	movs	r2, #250	; 0xfa
 8003168:	00d2      	lsls	r2, r2, #3
 800316a:	4694      	mov	ip, r2
 800316c:	4463      	add	r3, ip
 800316e:	b29b      	uxth	r3, r3
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	8013      	strh	r3, [r2, #0]
	d->month = sdate.Month;
 8003174:	2124      	movs	r1, #36	; 0x24
 8003176:	187b      	adds	r3, r7, r1
 8003178:	785a      	ldrb	r2, [r3, #1]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	709a      	strb	r2, [r3, #2]
	d->date = sdate.Date;
 800317e:	187b      	adds	r3, r7, r1
 8003180:	789a      	ldrb	r2, [r3, #2]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	70da      	strb	r2, [r3, #3]
	d->weekday = sdate.WeekDay;
 8003186:	187b      	adds	r3, r7, r1
 8003188:	781a      	ldrb	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	711a      	strb	r2, [r3, #4]

	t->hr = stime.Hours;
 800318e:	2110      	movs	r1, #16
 8003190:	187b      	adds	r3, r7, r1
 8003192:	781a      	ldrb	r2, [r3, #0]
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	701a      	strb	r2, [r3, #0]
	t->min = stime.Minutes;
 8003198:	187b      	adds	r3, r7, r1
 800319a:	785a      	ldrb	r2, [r3, #1]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	705a      	strb	r2, [r3, #1]
	t->sec = stime.Seconds;
 80031a0:	187b      	adds	r3, r7, r1
 80031a2:	789a      	ldrb	r2, [r3, #2]
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	709a      	strb	r2, [r3, #2]
}
 80031a8:	46c0      	nop			; (mov r8, r8)
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b00b      	add	sp, #44	; 0x2c
 80031ae:	bd90      	pop	{r4, r7, pc}
 80031b0:	0000076c 	.word	0x0000076c

080031b4 <setRTCCalibration>:
// ---- end of clock get functions ----

// ---- RTC calibration function ----
// calibVal should be given in drift/day in seconds
// calibration output on PC13. problems with using pins together with alarm?
void setRTCCalibration(int calibVal, RTC_HandleTypeDef *hrtc) {
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
	uint16_t calm = 0;
 80031be:	230e      	movs	r3, #14
 80031c0:	18fb      	adds	r3, r7, r3
 80031c2:	2200      	movs	r2, #0
 80031c4:	801a      	strh	r2, [r3, #0]
	// need to recalculate the bounds
	if (calibVal == 0) return;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d047      	beq.n	800325c <setRTCCalibration+0xa8>
	else if (calibVal < 0) {		// drift offset is negative. need to slow rtc down
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	da1f      	bge.n	8003212 <setRTCCalibration+0x5e>
		if (calibVal < -42) {		// bounds checking. just set to max
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	332a      	adds	r3, #42	; 0x2a
 80031d6:	da06      	bge.n	80031e6 <setRTCCalibration+0x32>
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_RESET, 0x1FF);
 80031d8:	4b22      	ldr	r3, [pc, #136]	; (8003264 <setRTCCalibration+0xb0>)
 80031da:	6838      	ldr	r0, [r7, #0]
 80031dc:	2200      	movs	r2, #0
 80031de:	2100      	movs	r1, #0
 80031e0:	f006 f827 	bl	8009232 <HAL_RTCEx_SetSmoothCalib>
 80031e4:	e03b      	b.n	800325e <setRTCCalibration+0xaa>
		}
		else {
			// math for setting CALM 9-bit register in RTC. formula in notes and in L0 programming reference manual
			calm = -calibVal*32768*32/86400;
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	0013      	movs	r3, r2
 80031ea:	031b      	lsls	r3, r3, #12
 80031ec:	1a9b      	subs	r3, r3, r2
 80031ee:	051b      	lsls	r3, r3, #20
 80031f0:	491d      	ldr	r1, [pc, #116]	; (8003268 <setRTCCalibration+0xb4>)
 80031f2:	0018      	movs	r0, r3
 80031f4:	f7fd f81a 	bl	800022c <__divsi3>
 80031f8:	0003      	movs	r3, r0
 80031fa:	001a      	movs	r2, r3
 80031fc:	210e      	movs	r1, #14
 80031fe:	187b      	adds	r3, r7, r1
 8003200:	801a      	strh	r2, [r3, #0]
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_RESET, calm);
 8003202:	187b      	adds	r3, r7, r1
 8003204:	881b      	ldrh	r3, [r3, #0]
 8003206:	6838      	ldr	r0, [r7, #0]
 8003208:	2200      	movs	r2, #0
 800320a:	2100      	movs	r1, #0
 800320c:	f006 f811 	bl	8009232 <HAL_RTCEx_SetSmoothCalib>
 8003210:	e025      	b.n	800325e <setRTCCalibration+0xaa>
		}
	}
	else {
		if (calibVal > 42) { 		// drift offset is positive. need to speed rtc up
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2b2a      	cmp	r3, #42	; 0x2a
 8003216:	dd08      	ble.n	800322a <setRTCCalibration+0x76>
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_SET, 0x1FF);
 8003218:	4912      	ldr	r1, [pc, #72]	; (8003264 <setRTCCalibration+0xb0>)
 800321a:	2380      	movs	r3, #128	; 0x80
 800321c:	021a      	lsls	r2, r3, #8
 800321e:	6838      	ldr	r0, [r7, #0]
 8003220:	000b      	movs	r3, r1
 8003222:	2100      	movs	r1, #0
 8003224:	f006 f805 	bl	8009232 <HAL_RTCEx_SetSmoothCalib>
 8003228:	e019      	b.n	800325e <setRTCCalibration+0xaa>
		}
		else {
			// math
			calm = 512-calibVal*32768*32/86400;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	051b      	lsls	r3, r3, #20
 800322e:	490f      	ldr	r1, [pc, #60]	; (800326c <setRTCCalibration+0xb8>)
 8003230:	0018      	movs	r0, r3
 8003232:	f7fc fffb 	bl	800022c <__divsi3>
 8003236:	0003      	movs	r3, r0
 8003238:	b29a      	uxth	r2, r3
 800323a:	210e      	movs	r1, #14
 800323c:	187b      	adds	r3, r7, r1
 800323e:	2080      	movs	r0, #128	; 0x80
 8003240:	0080      	lsls	r0, r0, #2
 8003242:	4684      	mov	ip, r0
 8003244:	4462      	add	r2, ip
 8003246:	801a      	strh	r2, [r3, #0]
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_SET, calm);
 8003248:	187b      	adds	r3, r7, r1
 800324a:	8819      	ldrh	r1, [r3, #0]
 800324c:	2380      	movs	r3, #128	; 0x80
 800324e:	021a      	lsls	r2, r3, #8
 8003250:	6838      	ldr	r0, [r7, #0]
 8003252:	000b      	movs	r3, r1
 8003254:	2100      	movs	r1, #0
 8003256:	f005 ffec 	bl	8009232 <HAL_RTCEx_SetSmoothCalib>
 800325a:	e000      	b.n	800325e <setRTCCalibration+0xaa>
	if (calibVal == 0) return;
 800325c:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 800325e:	46bd      	mov	sp, r7
 8003260:	b004      	add	sp, #16
 8003262:	bd80      	pop	{r7, pc}
 8003264:	000001ff 	.word	0x000001ff
 8003268:	00015180 	.word	0x00015180
 800326c:	fffeae80 	.word	0xfffeae80

08003270 <timeToSeconds>:
// ---- end of RTC calibration function ----

// ---- converters and calculators ----
uint32_t timeToSeconds(struct times *t) {
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
	return t->sec + t->min*60 + t->hr*3600;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	789b      	ldrb	r3, [r3, #2]
 800327c:	0019      	movs	r1, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	785b      	ldrb	r3, [r3, #1]
 8003282:	001a      	movs	r2, r3
 8003284:	0013      	movs	r3, r2
 8003286:	011b      	lsls	r3, r3, #4
 8003288:	1a9b      	subs	r3, r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	18c9      	adds	r1, r1, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	001a      	movs	r2, r3
 8003294:	0013      	movs	r3, r2
 8003296:	011b      	lsls	r3, r3, #4
 8003298:	1a9b      	subs	r3, r3, r2
 800329a:	011a      	lsls	r2, r3, #4
 800329c:	1ad2      	subs	r2, r2, r3
 800329e:	0113      	lsls	r3, r2, #4
 80032a0:	001a      	movs	r2, r3
 80032a2:	0013      	movs	r3, r2
 80032a4:	18cb      	adds	r3, r1, r3
}
 80032a6:	0018      	movs	r0, r3
 80032a8:	46bd      	mov	sp, r7
 80032aa:	b002      	add	sp, #8
 80032ac:	bd80      	pop	{r7, pc}

080032ae <secondsToTime>:

void secondsToTime(struct times *t, uint32_t seconds) {
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b082      	sub	sp, #8
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
 80032b6:	6039      	str	r1, [r7, #0]
	t->hr = seconds / 3600;
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	23e1      	movs	r3, #225	; 0xe1
 80032bc:	0119      	lsls	r1, r3, #4
 80032be:	0010      	movs	r0, r2
 80032c0:	f7fc ff2a 	bl	8000118 <__udivsi3>
 80032c4:	0003      	movs	r3, r0
 80032c6:	b2da      	uxtb	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	701a      	strb	r2, [r3, #0]
	seconds %= 3600;
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	23e1      	movs	r3, #225	; 0xe1
 80032d0:	0119      	lsls	r1, r3, #4
 80032d2:	0010      	movs	r0, r2
 80032d4:	f7fc ffa6 	bl	8000224 <__aeabi_uidivmod>
 80032d8:	000b      	movs	r3, r1
 80032da:	603b      	str	r3, [r7, #0]
	t->min = seconds / 60;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	213c      	movs	r1, #60	; 0x3c
 80032e0:	0018      	movs	r0, r3
 80032e2:	f7fc ff19 	bl	8000118 <__udivsi3>
 80032e6:	0003      	movs	r3, r0
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	705a      	strb	r2, [r3, #1]
	seconds %= 60;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	213c      	movs	r1, #60	; 0x3c
 80032f2:	0018      	movs	r0, r3
 80032f4:	f7fc ff96 	bl	8000224 <__aeabi_uidivmod>
 80032f8:	000b      	movs	r3, r1
 80032fa:	603b      	str	r3, [r7, #0]
	t->sec = seconds;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	b2da      	uxtb	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	709a      	strb	r2, [r3, #2]
}
 8003304:	46c0      	nop			; (mov r8, r8)
 8003306:	46bd      	mov	sp, r7
 8003308:	b002      	add	sp, #8
 800330a:	bd80      	pop	{r7, pc}

0800330c <weekdayCalculator>:
 * weekdays is 0-6, with 0 being sunday. hal uses 1=monday, 7=sunday - just call with % 7 to integrate with hal
 * months given in 1-12, with 1 being january. hal uses the same setup
 * rtc represents years with last 2 digits only. make sure year has all 4 numbers
 * should be accurate for any gregorian date
 */
uint8_t weekdayCalculator(uint16_t year, uint8_t month, uint8_t day) {
 800330c:	b590      	push	{r4, r7, lr}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	0004      	movs	r4, r0
 8003314:	0008      	movs	r0, r1
 8003316:	0011      	movs	r1, r2
 8003318:	1dbb      	adds	r3, r7, #6
 800331a:	1c22      	adds	r2, r4, #0
 800331c:	801a      	strh	r2, [r3, #0]
 800331e:	1d7b      	adds	r3, r7, #5
 8003320:	1c02      	adds	r2, r0, #0
 8003322:	701a      	strb	r2, [r3, #0]
 8003324:	1d3b      	adds	r3, r7, #4
 8003326:	1c0a      	adds	r2, r1, #0
 8003328:	701a      	strb	r2, [r3, #0]
	static uint8_t table[] = {0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4};
	if (month < 3) year--;
 800332a:	1d7b      	adds	r3, r7, #5
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	2b02      	cmp	r3, #2
 8003330:	d804      	bhi.n	800333c <weekdayCalculator+0x30>
 8003332:	1dbb      	adds	r3, r7, #6
 8003334:	881a      	ldrh	r2, [r3, #0]
 8003336:	1dbb      	adds	r3, r7, #6
 8003338:	3a01      	subs	r2, #1
 800333a:	801a      	strh	r2, [r3, #0]
	uint16_t temp = (year + year/4 - year/100 + year/400 + table[month-1] + day) % 7;
 800333c:	1dbb      	adds	r3, r7, #6
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	1dba      	adds	r2, r7, #6
 8003342:	8812      	ldrh	r2, [r2, #0]
 8003344:	0892      	lsrs	r2, r2, #2
 8003346:	b292      	uxth	r2, r2
 8003348:	189c      	adds	r4, r3, r2
 800334a:	1dbb      	adds	r3, r7, #6
 800334c:	881b      	ldrh	r3, [r3, #0]
 800334e:	2164      	movs	r1, #100	; 0x64
 8003350:	0018      	movs	r0, r3
 8003352:	f7fc fee1 	bl	8000118 <__udivsi3>
 8003356:	0003      	movs	r3, r0
 8003358:	b29b      	uxth	r3, r3
 800335a:	1ae4      	subs	r4, r4, r3
 800335c:	1dbb      	adds	r3, r7, #6
 800335e:	881a      	ldrh	r2, [r3, #0]
 8003360:	23c8      	movs	r3, #200	; 0xc8
 8003362:	0059      	lsls	r1, r3, #1
 8003364:	0010      	movs	r0, r2
 8003366:	f7fc fed7 	bl	8000118 <__udivsi3>
 800336a:	0003      	movs	r3, r0
 800336c:	b29b      	uxth	r3, r3
 800336e:	18e3      	adds	r3, r4, r3
 8003370:	1d7a      	adds	r2, r7, #5
 8003372:	7812      	ldrb	r2, [r2, #0]
 8003374:	3a01      	subs	r2, #1
 8003376:	490b      	ldr	r1, [pc, #44]	; (80033a4 <weekdayCalculator+0x98>)
 8003378:	5c8a      	ldrb	r2, [r1, r2]
 800337a:	189a      	adds	r2, r3, r2
 800337c:	1d3b      	adds	r3, r7, #4
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	18d3      	adds	r3, r2, r3
 8003382:	2107      	movs	r1, #7
 8003384:	0018      	movs	r0, r3
 8003386:	f7fd f837 	bl	80003f8 <__aeabi_idivmod>
 800338a:	000b      	movs	r3, r1
 800338c:	001a      	movs	r2, r3
 800338e:	210e      	movs	r1, #14
 8003390:	187b      	adds	r3, r7, r1
 8003392:	801a      	strh	r2, [r3, #0]
	return temp;
 8003394:	187b      	adds	r3, r7, r1
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	b2db      	uxtb	r3, r3
}
 800339a:	0018      	movs	r0, r3
 800339c:	46bd      	mov	sp, r7
 800339e:	b005      	add	sp, #20
 80033a0:	bd90      	pop	{r4, r7, pc}
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	20000004 	.word	0x20000004

080033a8 <maxDaysInMonth>:

// calculator for number of days in a month given a month and accounting for leap years
// assumes month is 1-12, 1=january, 12=december
uint8_t maxDaysInMonth(uint8_t month, uint16_t year) {
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	0002      	movs	r2, r0
 80033b0:	1dfb      	adds	r3, r7, #7
 80033b2:	701a      	strb	r2, [r3, #0]
 80033b4:	1d3b      	adds	r3, r7, #4
 80033b6:	1c0a      	adds	r2, r1, #0
 80033b8:	801a      	strh	r2, [r3, #0]
	if (month == 0 || month > 12) return 0;		// bounds checking
 80033ba:	1dfb      	adds	r3, r7, #7
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <maxDaysInMonth+0x22>
 80033c2:	1dfb      	adds	r3, r7, #7
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	2b0c      	cmp	r3, #12
 80033c8:	d901      	bls.n	80033ce <maxDaysInMonth+0x26>
 80033ca:	2300      	movs	r3, #0
 80033cc:	e052      	b.n	8003474 <maxDaysInMonth+0xcc>

	// not using built-in defines, because they're in BCD
	if (month == 1  ||		// january
 80033ce:	1dfb      	adds	r3, r7, #7
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d017      	beq.n	8003406 <maxDaysInMonth+0x5e>
 80033d6:	1dfb      	adds	r3, r7, #7
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	2b03      	cmp	r3, #3
 80033dc:	d013      	beq.n	8003406 <maxDaysInMonth+0x5e>
		month == 3  ||		// march
 80033de:	1dfb      	adds	r3, r7, #7
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b05      	cmp	r3, #5
 80033e4:	d00f      	beq.n	8003406 <maxDaysInMonth+0x5e>
		month == 5  ||		// may
 80033e6:	1dfb      	adds	r3, r7, #7
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	2b07      	cmp	r3, #7
 80033ec:	d00b      	beq.n	8003406 <maxDaysInMonth+0x5e>
		month == 7  ||		// july
 80033ee:	1dfb      	adds	r3, r7, #7
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b08      	cmp	r3, #8
 80033f4:	d007      	beq.n	8003406 <maxDaysInMonth+0x5e>
		month == 8  ||		// august
 80033f6:	1dfb      	adds	r3, r7, #7
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	2b0a      	cmp	r3, #10
 80033fc:	d003      	beq.n	8003406 <maxDaysInMonth+0x5e>
		month == 10 ||		// october
 80033fe:	1dfb      	adds	r3, r7, #7
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	2b0c      	cmp	r3, #12
 8003404:	d101      	bne.n	800340a <maxDaysInMonth+0x62>
		month == 12) {		// december
		return 31;
 8003406:	231f      	movs	r3, #31
 8003408:	e034      	b.n	8003474 <maxDaysInMonth+0xcc>
	}
	else if (month == 4 ||	// april
 800340a:	1dfb      	adds	r3, r7, #7
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2b04      	cmp	r3, #4
 8003410:	d00b      	beq.n	800342a <maxDaysInMonth+0x82>
 8003412:	1dfb      	adds	r3, r7, #7
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	2b06      	cmp	r3, #6
 8003418:	d007      	beq.n	800342a <maxDaysInMonth+0x82>
			 month == 6 ||	// june
 800341a:	1dfb      	adds	r3, r7, #7
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	2b09      	cmp	r3, #9
 8003420:	d003      	beq.n	800342a <maxDaysInMonth+0x82>
			 month == 9 ||	// september
 8003422:	1dfb      	adds	r3, r7, #7
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	2b0b      	cmp	r3, #11
 8003428:	d101      	bne.n	800342e <maxDaysInMonth+0x86>
			 month == 11) {	// november
		return 30;
 800342a:	231e      	movs	r3, #30
 800342c:	e022      	b.n	8003474 <maxDaysInMonth+0xcc>
	}

	// february/leap year calculator
	// leap year for every 4th year, but every 100th year is not a leap year except on every 400th year
	// ex. 2020 is a leap year, 2100 is not a leap year, 2000 is a leap year.
	else if (year % 400 == 0) return 29;
 800342e:	1d3b      	adds	r3, r7, #4
 8003430:	881a      	ldrh	r2, [r3, #0]
 8003432:	23c8      	movs	r3, #200	; 0xc8
 8003434:	0059      	lsls	r1, r3, #1
 8003436:	0010      	movs	r0, r2
 8003438:	f7fc fef4 	bl	8000224 <__aeabi_uidivmod>
 800343c:	000b      	movs	r3, r1
 800343e:	b29b      	uxth	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <maxDaysInMonth+0xa0>
 8003444:	231d      	movs	r3, #29
 8003446:	e015      	b.n	8003474 <maxDaysInMonth+0xcc>
	else if (year % 100 == 0) return 28;
 8003448:	1d3b      	adds	r3, r7, #4
 800344a:	881b      	ldrh	r3, [r3, #0]
 800344c:	2164      	movs	r1, #100	; 0x64
 800344e:	0018      	movs	r0, r3
 8003450:	f7fc fee8 	bl	8000224 <__aeabi_uidivmod>
 8003454:	000b      	movs	r3, r1
 8003456:	b29b      	uxth	r3, r3
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <maxDaysInMonth+0xb8>
 800345c:	231c      	movs	r3, #28
 800345e:	e009      	b.n	8003474 <maxDaysInMonth+0xcc>
	else if (year % 4 == 0) return 29;
 8003460:	1d3b      	adds	r3, r7, #4
 8003462:	881b      	ldrh	r3, [r3, #0]
 8003464:	2203      	movs	r2, #3
 8003466:	4013      	ands	r3, r2
 8003468:	b29b      	uxth	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <maxDaysInMonth+0xca>
 800346e:	231d      	movs	r3, #29
 8003470:	e000      	b.n	8003474 <maxDaysInMonth+0xcc>
	else return 28;
 8003472:	231c      	movs	r3, #28
}
 8003474:	0018      	movs	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	b002      	add	sp, #8
 800347a:	bd80      	pop	{r7, pc}

0800347c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800347c:	b590      	push	{r4, r7, lr}
 800347e:	b083      	sub	sp, #12
 8003480:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003482:	f002 ff69 	bl	8006358 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003486:	f000 f88f 	bl	80035a8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800348a:	f000 fcbf 	bl	8003e0c <MX_GPIO_Init>
  MX_SPI1_Init();
 800348e:	f000 fa59 	bl	8003944 <MX_SPI1_Init>
  MX_ADC_Init();
 8003492:	f000 f911 	bl	80036b8 <MX_ADC_Init>
  MX_RTC_Init();
 8003496:	f000 f99b 	bl	80037d0 <MX_RTC_Init>
  MX_TIM21_Init();
 800349a:	f000 fb71 	bl	8003b80 <MX_TIM21_Init>
  MX_LPTIM1_Init();
 800349e:	f000 f96f 	bl	8003780 <MX_LPTIM1_Init>
  MX_DMA_Init();
 80034a2:	f000 fc95 	bl	8003dd0 <MX_DMA_Init>
  MX_TIM22_Init();
 80034a6:	f000 fc03 	bl	8003cb0 <MX_TIM22_Init>
  MX_TIM2_Init();
 80034aa:	f000 fa87 	bl	80039bc <MX_TIM2_Init>
  MX_TIM6_Init();
 80034ae:	f000 fb2b 	bl	8003b08 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  	/* initialization for display */
	HAL_Delay(2000);
 80034b2:	23fa      	movs	r3, #250	; 0xfa
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	0018      	movs	r0, r3
 80034b8:	f002 ffae 	bl	8006418 <HAL_Delay>
	setRTCCalibration(-3, &hrtc);
 80034bc:	4a30      	ldr	r2, [pc, #192]	; (8003580 <main+0x104>)
 80034be:	2303      	movs	r3, #3
 80034c0:	425b      	negs	r3, r3
 80034c2:	0011      	movs	r1, r2
 80034c4:	0018      	movs	r0, r3
 80034c6:	f7ff fe75 	bl	80031b4 <setRTCCalibration>
	TFT_startup(&hspi1);
 80034ca:	4b2e      	ldr	r3, [pc, #184]	; (8003584 <main+0x108>)
 80034cc:	0018      	movs	r0, r3
 80034ce:	f7fe fa27 	bl	8001920 <TFT_startup>
	clearScreen(ST77XX_BLACK, &hspi1);
 80034d2:	4b2c      	ldr	r3, [pc, #176]	; (8003584 <main+0x108>)
 80034d4:	0019      	movs	r1, r3
 80034d6:	2000      	movs	r0, #0
 80034d8:	f7ff fb12 	bl	8002b00 <clearScreen>

	/* start updating display for ui */
	initFace();
 80034dc:	f002 fedc 	bl	8006298 <initFace>
	setClockAlarm(&hrtc);
 80034e0:	4b27      	ldr	r3, [pc, #156]	; (8003580 <main+0x104>)
 80034e2:	0018      	movs	r0, r3
 80034e4:	f7ff fd18 	bl	8002f18 <setClockAlarm>
	runTimerStopwatchBase(&htim21);
 80034e8:	4b27      	ldr	r3, [pc, #156]	; (8003588 <main+0x10c>)
 80034ea:	0018      	movs	r0, r3
 80034ec:	f001 f9ea 	bl	80048c4 <runTimerStopwatchBase>
	runBacklightMotorBase(&htim2);
 80034f0:	4b26      	ldr	r3, [pc, #152]	; (800358c <main+0x110>)
 80034f2:	0018      	movs	r0, r3
 80034f4:	f001 fa3e 	bl	8004974 <runBacklightMotorBase>
	runADCSampler(&htim22);
 80034f8:	4b25      	ldr	r3, [pc, #148]	; (8003590 <main+0x114>)
 80034fa:	0018      	movs	r0, r3
 80034fc:	f001 f9ee 	bl	80048dc <runADCSampler>
//		testBatteryCalculator(&hadc, &hspi1);

		// ui/nav tests or full run. uncomment when ready
		// to have state code execute in order from top-down, instead of executing wherever
		// need to note sections that need to execute outside of buttons
		if (buttons.is1Pressed || buttons.is2Pressed || buttons.is3Pressed || buttons.is4Pressed) {
 8003500:	4b24      	ldr	r3, [pc, #144]	; (8003594 <main+0x118>)
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10e      	bne.n	8003528 <main+0xac>
 800350a:	4b22      	ldr	r3, [pc, #136]	; (8003594 <main+0x118>)
 800350c:	785b      	ldrb	r3, [r3, #1]
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b00      	cmp	r3, #0
 8003512:	d109      	bne.n	8003528 <main+0xac>
 8003514:	4b1f      	ldr	r3, [pc, #124]	; (8003594 <main+0x118>)
 8003516:	789b      	ldrb	r3, [r3, #2]
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d104      	bne.n	8003528 <main+0xac>
 800351e:	4b1d      	ldr	r3, [pc, #116]	; (8003594 <main+0x118>)
 8003520:	78db      	ldrb	r3, [r3, #3]
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d008      	beq.n	800353a <main+0xbe>
//			runMotor(&htim2);
//			buttons.is1Pressed = buttons.is2Pressed = buttons.is3Pressed = buttons.is4Pressed = 0;
			updateState(&hrtc, &htim21, &htim2, &htim6, &hspi1);
 8003528:	4c1b      	ldr	r4, [pc, #108]	; (8003598 <main+0x11c>)
 800352a:	4a18      	ldr	r2, [pc, #96]	; (800358c <main+0x110>)
 800352c:	4916      	ldr	r1, [pc, #88]	; (8003588 <main+0x10c>)
 800352e:	4814      	ldr	r0, [pc, #80]	; (8003580 <main+0x104>)
 8003530:	4b14      	ldr	r3, [pc, #80]	; (8003584 <main+0x108>)
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	0023      	movs	r3, r4
 8003536:	f001 fa71 	bl	8004a1c <updateState>
		}

		updateDisplay(&hrtc, &hspi1);
 800353a:	4a12      	ldr	r2, [pc, #72]	; (8003584 <main+0x108>)
 800353c:	4b10      	ldr	r3, [pc, #64]	; (8003580 <main+0x104>)
 800353e:	0011      	movs	r1, r2
 8003540:	0018      	movs	r0, r3
 8003542:	f002 f849 	bl	80055d8 <updateDisplay>
		batteryManager(&hadc, &hspi1);
 8003546:	4a0f      	ldr	r2, [pc, #60]	; (8003584 <main+0x108>)
 8003548:	4b14      	ldr	r3, [pc, #80]	; (800359c <main+0x120>)
 800354a:	0011      	movs	r1, r2
 800354c:	0018      	movs	r0, r3
 800354e:	f7ff faef 	bl	8002b30 <batteryManager>

		if (isTimerDone || isAlarmDone) {
 8003552:	4b13      	ldr	r3, [pc, #76]	; (80035a0 <main+0x124>)
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b00      	cmp	r3, #0
 800355a:	d104      	bne.n	8003566 <main+0xea>
 800355c:	4b11      	ldr	r3, [pc, #68]	; (80035a4 <main+0x128>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00a      	beq.n	800357c <main+0x100>
			runMotor(&htim2);
 8003566:	4b09      	ldr	r3, [pc, #36]	; (800358c <main+0x110>)
 8003568:	0018      	movs	r0, r3
 800356a:	f001 f9c9 	bl	8004900 <runMotor>
			isTimerDone = isAlarmDone = 0;
 800356e:	2100      	movs	r1, #0
 8003570:	4b0c      	ldr	r3, [pc, #48]	; (80035a4 <main+0x128>)
 8003572:	1c0a      	adds	r2, r1, #0
 8003574:	701a      	strb	r2, [r3, #0]
 8003576:	4b0a      	ldr	r3, [pc, #40]	; (80035a0 <main+0x124>)
 8003578:	1c0a      	adds	r2, r1, #0
 800357a:	701a      	strb	r2, [r3, #0]
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800357c:	bf30      	wfi
		if (buttons.is1Pressed || buttons.is2Pressed || buttons.is3Pressed || buttons.is4Pressed) {
 800357e:	e7bf      	b.n	8003500 <main+0x84>
 8003580:	20000208 	.word	0x20000208
 8003584:	2000022c 	.word	0x2000022c
 8003588:	20000364 	.word	0x20000364
 800358c:	20000284 	.word	0x20000284
 8003590:	2000019c 	.word	0x2000019c
 8003594:	20000190 	.word	0x20000190
 8003598:	20000154 	.word	0x20000154
 800359c:	200002c0 	.word	0x200002c0
 80035a0:	20000150 	.word	0x20000150
 80035a4:	20000142 	.word	0x20000142

080035a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035a8:	b590      	push	{r4, r7, lr}
 80035aa:	b09f      	sub	sp, #124	; 0x7c
 80035ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80035ae:	2440      	movs	r4, #64	; 0x40
 80035b0:	193b      	adds	r3, r7, r4
 80035b2:	0018      	movs	r0, r3
 80035b4:	2338      	movs	r3, #56	; 0x38
 80035b6:	001a      	movs	r2, r3
 80035b8:	2100      	movs	r1, #0
 80035ba:	f007 faca 	bl	800ab52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80035be:	232c      	movs	r3, #44	; 0x2c
 80035c0:	18fb      	adds	r3, r7, r3
 80035c2:	0018      	movs	r0, r3
 80035c4:	2314      	movs	r3, #20
 80035c6:	001a      	movs	r2, r3
 80035c8:	2100      	movs	r1, #0
 80035ca:	f007 fac2 	bl	800ab52 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035ce:	1d3b      	adds	r3, r7, #4
 80035d0:	0018      	movs	r0, r3
 80035d2:	2328      	movs	r3, #40	; 0x28
 80035d4:	001a      	movs	r2, r3
 80035d6:	2100      	movs	r1, #0
 80035d8:	f007 fabb 	bl	800ab52 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80035dc:	4b33      	ldr	r3, [pc, #204]	; (80036ac <SystemClock_Config+0x104>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a33      	ldr	r2, [pc, #204]	; (80036b0 <SystemClock_Config+0x108>)
 80035e2:	401a      	ands	r2, r3
 80035e4:	4b31      	ldr	r3, [pc, #196]	; (80036ac <SystemClock_Config+0x104>)
 80035e6:	2180      	movs	r1, #128	; 0x80
 80035e8:	0109      	lsls	r1, r1, #4
 80035ea:	430a      	orrs	r2, r1
 80035ec:	601a      	str	r2, [r3, #0]
  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80035ee:	f004 f995 	bl	800791c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80035f2:	4b30      	ldr	r3, [pc, #192]	; (80036b4 <SystemClock_Config+0x10c>)
 80035f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035f6:	4b2f      	ldr	r3, [pc, #188]	; (80036b4 <SystemClock_Config+0x10c>)
 80035f8:	492d      	ldr	r1, [pc, #180]	; (80036b0 <SystemClock_Config+0x108>)
 80035fa:	400a      	ands	r2, r1
 80035fc:	651a      	str	r2, [r3, #80]	; 0x50
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 80035fe:	193b      	adds	r3, r7, r4
 8003600:	2226      	movs	r2, #38	; 0x26
 8003602:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003604:	193b      	adds	r3, r7, r4
 8003606:	2280      	movs	r2, #128	; 0x80
 8003608:	0052      	lsls	r2, r2, #1
 800360a:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800360c:	0021      	movs	r1, r4
 800360e:	187b      	adds	r3, r7, r1
 8003610:	2201      	movs	r2, #1
 8003612:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003614:	187b      	adds	r3, r7, r1
 8003616:	2210      	movs	r2, #16
 8003618:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800361a:	187b      	adds	r3, r7, r1
 800361c:	2201      	movs	r2, #1
 800361e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003620:	187b      	adds	r3, r7, r1
 8003622:	2202      	movs	r2, #2
 8003624:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003626:	187b      	adds	r3, r7, r1
 8003628:	2200      	movs	r2, #0
 800362a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800362c:	187b      	adds	r3, r7, r1
 800362e:	2280      	movs	r2, #128	; 0x80
 8003630:	02d2      	lsls	r2, r2, #11
 8003632:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003634:	187b      	adds	r3, r7, r1
 8003636:	2280      	movs	r2, #128	; 0x80
 8003638:	03d2      	lsls	r2, r2, #15
 800363a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800363c:	187b      	adds	r3, r7, r1
 800363e:	0018      	movs	r0, r3
 8003640:	f004 f97a 	bl	8007938 <HAL_RCC_OscConfig>
 8003644:	1e03      	subs	r3, r0, #0
 8003646:	d001      	beq.n	800364c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8003648:	f000 fc78 	bl	8003f3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800364c:	212c      	movs	r1, #44	; 0x2c
 800364e:	187b      	adds	r3, r7, r1
 8003650:	220f      	movs	r2, #15
 8003652:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003654:	187b      	adds	r3, r7, r1
 8003656:	2203      	movs	r2, #3
 8003658:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800365a:	187b      	adds	r3, r7, r1
 800365c:	2200      	movs	r2, #0
 800365e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003660:	187b      	adds	r3, r7, r1
 8003662:	2200      	movs	r2, #0
 8003664:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003666:	187b      	adds	r3, r7, r1
 8003668:	2200      	movs	r2, #0
 800366a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800366c:	187b      	adds	r3, r7, r1
 800366e:	2101      	movs	r1, #1
 8003670:	0018      	movs	r0, r3
 8003672:	f004 fd31 	bl	80080d8 <HAL_RCC_ClockConfig>
 8003676:	1e03      	subs	r3, r0, #0
 8003678:	d001      	beq.n	800367e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800367a:	f000 fc5f 	bl	8003f3c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LPTIM1;
 800367e:	1d3b      	adds	r3, r7, #4
 8003680:	22a0      	movs	r2, #160	; 0xa0
 8003682:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003684:	1d3b      	adds	r3, r7, #4
 8003686:	2280      	movs	r2, #128	; 0x80
 8003688:	0252      	lsls	r2, r2, #9
 800368a:	605a      	str	r2, [r3, #4]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 800368c:	1d3b      	adds	r3, r7, #4
 800368e:	22c0      	movs	r2, #192	; 0xc0
 8003690:	0312      	lsls	r2, r2, #12
 8003692:	621a      	str	r2, [r3, #32]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003694:	1d3b      	adds	r3, r7, #4
 8003696:	0018      	movs	r0, r3
 8003698:	f004 fecc 	bl	8008434 <HAL_RCCEx_PeriphCLKConfig>
 800369c:	1e03      	subs	r3, r0, #0
 800369e:	d001      	beq.n	80036a4 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 80036a0:	f000 fc4c 	bl	8003f3c <Error_Handler>
  }
}
 80036a4:	46c0      	nop			; (mov r8, r8)
 80036a6:	46bd      	mov	sp, r7
 80036a8:	b01f      	add	sp, #124	; 0x7c
 80036aa:	bd90      	pop	{r4, r7, pc}
 80036ac:	40007000 	.word	0x40007000
 80036b0:	ffffe7ff 	.word	0xffffe7ff
 80036b4:	40021000 	.word	0x40021000

080036b8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80036be:	003b      	movs	r3, r7
 80036c0:	0018      	movs	r0, r3
 80036c2:	2308      	movs	r3, #8
 80036c4:	001a      	movs	r2, r3
 80036c6:	2100      	movs	r1, #0
 80036c8:	f007 fa43 	bl	800ab52 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 80036cc:	4b2a      	ldr	r3, [pc, #168]	; (8003778 <MX_ADC_Init+0xc0>)
 80036ce:	4a2b      	ldr	r2, [pc, #172]	; (800377c <MX_ADC_Init+0xc4>)
 80036d0:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80036d2:	4b29      	ldr	r3, [pc, #164]	; (8003778 <MX_ADC_Init+0xc0>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80036d8:	4b27      	ldr	r3, [pc, #156]	; (8003778 <MX_ADC_Init+0xc0>)
 80036da:	2280      	movs	r2, #128	; 0x80
 80036dc:	05d2      	lsls	r2, r2, #23
 80036de:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80036e0:	4b25      	ldr	r3, [pc, #148]	; (8003778 <MX_ADC_Init+0xc0>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_79CYCLES_5;
 80036e6:	4b24      	ldr	r3, [pc, #144]	; (8003778 <MX_ADC_Init+0xc0>)
 80036e8:	2206      	movs	r2, #6
 80036ea:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80036ec:	4b22      	ldr	r3, [pc, #136]	; (8003778 <MX_ADC_Init+0xc0>)
 80036ee:	2201      	movs	r2, #1
 80036f0:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80036f2:	4b21      	ldr	r3, [pc, #132]	; (8003778 <MX_ADC_Init+0xc0>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80036f8:	4b1f      	ldr	r3, [pc, #124]	; (8003778 <MX_ADC_Init+0xc0>)
 80036fa:	2220      	movs	r2, #32
 80036fc:	2100      	movs	r1, #0
 80036fe:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003700:	4b1d      	ldr	r3, [pc, #116]	; (8003778 <MX_ADC_Init+0xc0>)
 8003702:	2221      	movs	r2, #33	; 0x21
 8003704:	2100      	movs	r1, #0
 8003706:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003708:	4b1b      	ldr	r3, [pc, #108]	; (8003778 <MX_ADC_Init+0xc0>)
 800370a:	2200      	movs	r2, #0
 800370c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800370e:	4b1a      	ldr	r3, [pc, #104]	; (8003778 <MX_ADC_Init+0xc0>)
 8003710:	22c2      	movs	r2, #194	; 0xc2
 8003712:	32ff      	adds	r2, #255	; 0xff
 8003714:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003716:	4b18      	ldr	r3, [pc, #96]	; (8003778 <MX_ADC_Init+0xc0>)
 8003718:	222c      	movs	r2, #44	; 0x2c
 800371a:	2100      	movs	r1, #0
 800371c:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800371e:	4b16      	ldr	r3, [pc, #88]	; (8003778 <MX_ADC_Init+0xc0>)
 8003720:	2204      	movs	r2, #4
 8003722:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003724:	4b14      	ldr	r3, [pc, #80]	; (8003778 <MX_ADC_Init+0xc0>)
 8003726:	2200      	movs	r2, #0
 8003728:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800372a:	4b13      	ldr	r3, [pc, #76]	; (8003778 <MX_ADC_Init+0xc0>)
 800372c:	2200      	movs	r2, #0
 800372e:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8003730:	4b11      	ldr	r3, [pc, #68]	; (8003778 <MX_ADC_Init+0xc0>)
 8003732:	2200      	movs	r2, #0
 8003734:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003736:	4b10      	ldr	r3, [pc, #64]	; (8003778 <MX_ADC_Init+0xc0>)
 8003738:	2200      	movs	r2, #0
 800373a:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800373c:	4b0e      	ldr	r3, [pc, #56]	; (8003778 <MX_ADC_Init+0xc0>)
 800373e:	0018      	movs	r0, r3
 8003740:	f002 fe88 	bl	8006454 <HAL_ADC_Init>
 8003744:	1e03      	subs	r3, r0, #0
 8003746:	d001      	beq.n	800374c <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8003748:	f000 fbf8 	bl	8003f3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800374c:	003b      	movs	r3, r7
 800374e:	2201      	movs	r2, #1
 8003750:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003752:	003b      	movs	r3, r7
 8003754:	2280      	movs	r2, #128	; 0x80
 8003756:	0152      	lsls	r2, r2, #5
 8003758:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800375a:	003a      	movs	r2, r7
 800375c:	4b06      	ldr	r3, [pc, #24]	; (8003778 <MX_ADC_Init+0xc0>)
 800375e:	0011      	movs	r1, r2
 8003760:	0018      	movs	r0, r3
 8003762:	f003 f93f 	bl	80069e4 <HAL_ADC_ConfigChannel>
 8003766:	1e03      	subs	r3, r0, #0
 8003768:	d001      	beq.n	800376e <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800376a:	f000 fbe7 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	46bd      	mov	sp, r7
 8003772:	b002      	add	sp, #8
 8003774:	bd80      	pop	{r7, pc}
 8003776:	46c0      	nop			; (mov r8, r8)
 8003778:	200002c0 	.word	0x200002c0
 800377c:	40012400 	.word	0x40012400

08003780 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8003784:	4b0f      	ldr	r3, [pc, #60]	; (80037c4 <MX_LPTIM1_Init+0x44>)
 8003786:	4a10      	ldr	r2, [pc, #64]	; (80037c8 <MX_LPTIM1_Init+0x48>)
 8003788:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800378a:	4b0e      	ldr	r3, [pc, #56]	; (80037c4 <MX_LPTIM1_Init+0x44>)
 800378c:	2200      	movs	r2, #0
 800378e:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8003790:	4b0c      	ldr	r3, [pc, #48]	; (80037c4 <MX_LPTIM1_Init+0x44>)
 8003792:	2200      	movs	r2, #0
 8003794:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8003796:	4b0b      	ldr	r3, [pc, #44]	; (80037c4 <MX_LPTIM1_Init+0x44>)
 8003798:	4a0c      	ldr	r2, [pc, #48]	; (80037cc <MX_LPTIM1_Init+0x4c>)
 800379a:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800379c:	4b09      	ldr	r3, [pc, #36]	; (80037c4 <MX_LPTIM1_Init+0x44>)
 800379e:	2200      	movs	r2, #0
 80037a0:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80037a2:	4b08      	ldr	r3, [pc, #32]	; (80037c4 <MX_LPTIM1_Init+0x44>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80037a8:	4b06      	ldr	r3, [pc, #24]	; (80037c4 <MX_LPTIM1_Init+0x44>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80037ae:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <MX_LPTIM1_Init+0x44>)
 80037b0:	0018      	movs	r0, r3
 80037b2:	f003 ff59 	bl	8007668 <HAL_LPTIM_Init>
 80037b6:	1e03      	subs	r3, r0, #0
 80037b8:	d001      	beq.n	80037be <MX_LPTIM1_Init+0x3e>
  {
    Error_Handler();
 80037ba:	f000 fbbf 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80037be:	46c0      	nop			; (mov r8, r8)
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	200001d8 	.word	0x200001d8
 80037c8:	40007c00 	.word	0x40007c00
 80037cc:	0000ffff 	.word	0x0000ffff

080037d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b090      	sub	sp, #64	; 0x40
 80037d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80037d6:	232c      	movs	r3, #44	; 0x2c
 80037d8:	18fb      	adds	r3, r7, r3
 80037da:	0018      	movs	r0, r3
 80037dc:	2314      	movs	r3, #20
 80037de:	001a      	movs	r2, r3
 80037e0:	2100      	movs	r1, #0
 80037e2:	f007 f9b6 	bl	800ab52 <memset>
  RTC_DateTypeDef sDate = {0};
 80037e6:	2328      	movs	r3, #40	; 0x28
 80037e8:	18fb      	adds	r3, r7, r3
 80037ea:	2200      	movs	r2, #0
 80037ec:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80037ee:	003b      	movs	r3, r7
 80037f0:	0018      	movs	r0, r3
 80037f2:	2328      	movs	r3, #40	; 0x28
 80037f4:	001a      	movs	r2, r3
 80037f6:	2100      	movs	r1, #0
 80037f8:	f007 f9ab 	bl	800ab52 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80037fc:	4b4f      	ldr	r3, [pc, #316]	; (800393c <MX_RTC_Init+0x16c>)
 80037fe:	4a50      	ldr	r2, [pc, #320]	; (8003940 <MX_RTC_Init+0x170>)
 8003800:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003802:	4b4e      	ldr	r3, [pc, #312]	; (800393c <MX_RTC_Init+0x16c>)
 8003804:	2200      	movs	r2, #0
 8003806:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003808:	4b4c      	ldr	r3, [pc, #304]	; (800393c <MX_RTC_Init+0x16c>)
 800380a:	227f      	movs	r2, #127	; 0x7f
 800380c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800380e:	4b4b      	ldr	r3, [pc, #300]	; (800393c <MX_RTC_Init+0x16c>)
 8003810:	22ff      	movs	r2, #255	; 0xff
 8003812:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003814:	4b49      	ldr	r3, [pc, #292]	; (800393c <MX_RTC_Init+0x16c>)
 8003816:	2200      	movs	r2, #0
 8003818:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800381a:	4b48      	ldr	r3, [pc, #288]	; (800393c <MX_RTC_Init+0x16c>)
 800381c:	2200      	movs	r2, #0
 800381e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003820:	4b46      	ldr	r3, [pc, #280]	; (800393c <MX_RTC_Init+0x16c>)
 8003822:	2200      	movs	r2, #0
 8003824:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003826:	4b45      	ldr	r3, [pc, #276]	; (800393c <MX_RTC_Init+0x16c>)
 8003828:	2200      	movs	r2, #0
 800382a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800382c:	4b43      	ldr	r3, [pc, #268]	; (800393c <MX_RTC_Init+0x16c>)
 800382e:	0018      	movs	r0, r3
 8003830:	f004 ff74 	bl	800871c <HAL_RTC_Init>
 8003834:	1e03      	subs	r3, r0, #0
 8003836:	d001      	beq.n	800383c <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8003838:	f000 fb80 	bl	8003f3c <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 800383c:	212c      	movs	r1, #44	; 0x2c
 800383e:	187b      	adds	r3, r7, r1
 8003840:	2200      	movs	r2, #0
 8003842:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8003844:	187b      	adds	r3, r7, r1
 8003846:	2200      	movs	r2, #0
 8003848:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 800384a:	187b      	adds	r3, r7, r1
 800384c:	2200      	movs	r2, #0
 800384e:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003850:	187b      	adds	r3, r7, r1
 8003852:	2200      	movs	r2, #0
 8003854:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003856:	187b      	adds	r3, r7, r1
 8003858:	2200      	movs	r2, #0
 800385a:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800385c:	1879      	adds	r1, r7, r1
 800385e:	4b37      	ldr	r3, [pc, #220]	; (800393c <MX_RTC_Init+0x16c>)
 8003860:	2200      	movs	r2, #0
 8003862:	0018      	movs	r0, r3
 8003864:	f004 fff8 	bl	8008858 <HAL_RTC_SetTime>
 8003868:	1e03      	subs	r3, r0, #0
 800386a:	d001      	beq.n	8003870 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 800386c:	f000 fb66 	bl	8003f3c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8003870:	2128      	movs	r1, #40	; 0x28
 8003872:	187b      	adds	r3, r7, r1
 8003874:	2207      	movs	r2, #7
 8003876:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8003878:	187b      	adds	r3, r7, r1
 800387a:	2212      	movs	r2, #18
 800387c:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 800387e:	187b      	adds	r3, r7, r1
 8003880:	2201      	movs	r2, #1
 8003882:	709a      	strb	r2, [r3, #2]
  sDate.Year = 19;
 8003884:	187b      	adds	r3, r7, r1
 8003886:	2213      	movs	r2, #19
 8003888:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800388a:	1879      	adds	r1, r7, r1
 800388c:	4b2b      	ldr	r3, [pc, #172]	; (800393c <MX_RTC_Init+0x16c>)
 800388e:	2200      	movs	r2, #0
 8003890:	0018      	movs	r0, r3
 8003892:	f005 f901 	bl	8008a98 <HAL_RTC_SetDate>
 8003896:	1e03      	subs	r3, r0, #0
 8003898:	d001      	beq.n	800389e <MX_RTC_Init+0xce>
  {
    Error_Handler();
 800389a:	f000 fb4f 	bl	8003f3c <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0;
 800389e:	003b      	movs	r3, r7
 80038a0:	2200      	movs	r2, #0
 80038a2:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 80038a4:	003b      	movs	r3, r7
 80038a6:	2200      	movs	r2, #0
 80038a8:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 80038aa:	003b      	movs	r3, r7
 80038ac:	2200      	movs	r2, #0
 80038ae:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 80038b0:	003b      	movs	r3, r7
 80038b2:	2200      	movs	r2, #0
 80038b4:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80038b6:	003b      	movs	r3, r7
 80038b8:	2200      	movs	r2, #0
 80038ba:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80038bc:	003b      	movs	r3, r7
 80038be:	2200      	movs	r2, #0
 80038c0:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80038c2:	003b      	movs	r3, r7
 80038c4:	2200      	movs	r2, #0
 80038c6:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80038c8:	003b      	movs	r3, r7
 80038ca:	2200      	movs	r2, #0
 80038cc:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80038ce:	003b      	movs	r3, r7
 80038d0:	2200      	movs	r2, #0
 80038d2:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 80038d4:	003b      	movs	r3, r7
 80038d6:	2220      	movs	r2, #32
 80038d8:	2101      	movs	r1, #1
 80038da:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80038dc:	003b      	movs	r3, r7
 80038de:	2280      	movs	r2, #128	; 0x80
 80038e0:	0052      	lsls	r2, r2, #1
 80038e2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80038e4:	0039      	movs	r1, r7
 80038e6:	4b15      	ldr	r3, [pc, #84]	; (800393c <MX_RTC_Init+0x16c>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	0018      	movs	r0, r3
 80038ec:	f005 f9d0 	bl	8008c90 <HAL_RTC_SetAlarm_IT>
 80038f0:	1e03      	subs	r3, r0, #0
 80038f2:	d001      	beq.n	80038f8 <MX_RTC_Init+0x128>
  {
    Error_Handler();
 80038f4:	f000 fb22 	bl	8003f3c <Error_Handler>
  }
  /** Enable the Alarm B 
  */
  sAlarm.AlarmDateWeekDay = 1;
 80038f8:	003b      	movs	r3, r7
 80038fa:	2220      	movs	r2, #32
 80038fc:	2101      	movs	r1, #1
 80038fe:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_B;
 8003900:	003b      	movs	r3, r7
 8003902:	2280      	movs	r2, #128	; 0x80
 8003904:	0092      	lsls	r2, r2, #2
 8003906:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8003908:	0039      	movs	r1, r7
 800390a:	4b0c      	ldr	r3, [pc, #48]	; (800393c <MX_RTC_Init+0x16c>)
 800390c:	2200      	movs	r2, #0
 800390e:	0018      	movs	r0, r3
 8003910:	f005 f9be 	bl	8008c90 <HAL_RTC_SetAlarm_IT>
 8003914:	1e03      	subs	r3, r0, #0
 8003916:	d001      	beq.n	800391c <MX_RTC_Init+0x14c>
  {
    Error_Handler();
 8003918:	f000 fb10 	bl	8003f3c <Error_Handler>
  }
  /** Enable Calibrartion 
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 800391c:	2380      	movs	r3, #128	; 0x80
 800391e:	031a      	lsls	r2, r3, #12
 8003920:	4b06      	ldr	r3, [pc, #24]	; (800393c <MX_RTC_Init+0x16c>)
 8003922:	0011      	movs	r1, r2
 8003924:	0018      	movs	r0, r3
 8003926:	f005 fce7 	bl	80092f8 <HAL_RTCEx_SetCalibrationOutPut>
 800392a:	1e03      	subs	r3, r0, #0
 800392c:	d001      	beq.n	8003932 <MX_RTC_Init+0x162>
  {
    Error_Handler();
 800392e:	f000 fb05 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003932:	46c0      	nop			; (mov r8, r8)
 8003934:	46bd      	mov	sp, r7
 8003936:	b010      	add	sp, #64	; 0x40
 8003938:	bd80      	pop	{r7, pc}
 800393a:	46c0      	nop			; (mov r8, r8)
 800393c:	20000208 	.word	0x20000208
 8003940:	40002800 	.word	0x40002800

08003944 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003948:	4b19      	ldr	r3, [pc, #100]	; (80039b0 <MX_SPI1_Init+0x6c>)
 800394a:	4a1a      	ldr	r2, [pc, #104]	; (80039b4 <MX_SPI1_Init+0x70>)
 800394c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800394e:	4b18      	ldr	r3, [pc, #96]	; (80039b0 <MX_SPI1_Init+0x6c>)
 8003950:	2282      	movs	r2, #130	; 0x82
 8003952:	0052      	lsls	r2, r2, #1
 8003954:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003956:	4b16      	ldr	r3, [pc, #88]	; (80039b0 <MX_SPI1_Init+0x6c>)
 8003958:	2200      	movs	r2, #0
 800395a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800395c:	4b14      	ldr	r3, [pc, #80]	; (80039b0 <MX_SPI1_Init+0x6c>)
 800395e:	2200      	movs	r2, #0
 8003960:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003962:	4b13      	ldr	r3, [pc, #76]	; (80039b0 <MX_SPI1_Init+0x6c>)
 8003964:	2200      	movs	r2, #0
 8003966:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003968:	4b11      	ldr	r3, [pc, #68]	; (80039b0 <MX_SPI1_Init+0x6c>)
 800396a:	2200      	movs	r2, #0
 800396c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800396e:	4b10      	ldr	r3, [pc, #64]	; (80039b0 <MX_SPI1_Init+0x6c>)
 8003970:	2280      	movs	r2, #128	; 0x80
 8003972:	0092      	lsls	r2, r2, #2
 8003974:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003976:	4b0e      	ldr	r3, [pc, #56]	; (80039b0 <MX_SPI1_Init+0x6c>)
 8003978:	2200      	movs	r2, #0
 800397a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800397c:	4b0c      	ldr	r3, [pc, #48]	; (80039b0 <MX_SPI1_Init+0x6c>)
 800397e:	2200      	movs	r2, #0
 8003980:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003982:	4b0b      	ldr	r3, [pc, #44]	; (80039b0 <MX_SPI1_Init+0x6c>)
 8003984:	2200      	movs	r2, #0
 8003986:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003988:	4b09      	ldr	r3, [pc, #36]	; (80039b0 <MX_SPI1_Init+0x6c>)
 800398a:	2200      	movs	r2, #0
 800398c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800398e:	4b08      	ldr	r3, [pc, #32]	; (80039b0 <MX_SPI1_Init+0x6c>)
 8003990:	2207      	movs	r2, #7
 8003992:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003994:	4b06      	ldr	r3, [pc, #24]	; (80039b0 <MX_SPI1_Init+0x6c>)
 8003996:	0018      	movs	r0, r3
 8003998:	f005 fcf6 	bl	8009388 <HAL_SPI_Init>
 800399c:	1e03      	subs	r3, r0, #0
 800399e:	d001      	beq.n	80039a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80039a0:	f000 facc 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  hspi1.hdmatx = &hdma_spi1_tx;
 80039a4:	4b02      	ldr	r3, [pc, #8]	; (80039b0 <MX_SPI1_Init+0x6c>)
 80039a6:	4a04      	ldr	r2, [pc, #16]	; (80039b8 <MX_SPI1_Init+0x74>)
 80039a8:	649a      	str	r2, [r3, #72]	; 0x48
  /* USER CODE END SPI1_Init 2 */

}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	2000022c 	.word	0x2000022c
 80039b4:	40013000 	.word	0x40013000
 80039b8:	2000031c 	.word	0x2000031c

080039bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08a      	sub	sp, #40	; 0x28
 80039c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039c2:	2318      	movs	r3, #24
 80039c4:	18fb      	adds	r3, r7, r3
 80039c6:	0018      	movs	r0, r3
 80039c8:	2310      	movs	r3, #16
 80039ca:	001a      	movs	r2, r3
 80039cc:	2100      	movs	r1, #0
 80039ce:	f007 f8c0 	bl	800ab52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039d2:	2310      	movs	r3, #16
 80039d4:	18fb      	adds	r3, r7, r3
 80039d6:	0018      	movs	r0, r3
 80039d8:	2308      	movs	r3, #8
 80039da:	001a      	movs	r2, r3
 80039dc:	2100      	movs	r1, #0
 80039de:	f007 f8b8 	bl	800ab52 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039e2:	003b      	movs	r3, r7
 80039e4:	0018      	movs	r0, r3
 80039e6:	2310      	movs	r3, #16
 80039e8:	001a      	movs	r2, r3
 80039ea:	2100      	movs	r1, #0
 80039ec:	f007 f8b1 	bl	800ab52 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80039f0:	4b43      	ldr	r3, [pc, #268]	; (8003b00 <MX_TIM2_Init+0x144>)
 80039f2:	2280      	movs	r2, #128	; 0x80
 80039f4:	05d2      	lsls	r2, r2, #23
 80039f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80039f8:	4b41      	ldr	r3, [pc, #260]	; (8003b00 <MX_TIM2_Init+0x144>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039fe:	4b40      	ldr	r3, [pc, #256]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0x3FFF;
 8003a04:	4b3e      	ldr	r3, [pc, #248]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a06:	4a3f      	ldr	r2, [pc, #252]	; (8003b04 <MX_TIM2_Init+0x148>)
 8003a08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a0a:	4b3d      	ldr	r3, [pc, #244]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a10:	4b3b      	ldr	r3, [pc, #236]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003a16:	4b3a      	ldr	r3, [pc, #232]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a18:	0018      	movs	r0, r3
 8003a1a:	f006 f97b 	bl	8009d14 <HAL_TIM_Base_Init>
 8003a1e:	1e03      	subs	r3, r0, #0
 8003a20:	d001      	beq.n	8003a26 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003a22:	f000 fa8b 	bl	8003f3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8003a26:	2118      	movs	r1, #24
 8003a28:	187b      	adds	r3, r7, r1
 8003a2a:	2280      	movs	r2, #128	; 0x80
 8003a2c:	0192      	lsls	r2, r2, #6
 8003a2e:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8003a30:	187b      	adds	r3, r7, r1
 8003a32:	2200      	movs	r2, #0
 8003a34:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8003a36:	187b      	adds	r3, r7, r1
 8003a38:	2200      	movs	r2, #0
 8003a3a:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 8003a3c:	187b      	adds	r3, r7, r1
 8003a3e:	2200      	movs	r2, #0
 8003a40:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003a42:	187a      	adds	r2, r7, r1
 8003a44:	4b2e      	ldr	r3, [pc, #184]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a46:	0011      	movs	r1, r2
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f006 fcef 	bl	800a42c <HAL_TIM_ConfigClockSource>
 8003a4e:	1e03      	subs	r3, r0, #0
 8003a50:	d001      	beq.n	8003a56 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003a52:	f000 fa73 	bl	8003f3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a56:	4b2a      	ldr	r3, [pc, #168]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a58:	0018      	movs	r0, r3
 8003a5a:	f006 fac5 	bl	8009fe8 <HAL_TIM_PWM_Init>
 8003a5e:	1e03      	subs	r3, r0, #0
 8003a60:	d001      	beq.n	8003a66 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8003a62:	f000 fa6b 	bl	8003f3c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8003a66:	4b26      	ldr	r3, [pc, #152]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f006 f9e5 	bl	8009e38 <HAL_TIM_OC_Init>
 8003a6e:	1e03      	subs	r3, r0, #0
 8003a70:	d001      	beq.n	8003a76 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8003a72:	f000 fa63 	bl	8003f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a76:	2110      	movs	r1, #16
 8003a78:	187b      	adds	r3, r7, r1
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a7e:	187b      	adds	r3, r7, r1
 8003a80:	2200      	movs	r2, #0
 8003a82:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a84:	187a      	adds	r2, r7, r1
 8003a86:	4b1e      	ldr	r3, [pc, #120]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a88:	0011      	movs	r1, r2
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	f006 ffc3 	bl	800aa16 <HAL_TIMEx_MasterConfigSynchronization>
 8003a90:	1e03      	subs	r3, r0, #0
 8003a92:	d001      	beq.n	8003a98 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8003a94:	f000 fa52 	bl	8003f3c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim2, TIM2_ETR_LSE) != HAL_OK)
 8003a98:	4b19      	ldr	r3, [pc, #100]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003a9a:	2105      	movs	r1, #5
 8003a9c:	0018      	movs	r0, r3
 8003a9e:	f006 fffd 	bl	800aa9c <HAL_TIMEx_RemapConfig>
 8003aa2:	1e03      	subs	r3, r0, #0
 8003aa4:	d001      	beq.n	8003aaa <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8003aa6:	f000 fa49 	bl	8003f3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003aaa:	003b      	movs	r3, r7
 8003aac:	2260      	movs	r2, #96	; 0x60
 8003aae:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003ab0:	003b      	movs	r3, r7
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ab6:	003b      	movs	r3, r7
 8003ab8:	2200      	movs	r2, #0
 8003aba:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003abc:	003b      	movs	r3, r7
 8003abe:	2200      	movs	r2, #0
 8003ac0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ac2:	0039      	movs	r1, r7
 8003ac4:	4b0e      	ldr	r3, [pc, #56]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f006 fbf7 	bl	800a2bc <HAL_TIM_PWM_ConfigChannel>
 8003ace:	1e03      	subs	r3, r0, #0
 8003ad0:	d001      	beq.n	8003ad6 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8003ad2:	f000 fa33 	bl	8003f3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003ad6:	003b      	movs	r3, r7
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003adc:	0039      	movs	r1, r7
 8003ade:	4b08      	ldr	r3, [pc, #32]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003ae0:	2204      	movs	r2, #4
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	f006 fb9c 	bl	800a220 <HAL_TIM_OC_ConfigChannel>
 8003ae8:	1e03      	subs	r3, r0, #0
 8003aea:	d001      	beq.n	8003af0 <MX_TIM2_Init+0x134>
  {
    Error_Handler();
 8003aec:	f000 fa26 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003af0:	4b03      	ldr	r3, [pc, #12]	; (8003b00 <MX_TIM2_Init+0x144>)
 8003af2:	0018      	movs	r0, r3
 8003af4:	f000 fbb0 	bl	8004258 <HAL_TIM_MspPostInit>

}
 8003af8:	46c0      	nop			; (mov r8, r8)
 8003afa:	46bd      	mov	sp, r7
 8003afc:	b00a      	add	sp, #40	; 0x28
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	20000284 	.word	0x20000284
 8003b04:	00003fff 	.word	0x00003fff

08003b08 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b0e:	003b      	movs	r3, r7
 8003b10:	0018      	movs	r0, r3
 8003b12:	2308      	movs	r3, #8
 8003b14:	001a      	movs	r2, r3
 8003b16:	2100      	movs	r1, #0
 8003b18:	f007 f81b 	bl	800ab52 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003b1c:	4b15      	ldr	r3, [pc, #84]	; (8003b74 <MX_TIM6_Init+0x6c>)
 8003b1e:	4a16      	ldr	r2, [pc, #88]	; (8003b78 <MX_TIM6_Init+0x70>)
 8003b20:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0x40;
 8003b22:	4b14      	ldr	r3, [pc, #80]	; (8003b74 <MX_TIM6_Init+0x6c>)
 8003b24:	2240      	movs	r2, #64	; 0x40
 8003b26:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b28:	4b12      	ldr	r3, [pc, #72]	; (8003b74 <MX_TIM6_Init+0x6c>)
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8003b2e:	4b11      	ldr	r3, [pc, #68]	; (8003b74 <MX_TIM6_Init+0x6c>)
 8003b30:	4a12      	ldr	r2, [pc, #72]	; (8003b7c <MX_TIM6_Init+0x74>)
 8003b32:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b34:	4b0f      	ldr	r3, [pc, #60]	; (8003b74 <MX_TIM6_Init+0x6c>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003b3a:	4b0e      	ldr	r3, [pc, #56]	; (8003b74 <MX_TIM6_Init+0x6c>)
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f006 f8e9 	bl	8009d14 <HAL_TIM_Base_Init>
 8003b42:	1e03      	subs	r3, r0, #0
 8003b44:	d001      	beq.n	8003b4a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8003b46:	f000 f9f9 	bl	8003f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b4a:	003b      	movs	r3, r7
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b50:	003b      	movs	r3, r7
 8003b52:	2200      	movs	r2, #0
 8003b54:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003b56:	003a      	movs	r2, r7
 8003b58:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <MX_TIM6_Init+0x6c>)
 8003b5a:	0011      	movs	r1, r2
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	f006 ff5a 	bl	800aa16 <HAL_TIMEx_MasterConfigSynchronization>
 8003b62:	1e03      	subs	r3, r0, #0
 8003b64:	d001      	beq.n	8003b6a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8003b66:	f000 f9e9 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	b002      	add	sp, #8
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	46c0      	nop			; (mov r8, r8)
 8003b74:	20000154 	.word	0x20000154
 8003b78:	40001000 	.word	0x40001000
 8003b7c:	0000ffff 	.word	0x0000ffff

08003b80 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b08a      	sub	sp, #40	; 0x28
 8003b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b86:	2318      	movs	r3, #24
 8003b88:	18fb      	adds	r3, r7, r3
 8003b8a:	0018      	movs	r0, r3
 8003b8c:	2310      	movs	r3, #16
 8003b8e:	001a      	movs	r2, r3
 8003b90:	2100      	movs	r1, #0
 8003b92:	f006 ffde 	bl	800ab52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b96:	2310      	movs	r3, #16
 8003b98:	18fb      	adds	r3, r7, r3
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	2308      	movs	r3, #8
 8003b9e:	001a      	movs	r2, r3
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	f006 ffd6 	bl	800ab52 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ba6:	003b      	movs	r3, r7
 8003ba8:	0018      	movs	r0, r3
 8003baa:	2310      	movs	r3, #16
 8003bac:	001a      	movs	r2, r3
 8003bae:	2100      	movs	r1, #0
 8003bb0:	f006 ffcf 	bl	800ab52 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8003bb4:	4b3b      	ldr	r3, [pc, #236]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003bb6:	4a3c      	ldr	r2, [pc, #240]	; (8003ca8 <MX_TIM21_Init+0x128>)
 8003bb8:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 8003bba:	4b3a      	ldr	r3, [pc, #232]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bc0:	4b38      	ldr	r3, [pc, #224]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 0x7FFF;
 8003bc6:	4b37      	ldr	r3, [pc, #220]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003bc8:	4a38      	ldr	r2, [pc, #224]	; (8003cac <MX_TIM21_Init+0x12c>)
 8003bca:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bcc:	4b35      	ldr	r3, [pc, #212]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bd2:	4b34      	ldr	r3, [pc, #208]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8003bd8:	4b32      	ldr	r3, [pc, #200]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003bda:	0018      	movs	r0, r3
 8003bdc:	f006 f89a 	bl	8009d14 <HAL_TIM_Base_Init>
 8003be0:	1e03      	subs	r3, r0, #0
 8003be2:	d001      	beq.n	8003be8 <MX_TIM21_Init+0x68>
  {
    Error_Handler();
 8003be4:	f000 f9aa 	bl	8003f3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8003be8:	2118      	movs	r1, #24
 8003bea:	187b      	adds	r3, r7, r1
 8003bec:	2280      	movs	r2, #128	; 0x80
 8003bee:	0192      	lsls	r2, r2, #6
 8003bf0:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8003bf2:	187b      	adds	r3, r7, r1
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8003bf8:	187b      	adds	r3, r7, r1
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 8003bfe:	187b      	adds	r3, r7, r1
 8003c00:	2200      	movs	r2, #0
 8003c02:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8003c04:	187a      	adds	r2, r7, r1
 8003c06:	4b27      	ldr	r3, [pc, #156]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003c08:	0011      	movs	r1, r2
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f006 fc0e 	bl	800a42c <HAL_TIM_ConfigClockSource>
 8003c10:	1e03      	subs	r3, r0, #0
 8003c12:	d001      	beq.n	8003c18 <MX_TIM21_Init+0x98>
  {
    Error_Handler();
 8003c14:	f000 f992 	bl	8003f3c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim21) != HAL_OK)
 8003c18:	4b22      	ldr	r3, [pc, #136]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	f006 f90c 	bl	8009e38 <HAL_TIM_OC_Init>
 8003c20:	1e03      	subs	r3, r0, #0
 8003c22:	d001      	beq.n	8003c28 <MX_TIM21_Init+0xa8>
  {
    Error_Handler();
 8003c24:	f000 f98a 	bl	8003f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c28:	2110      	movs	r1, #16
 8003c2a:	187b      	adds	r3, r7, r1
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c30:	187b      	adds	r3, r7, r1
 8003c32:	2200      	movs	r2, #0
 8003c34:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8003c36:	187a      	adds	r2, r7, r1
 8003c38:	4b1a      	ldr	r3, [pc, #104]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003c3a:	0011      	movs	r1, r2
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f006 feea 	bl	800aa16 <HAL_TIMEx_MasterConfigSynchronization>
 8003c42:	1e03      	subs	r3, r0, #0
 8003c44:	d001      	beq.n	8003c4a <MX_TIM21_Init+0xca>
  {
    Error_Handler();
 8003c46:	f000 f979 	bl	8003f3c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim21, TIM21_ETR_LSE) != HAL_OK)
 8003c4a:	4b16      	ldr	r3, [pc, #88]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003c4c:	2103      	movs	r1, #3
 8003c4e:	0018      	movs	r0, r3
 8003c50:	f006 ff24 	bl	800aa9c <HAL_TIMEx_RemapConfig>
 8003c54:	1e03      	subs	r3, r0, #0
 8003c56:	d001      	beq.n	8003c5c <MX_TIM21_Init+0xdc>
  {
    Error_Handler();
 8003c58:	f000 f970 	bl	8003f3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003c5c:	003b      	movs	r3, r7
 8003c5e:	2200      	movs	r2, #0
 8003c60:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003c62:	003b      	movs	r3, r7
 8003c64:	2200      	movs	r2, #0
 8003c66:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c68:	003b      	movs	r3, r7
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c6e:	003b      	movs	r3, r7
 8003c70:	2200      	movs	r2, #0
 8003c72:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c74:	0039      	movs	r1, r7
 8003c76:	4b0b      	ldr	r3, [pc, #44]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f006 fad0 	bl	800a220 <HAL_TIM_OC_ConfigChannel>
 8003c80:	1e03      	subs	r3, r0, #0
 8003c82:	d001      	beq.n	8003c88 <MX_TIM21_Init+0x108>
  {
    Error_Handler();
 8003c84:	f000 f95a 	bl	8003f3c <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003c88:	0039      	movs	r1, r7
 8003c8a:	4b06      	ldr	r3, [pc, #24]	; (8003ca4 <MX_TIM21_Init+0x124>)
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	0018      	movs	r0, r3
 8003c90:	f006 fac6 	bl	800a220 <HAL_TIM_OC_ConfigChannel>
 8003c94:	1e03      	subs	r3, r0, #0
 8003c96:	d001      	beq.n	8003c9c <MX_TIM21_Init+0x11c>
  {
    Error_Handler();
 8003c98:	f000 f950 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8003c9c:	46c0      	nop			; (mov r8, r8)
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	b00a      	add	sp, #40	; 0x28
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	20000364 	.word	0x20000364
 8003ca8:	40010800 	.word	0x40010800
 8003cac:	00007fff 	.word	0x00007fff

08003cb0 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08a      	sub	sp, #40	; 0x28
 8003cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cb6:	2318      	movs	r3, #24
 8003cb8:	18fb      	adds	r3, r7, r3
 8003cba:	0018      	movs	r0, r3
 8003cbc:	2310      	movs	r3, #16
 8003cbe:	001a      	movs	r2, r3
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	f006 ff46 	bl	800ab52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cc6:	2310      	movs	r3, #16
 8003cc8:	18fb      	adds	r3, r7, r3
 8003cca:	0018      	movs	r0, r3
 8003ccc:	2308      	movs	r3, #8
 8003cce:	001a      	movs	r2, r3
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	f006 ff3e 	bl	800ab52 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003cd6:	003b      	movs	r3, r7
 8003cd8:	0018      	movs	r0, r3
 8003cda:	2310      	movs	r3, #16
 8003cdc:	001a      	movs	r2, r3
 8003cde:	2100      	movs	r1, #0
 8003ce0:	f006 ff37 	bl	800ab52 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8003ce4:	4b37      	ldr	r3, [pc, #220]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003ce6:	4a38      	ldr	r2, [pc, #224]	; (8003dc8 <MX_TIM22_Init+0x118>)
 8003ce8:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0x400;
 8003cea:	4b36      	ldr	r3, [pc, #216]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003cec:	2280      	movs	r2, #128	; 0x80
 8003cee:	00d2      	lsls	r2, r2, #3
 8003cf0:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cf2:	4b34      	ldr	r3, [pc, #208]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 1919;
 8003cf8:	4b32      	ldr	r3, [pc, #200]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003cfa:	4a34      	ldr	r2, [pc, #208]	; (8003dcc <MX_TIM22_Init+0x11c>)
 8003cfc:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cfe:	4b31      	ldr	r3, [pc, #196]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d04:	4b2f      	ldr	r3, [pc, #188]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8003d0a:	4b2e      	ldr	r3, [pc, #184]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	f006 f801 	bl	8009d14 <HAL_TIM_Base_Init>
 8003d12:	1e03      	subs	r3, r0, #0
 8003d14:	d001      	beq.n	8003d1a <MX_TIM22_Init+0x6a>
  {
    Error_Handler();
 8003d16:	f000 f911 	bl	8003f3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8003d1a:	2118      	movs	r1, #24
 8003d1c:	187b      	adds	r3, r7, r1
 8003d1e:	2280      	movs	r2, #128	; 0x80
 8003d20:	0192      	lsls	r2, r2, #6
 8003d22:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8003d24:	187b      	adds	r3, r7, r1
 8003d26:	2200      	movs	r2, #0
 8003d28:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8003d2a:	187b      	adds	r3, r7, r1
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 8003d30:	187b      	adds	r3, r7, r1
 8003d32:	2200      	movs	r2, #0
 8003d34:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8003d36:	187a      	adds	r2, r7, r1
 8003d38:	4b22      	ldr	r3, [pc, #136]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003d3a:	0011      	movs	r1, r2
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	f006 fb75 	bl	800a42c <HAL_TIM_ConfigClockSource>
 8003d42:	1e03      	subs	r3, r0, #0
 8003d44:	d001      	beq.n	8003d4a <MX_TIM22_Init+0x9a>
  {
    Error_Handler();
 8003d46:	f000 f8f9 	bl	8003f3c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim22) != HAL_OK)
 8003d4a:	4b1e      	ldr	r3, [pc, #120]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f006 f873 	bl	8009e38 <HAL_TIM_OC_Init>
 8003d52:	1e03      	subs	r3, r0, #0
 8003d54:	d001      	beq.n	8003d5a <MX_TIM22_Init+0xaa>
  {
    Error_Handler();
 8003d56:	f000 f8f1 	bl	8003f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d5a:	2110      	movs	r1, #16
 8003d5c:	187b      	adds	r3, r7, r1
 8003d5e:	2200      	movs	r2, #0
 8003d60:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d62:	187b      	adds	r3, r7, r1
 8003d64:	2200      	movs	r2, #0
 8003d66:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8003d68:	187a      	adds	r2, r7, r1
 8003d6a:	4b16      	ldr	r3, [pc, #88]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003d6c:	0011      	movs	r1, r2
 8003d6e:	0018      	movs	r0, r3
 8003d70:	f006 fe51 	bl	800aa16 <HAL_TIMEx_MasterConfigSynchronization>
 8003d74:	1e03      	subs	r3, r0, #0
 8003d76:	d001      	beq.n	8003d7c <MX_TIM22_Init+0xcc>
  {
    Error_Handler();
 8003d78:	f000 f8e0 	bl	8003f3c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim22, TIM22_ETR_LSE) != HAL_OK)
 8003d7c:	4b11      	ldr	r3, [pc, #68]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003d7e:	2103      	movs	r1, #3
 8003d80:	0018      	movs	r0, r3
 8003d82:	f006 fe8b 	bl	800aa9c <HAL_TIMEx_RemapConfig>
 8003d86:	1e03      	subs	r3, r0, #0
 8003d88:	d001      	beq.n	8003d8e <MX_TIM22_Init+0xde>
  {
    Error_Handler();
 8003d8a:	f000 f8d7 	bl	8003f3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003d8e:	003b      	movs	r3, r7
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003d94:	003b      	movs	r3, r7
 8003d96:	2200      	movs	r2, #0
 8003d98:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d9a:	003b      	movs	r3, r7
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003da0:	003b      	movs	r3, r7
 8003da2:	2200      	movs	r2, #0
 8003da4:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003da6:	0039      	movs	r1, r7
 8003da8:	4b06      	ldr	r3, [pc, #24]	; (8003dc4 <MX_TIM22_Init+0x114>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	0018      	movs	r0, r3
 8003dae:	f006 fa37 	bl	800a220 <HAL_TIM_OC_ConfigChannel>
 8003db2:	1e03      	subs	r3, r0, #0
 8003db4:	d001      	beq.n	8003dba <MX_TIM22_Init+0x10a>
  {
    Error_Handler();
 8003db6:	f000 f8c1 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */

}
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	b00a      	add	sp, #40	; 0x28
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	46c0      	nop			; (mov r8, r8)
 8003dc4:	2000019c 	.word	0x2000019c
 8003dc8:	40011400 	.word	0x40011400
 8003dcc:	0000077f 	.word	0x0000077f

08003dd0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003dd6:	4b0c      	ldr	r3, [pc, #48]	; (8003e08 <MX_DMA_Init+0x38>)
 8003dd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dda:	4b0b      	ldr	r3, [pc, #44]	; (8003e08 <MX_DMA_Init+0x38>)
 8003ddc:	2101      	movs	r1, #1
 8003dde:	430a      	orrs	r2, r1
 8003de0:	631a      	str	r2, [r3, #48]	; 0x30
 8003de2:	4b09      	ldr	r3, [pc, #36]	; (8003e08 <MX_DMA_Init+0x38>)
 8003de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de6:	2201      	movs	r2, #1
 8003de8:	4013      	ands	r3, r2
 8003dea:	607b      	str	r3, [r7, #4]
 8003dec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8003dee:	2200      	movs	r2, #0
 8003df0:	2100      	movs	r1, #0
 8003df2:	200a      	movs	r0, #10
 8003df4:	f003 f892 	bl	8006f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003df8:	200a      	movs	r0, #10
 8003dfa:	f003 f8a4 	bl	8006f46 <HAL_NVIC_EnableIRQ>

}
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b002      	add	sp, #8
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	46c0      	nop			; (mov r8, r8)
 8003e08:	40021000 	.word	0x40021000

08003e0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e0c:	b590      	push	{r4, r7, lr}
 8003e0e:	b089      	sub	sp, #36	; 0x24
 8003e10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e12:	240c      	movs	r4, #12
 8003e14:	193b      	adds	r3, r7, r4
 8003e16:	0018      	movs	r0, r3
 8003e18:	2314      	movs	r3, #20
 8003e1a:	001a      	movs	r2, r3
 8003e1c:	2100      	movs	r1, #0
 8003e1e:	f006 fe98 	bl	800ab52 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e22:	4b41      	ldr	r3, [pc, #260]	; (8003f28 <MX_GPIO_Init+0x11c>)
 8003e24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e26:	4b40      	ldr	r3, [pc, #256]	; (8003f28 <MX_GPIO_Init+0x11c>)
 8003e28:	2104      	movs	r1, #4
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e2e:	4b3e      	ldr	r3, [pc, #248]	; (8003f28 <MX_GPIO_Init+0x11c>)
 8003e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e32:	2204      	movs	r2, #4
 8003e34:	4013      	ands	r3, r2
 8003e36:	60bb      	str	r3, [r7, #8]
 8003e38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e3a:	4b3b      	ldr	r3, [pc, #236]	; (8003f28 <MX_GPIO_Init+0x11c>)
 8003e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e3e:	4b3a      	ldr	r3, [pc, #232]	; (8003f28 <MX_GPIO_Init+0x11c>)
 8003e40:	2101      	movs	r1, #1
 8003e42:	430a      	orrs	r2, r1
 8003e44:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e46:	4b38      	ldr	r3, [pc, #224]	; (8003f28 <MX_GPIO_Init+0x11c>)
 8003e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	607b      	str	r3, [r7, #4]
 8003e50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e52:	4b35      	ldr	r3, [pc, #212]	; (8003f28 <MX_GPIO_Init+0x11c>)
 8003e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e56:	4b34      	ldr	r3, [pc, #208]	; (8003f28 <MX_GPIO_Init+0x11c>)
 8003e58:	2102      	movs	r1, #2
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e5e:	4b32      	ldr	r3, [pc, #200]	; (8003f28 <MX_GPIO_Init+0x11c>)
 8003e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e62:	2202      	movs	r2, #2
 8003e64:	4013      	ands	r3, r2
 8003e66:	603b      	str	r3, [r7, #0]
 8003e68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5 
 8003e6a:	4b30      	ldr	r3, [pc, #192]	; (8003f2c <MX_GPIO_Init+0x120>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	21ab      	movs	r1, #171	; 0xab
 8003e70:	0018      	movs	r0, r3
 8003e72:	f003 fbae 	bl	80075d2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003e76:	4b2d      	ldr	r3, [pc, #180]	; (8003f2c <MX_GPIO_Init+0x120>)
 8003e78:	2201      	movs	r2, #1
 8003e7a:	2110      	movs	r1, #16
 8003e7c:	0018      	movs	r0, r3
 8003e7e:	f003 fba8 	bl	80075d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6, GPIO_PIN_RESET);
 8003e82:	4b2b      	ldr	r3, [pc, #172]	; (8003f30 <MX_GPIO_Init+0x124>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	2143      	movs	r1, #67	; 0x43
 8003e88:	0018      	movs	r0, r3
 8003e8a:	f003 fba2 	bl	80075d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC3 PC4 
                           PC5 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4 
 8003e8e:	0021      	movs	r1, r4
 8003e90:	187b      	adds	r3, r7, r1
 8003e92:	22bb      	movs	r2, #187	; 0xbb
 8003e94:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e96:	187b      	adds	r3, r7, r1
 8003e98:	2201      	movs	r2, #1
 8003e9a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9c:	187b      	adds	r3, r7, r1
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ea2:	187b      	adds	r3, r7, r1
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ea8:	000c      	movs	r4, r1
 8003eaa:	187b      	adds	r3, r7, r1
 8003eac:	4a1f      	ldr	r2, [pc, #124]	; (8003f2c <MX_GPIO_Init+0x120>)
 8003eae:	0019      	movs	r1, r3
 8003eb0:	0010      	movs	r0, r2
 8003eb2:	f003 f9f3 	bl	800729c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6;
 8003eb6:	0021      	movs	r1, r4
 8003eb8:	187b      	adds	r3, r7, r1
 8003eba:	2243      	movs	r2, #67	; 0x43
 8003ebc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ebe:	187b      	adds	r3, r7, r1
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec4:	187b      	adds	r3, r7, r1
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eca:	187b      	adds	r3, r7, r1
 8003ecc:	2200      	movs	r2, #0
 8003ece:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ed0:	000c      	movs	r4, r1
 8003ed2:	187b      	adds	r3, r7, r1
 8003ed4:	4a16      	ldr	r2, [pc, #88]	; (8003f30 <MX_GPIO_Init+0x124>)
 8003ed6:	0019      	movs	r1, r3
 8003ed8:	0010      	movs	r0, r2
 8003eda:	f003 f9df 	bl	800729c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003ede:	0021      	movs	r1, r4
 8003ee0:	187b      	adds	r3, r7, r1
 8003ee2:	4a14      	ldr	r2, [pc, #80]	; (8003f34 <MX_GPIO_Init+0x128>)
 8003ee4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ee6:	187b      	adds	r3, r7, r1
 8003ee8:	4a13      	ldr	r2, [pc, #76]	; (8003f38 <MX_GPIO_Init+0x12c>)
 8003eea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003eec:	187b      	adds	r3, r7, r1
 8003eee:	2202      	movs	r2, #2
 8003ef0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ef2:	187b      	adds	r3, r7, r1
 8003ef4:	4a0e      	ldr	r2, [pc, #56]	; (8003f30 <MX_GPIO_Init+0x124>)
 8003ef6:	0019      	movs	r1, r3
 8003ef8:	0010      	movs	r0, r2
 8003efa:	f003 f9cf 	bl	800729c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8003efe:	2200      	movs	r2, #0
 8003f00:	2100      	movs	r1, #0
 8003f02:	2006      	movs	r0, #6
 8003f04:	f003 f80a 	bl	8006f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003f08:	2006      	movs	r0, #6
 8003f0a:	f003 f81c 	bl	8006f46 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003f0e:	2200      	movs	r2, #0
 8003f10:	2100      	movs	r1, #0
 8003f12:	2007      	movs	r0, #7
 8003f14:	f003 f802 	bl	8006f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003f18:	2007      	movs	r0, #7
 8003f1a:	f003 f814 	bl	8006f46 <HAL_NVIC_EnableIRQ>

}
 8003f1e:	46c0      	nop			; (mov r8, r8)
 8003f20:	46bd      	mov	sp, r7
 8003f22:	b009      	add	sp, #36	; 0x24
 8003f24:	bd90      	pop	{r4, r7, pc}
 8003f26:	46c0      	nop			; (mov r8, r8)
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	50000800 	.word	0x50000800
 8003f30:	50000400 	.word	0x50000400
 8003f34:	0000e004 	.word	0x0000e004
 8003f38:	10110000 	.word	0x10110000

08003f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003f40:	46c0      	nop			; (mov r8, r8)
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
	...

08003f48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f4c:	4b07      	ldr	r3, [pc, #28]	; (8003f6c <HAL_MspInit+0x24>)
 8003f4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f50:	4b06      	ldr	r3, [pc, #24]	; (8003f6c <HAL_MspInit+0x24>)
 8003f52:	2101      	movs	r1, #1
 8003f54:	430a      	orrs	r2, r1
 8003f56:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f58:	4b04      	ldr	r3, [pc, #16]	; (8003f6c <HAL_MspInit+0x24>)
 8003f5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f5c:	4b03      	ldr	r3, [pc, #12]	; (8003f6c <HAL_MspInit+0x24>)
 8003f5e:	2180      	movs	r1, #128	; 0x80
 8003f60:	0549      	lsls	r1, r1, #21
 8003f62:	430a      	orrs	r2, r1
 8003f64:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	40021000 	.word	0x40021000

08003f70 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b088      	sub	sp, #32
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f78:	230c      	movs	r3, #12
 8003f7a:	18fb      	adds	r3, r7, r3
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	2314      	movs	r3, #20
 8003f80:	001a      	movs	r2, r3
 8003f82:	2100      	movs	r1, #0
 8003f84:	f006 fde5 	bl	800ab52 <memset>
  if(hadc->Instance==ADC1)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a15      	ldr	r2, [pc, #84]	; (8003fe4 <HAL_ADC_MspInit+0x74>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d123      	bne.n	8003fda <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003f92:	4b15      	ldr	r3, [pc, #84]	; (8003fe8 <HAL_ADC_MspInit+0x78>)
 8003f94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f96:	4b14      	ldr	r3, [pc, #80]	; (8003fe8 <HAL_ADC_MspInit+0x78>)
 8003f98:	2180      	movs	r1, #128	; 0x80
 8003f9a:	0089      	lsls	r1, r1, #2
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fa0:	4b11      	ldr	r3, [pc, #68]	; (8003fe8 <HAL_ADC_MspInit+0x78>)
 8003fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fa4:	4b10      	ldr	r3, [pc, #64]	; (8003fe8 <HAL_ADC_MspInit+0x78>)
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	62da      	str	r2, [r3, #44]	; 0x2c
 8003fac:	4b0e      	ldr	r3, [pc, #56]	; (8003fe8 <HAL_ADC_MspInit+0x78>)
 8003fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	60bb      	str	r3, [r7, #8]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003fb8:	210c      	movs	r1, #12
 8003fba:	187b      	adds	r3, r7, r1
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fc0:	187b      	adds	r3, r7, r1
 8003fc2:	2203      	movs	r2, #3
 8003fc4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc6:	187b      	adds	r3, r7, r1
 8003fc8:	2200      	movs	r2, #0
 8003fca:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fcc:	187a      	adds	r2, r7, r1
 8003fce:	23a0      	movs	r3, #160	; 0xa0
 8003fd0:	05db      	lsls	r3, r3, #23
 8003fd2:	0011      	movs	r1, r2
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f003 f961 	bl	800729c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003fda:	46c0      	nop			; (mov r8, r8)
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	b008      	add	sp, #32
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	46c0      	nop			; (mov r8, r8)
 8003fe4:	40012400 	.word	0x40012400
 8003fe8:	40021000 	.word	0x40021000

08003fec <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM1)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a0a      	ldr	r2, [pc, #40]	; (8004024 <HAL_LPTIM_MspInit+0x38>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d10e      	bne.n	800401c <HAL_LPTIM_MspInit+0x30>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8003ffe:	4b0a      	ldr	r3, [pc, #40]	; (8004028 <HAL_LPTIM_MspInit+0x3c>)
 8004000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004002:	4b09      	ldr	r3, [pc, #36]	; (8004028 <HAL_LPTIM_MspInit+0x3c>)
 8004004:	2180      	movs	r1, #128	; 0x80
 8004006:	0609      	lsls	r1, r1, #24
 8004008:	430a      	orrs	r2, r1
 800400a:	639a      	str	r2, [r3, #56]	; 0x38
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 800400c:	2200      	movs	r2, #0
 800400e:	2100      	movs	r1, #0
 8004010:	200d      	movs	r0, #13
 8004012:	f002 ff83 	bl	8006f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8004016:	200d      	movs	r0, #13
 8004018:	f002 ff95 	bl	8006f46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 800401c:	46c0      	nop			; (mov r8, r8)
 800401e:	46bd      	mov	sp, r7
 8004020:	b002      	add	sp, #8
 8004022:	bd80      	pop	{r7, pc}
 8004024:	40007c00 	.word	0x40007c00
 8004028:	40021000 	.word	0x40021000

0800402c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b088      	sub	sp, #32
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004034:	230c      	movs	r3, #12
 8004036:	18fb      	adds	r3, r7, r3
 8004038:	0018      	movs	r0, r3
 800403a:	2314      	movs	r3, #20
 800403c:	001a      	movs	r2, r3
 800403e:	2100      	movs	r1, #0
 8004040:	f006 fd87 	bl	800ab52 <memset>
  if(hrtc->Instance==RTC)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a14      	ldr	r2, [pc, #80]	; (800409c <HAL_RTC_MspInit+0x70>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d121      	bne.n	8004092 <HAL_RTC_MspInit+0x66>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800404e:	4b14      	ldr	r3, [pc, #80]	; (80040a0 <HAL_RTC_MspInit+0x74>)
 8004050:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004052:	4b13      	ldr	r3, [pc, #76]	; (80040a0 <HAL_RTC_MspInit+0x74>)
 8004054:	2180      	movs	r1, #128	; 0x80
 8004056:	02c9      	lsls	r1, r1, #11
 8004058:	430a      	orrs	r2, r1
 800405a:	651a      	str	r2, [r3, #80]	; 0x50
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800405c:	4b10      	ldr	r3, [pc, #64]	; (80040a0 <HAL_RTC_MspInit+0x74>)
 800405e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004060:	4b0f      	ldr	r3, [pc, #60]	; (80040a0 <HAL_RTC_MspInit+0x74>)
 8004062:	2104      	movs	r1, #4
 8004064:	430a      	orrs	r2, r1
 8004066:	62da      	str	r2, [r3, #44]	; 0x2c
 8004068:	4b0d      	ldr	r3, [pc, #52]	; (80040a0 <HAL_RTC_MspInit+0x74>)
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	2204      	movs	r2, #4
 800406e:	4013      	ands	r3, r2
 8004070:	60bb      	str	r3, [r7, #8]
 8004072:	68bb      	ldr	r3, [r7, #8]
    /**RTC GPIO Configuration    
    PC13     ------> RTC_OUT_CALIB 
    */
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004074:	230c      	movs	r3, #12
 8004076:	18fb      	adds	r3, r7, r3
 8004078:	4a0a      	ldr	r2, [pc, #40]	; (80040a4 <HAL_RTC_MspInit+0x78>)
 800407a:	0019      	movs	r1, r3
 800407c:	0010      	movs	r0, r2
 800407e:	f003 f90d 	bl	800729c <HAL_GPIO_Init>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8004082:	2200      	movs	r2, #0
 8004084:	2100      	movs	r1, #0
 8004086:	2002      	movs	r0, #2
 8004088:	f002 ff48 	bl	8006f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800408c:	2002      	movs	r0, #2
 800408e:	f002 ff5a 	bl	8006f46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004092:	46c0      	nop			; (mov r8, r8)
 8004094:	46bd      	mov	sp, r7
 8004096:	b008      	add	sp, #32
 8004098:	bd80      	pop	{r7, pc}
 800409a:	46c0      	nop			; (mov r8, r8)
 800409c:	40002800 	.word	0x40002800
 80040a0:	40021000 	.word	0x40021000
 80040a4:	50000800 	.word	0x50000800

080040a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040b0:	230c      	movs	r3, #12
 80040b2:	18fb      	adds	r3, r7, r3
 80040b4:	0018      	movs	r0, r3
 80040b6:	2314      	movs	r3, #20
 80040b8:	001a      	movs	r2, r3
 80040ba:	2100      	movs	r1, #0
 80040bc:	f006 fd49 	bl	800ab52 <memset>
  if(hspi->Instance==SPI1)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a30      	ldr	r2, [pc, #192]	; (8004188 <HAL_SPI_MspInit+0xe0>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d15a      	bne.n	8004180 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80040ca:	4b30      	ldr	r3, [pc, #192]	; (800418c <HAL_SPI_MspInit+0xe4>)
 80040cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040ce:	4b2f      	ldr	r3, [pc, #188]	; (800418c <HAL_SPI_MspInit+0xe4>)
 80040d0:	2180      	movs	r1, #128	; 0x80
 80040d2:	0149      	lsls	r1, r1, #5
 80040d4:	430a      	orrs	r2, r1
 80040d6:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040d8:	4b2c      	ldr	r3, [pc, #176]	; (800418c <HAL_SPI_MspInit+0xe4>)
 80040da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040dc:	4b2b      	ldr	r3, [pc, #172]	; (800418c <HAL_SPI_MspInit+0xe4>)
 80040de:	2101      	movs	r1, #1
 80040e0:	430a      	orrs	r2, r1
 80040e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80040e4:	4b29      	ldr	r3, [pc, #164]	; (800418c <HAL_SPI_MspInit+0xe4>)
 80040e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e8:	2201      	movs	r2, #1
 80040ea:	4013      	ands	r3, r2
 80040ec:	60bb      	str	r3, [r7, #8]
 80040ee:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80040f0:	210c      	movs	r1, #12
 80040f2:	187b      	adds	r3, r7, r1
 80040f4:	22a0      	movs	r2, #160	; 0xa0
 80040f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040f8:	187b      	adds	r3, r7, r1
 80040fa:	2202      	movs	r2, #2
 80040fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040fe:	187b      	adds	r3, r7, r1
 8004100:	2200      	movs	r2, #0
 8004102:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004104:	187b      	adds	r3, r7, r1
 8004106:	2203      	movs	r2, #3
 8004108:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800410a:	187b      	adds	r3, r7, r1
 800410c:	2200      	movs	r2, #0
 800410e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004110:	187a      	adds	r2, r7, r1
 8004112:	23a0      	movs	r3, #160	; 0xa0
 8004114:	05db      	lsls	r3, r3, #23
 8004116:	0011      	movs	r1, r2
 8004118:	0018      	movs	r0, r3
 800411a:	f003 f8bf 	bl	800729c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800411e:	4b1c      	ldr	r3, [pc, #112]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 8004120:	4a1c      	ldr	r2, [pc, #112]	; (8004194 <HAL_SPI_MspInit+0xec>)
 8004122:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8004124:	4b1a      	ldr	r3, [pc, #104]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 8004126:	2201      	movs	r2, #1
 8004128:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800412a:	4b19      	ldr	r3, [pc, #100]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 800412c:	2210      	movs	r2, #16
 800412e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004130:	4b17      	ldr	r3, [pc, #92]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 8004132:	2200      	movs	r2, #0
 8004134:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004136:	4b16      	ldr	r3, [pc, #88]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 8004138:	2280      	movs	r2, #128	; 0x80
 800413a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800413c:	4b14      	ldr	r3, [pc, #80]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 800413e:	2200      	movs	r2, #0
 8004140:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004142:	4b13      	ldr	r3, [pc, #76]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 8004144:	2200      	movs	r2, #0
 8004146:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004148:	4b11      	ldr	r3, [pc, #68]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 800414a:	2200      	movs	r2, #0
 800414c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800414e:	4b10      	ldr	r3, [pc, #64]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 8004150:	2200      	movs	r2, #0
 8004152:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004154:	4b0e      	ldr	r3, [pc, #56]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 8004156:	0018      	movs	r0, r3
 8004158:	f002 ff32 	bl	8006fc0 <HAL_DMA_Init>
 800415c:	1e03      	subs	r3, r0, #0
 800415e:	d001      	beq.n	8004164 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8004160:	f7ff feec 	bl	8003f3c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a0a      	ldr	r2, [pc, #40]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 8004168:	649a      	str	r2, [r3, #72]	; 0x48
 800416a:	4b09      	ldr	r3, [pc, #36]	; (8004190 <HAL_SPI_MspInit+0xe8>)
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004170:	2200      	movs	r2, #0
 8004172:	2100      	movs	r1, #0
 8004174:	2019      	movs	r0, #25
 8004176:	f002 fed1 	bl	8006f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800417a:	2019      	movs	r0, #25
 800417c:	f002 fee3 	bl	8006f46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004180:	46c0      	nop			; (mov r8, r8)
 8004182:	46bd      	mov	sp, r7
 8004184:	b008      	add	sp, #32
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40013000 	.word	0x40013000
 800418c:	40021000 	.word	0x40021000
 8004190:	2000031c 	.word	0x2000031c
 8004194:	40020030 	.word	0x40020030

08004198 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	2380      	movs	r3, #128	; 0x80
 80041a6:	05db      	lsls	r3, r3, #23
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d10e      	bne.n	80041ca <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80041ac:	4b26      	ldr	r3, [pc, #152]	; (8004248 <HAL_TIM_Base_MspInit+0xb0>)
 80041ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041b0:	4b25      	ldr	r3, [pc, #148]	; (8004248 <HAL_TIM_Base_MspInit+0xb0>)
 80041b2:	2101      	movs	r1, #1
 80041b4:	430a      	orrs	r2, r1
 80041b6:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80041b8:	2200      	movs	r2, #0
 80041ba:	2100      	movs	r1, #0
 80041bc:	200f      	movs	r0, #15
 80041be:	f002 fead 	bl	8006f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80041c2:	200f      	movs	r0, #15
 80041c4:	f002 febf 	bl	8006f46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 80041c8:	e03a      	b.n	8004240 <HAL_TIM_Base_MspInit+0xa8>
  else if(htim_base->Instance==TIM6)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a1f      	ldr	r2, [pc, #124]	; (800424c <HAL_TIM_Base_MspInit+0xb4>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d10e      	bne.n	80041f2 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80041d4:	4b1c      	ldr	r3, [pc, #112]	; (8004248 <HAL_TIM_Base_MspInit+0xb0>)
 80041d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041d8:	4b1b      	ldr	r3, [pc, #108]	; (8004248 <HAL_TIM_Base_MspInit+0xb0>)
 80041da:	2110      	movs	r1, #16
 80041dc:	430a      	orrs	r2, r1
 80041de:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80041e0:	2200      	movs	r2, #0
 80041e2:	2100      	movs	r1, #0
 80041e4:	2011      	movs	r0, #17
 80041e6:	f002 fe99 	bl	8006f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80041ea:	2011      	movs	r0, #17
 80041ec:	f002 feab 	bl	8006f46 <HAL_NVIC_EnableIRQ>
}
 80041f0:	e026      	b.n	8004240 <HAL_TIM_Base_MspInit+0xa8>
  else if(htim_base->Instance==TIM21)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a16      	ldr	r2, [pc, #88]	; (8004250 <HAL_TIM_Base_MspInit+0xb8>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d10e      	bne.n	800421a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM21_CLK_ENABLE();
 80041fc:	4b12      	ldr	r3, [pc, #72]	; (8004248 <HAL_TIM_Base_MspInit+0xb0>)
 80041fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004200:	4b11      	ldr	r3, [pc, #68]	; (8004248 <HAL_TIM_Base_MspInit+0xb0>)
 8004202:	2104      	movs	r1, #4
 8004204:	430a      	orrs	r2, r1
 8004206:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8004208:	2200      	movs	r2, #0
 800420a:	2100      	movs	r1, #0
 800420c:	2014      	movs	r0, #20
 800420e:	f002 fe85 	bl	8006f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8004212:	2014      	movs	r0, #20
 8004214:	f002 fe97 	bl	8006f46 <HAL_NVIC_EnableIRQ>
}
 8004218:	e012      	b.n	8004240 <HAL_TIM_Base_MspInit+0xa8>
  else if(htim_base->Instance==TIM22)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a0d      	ldr	r2, [pc, #52]	; (8004254 <HAL_TIM_Base_MspInit+0xbc>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d10d      	bne.n	8004240 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8004224:	4b08      	ldr	r3, [pc, #32]	; (8004248 <HAL_TIM_Base_MspInit+0xb0>)
 8004226:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004228:	4b07      	ldr	r3, [pc, #28]	; (8004248 <HAL_TIM_Base_MspInit+0xb0>)
 800422a:	2120      	movs	r1, #32
 800422c:	430a      	orrs	r2, r1
 800422e:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 8004230:	2200      	movs	r2, #0
 8004232:	2100      	movs	r1, #0
 8004234:	2016      	movs	r0, #22
 8004236:	f002 fe71 	bl	8006f1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 800423a:	2016      	movs	r0, #22
 800423c:	f002 fe83 	bl	8006f46 <HAL_NVIC_EnableIRQ>
}
 8004240:	46c0      	nop			; (mov r8, r8)
 8004242:	46bd      	mov	sp, r7
 8004244:	b002      	add	sp, #8
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40021000 	.word	0x40021000
 800424c:	40001000 	.word	0x40001000
 8004250:	40010800 	.word	0x40010800
 8004254:	40011400 	.word	0x40011400

08004258 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b088      	sub	sp, #32
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004260:	230c      	movs	r3, #12
 8004262:	18fb      	adds	r3, r7, r3
 8004264:	0018      	movs	r0, r3
 8004266:	2314      	movs	r3, #20
 8004268:	001a      	movs	r2, r3
 800426a:	2100      	movs	r1, #0
 800426c:	f006 fc71 	bl	800ab52 <memset>
  if(htim->Instance==TIM2)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	2380      	movs	r3, #128	; 0x80
 8004276:	05db      	lsls	r3, r3, #23
 8004278:	429a      	cmp	r2, r3
 800427a:	d123      	bne.n	80042c4 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800427c:	4b13      	ldr	r3, [pc, #76]	; (80042cc <HAL_TIM_MspPostInit+0x74>)
 800427e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004280:	4b12      	ldr	r3, [pc, #72]	; (80042cc <HAL_TIM_MspPostInit+0x74>)
 8004282:	2101      	movs	r1, #1
 8004284:	430a      	orrs	r2, r1
 8004286:	62da      	str	r2, [r3, #44]	; 0x2c
 8004288:	4b10      	ldr	r3, [pc, #64]	; (80042cc <HAL_TIM_MspPostInit+0x74>)
 800428a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428c:	2201      	movs	r2, #1
 800428e:	4013      	ands	r3, r2
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004294:	210c      	movs	r1, #12
 8004296:	187b      	adds	r3, r7, r1
 8004298:	2280      	movs	r2, #128	; 0x80
 800429a:	0212      	lsls	r2, r2, #8
 800429c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800429e:	187b      	adds	r3, r7, r1
 80042a0:	2202      	movs	r2, #2
 80042a2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a4:	187b      	adds	r3, r7, r1
 80042a6:	2200      	movs	r2, #0
 80042a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042aa:	187b      	adds	r3, r7, r1
 80042ac:	2200      	movs	r2, #0
 80042ae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 80042b0:	187b      	adds	r3, r7, r1
 80042b2:	2205      	movs	r2, #5
 80042b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042b6:	187a      	adds	r2, r7, r1
 80042b8:	23a0      	movs	r3, #160	; 0xa0
 80042ba:	05db      	lsls	r3, r3, #23
 80042bc:	0011      	movs	r1, r2
 80042be:	0018      	movs	r0, r3
 80042c0:	f002 ffec 	bl	800729c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80042c4:	46c0      	nop			; (mov r8, r8)
 80042c6:	46bd      	mov	sp, r7
 80042c8:	b008      	add	sp, #32
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	40021000 	.word	0x40021000

080042d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80042d4:	46c0      	nop			; (mov r8, r8)
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042de:	e7fe      	b.n	80042de <HardFault_Handler+0x4>

080042e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80042e4:	46c0      	nop			; (mov r8, r8)
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042f8:	f002 f878 	bl	80063ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042fc:	46c0      	nop			; (mov r8, r8)
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
	...

08004304 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004308:	4b03      	ldr	r3, [pc, #12]	; (8004318 <RTC_IRQHandler+0x14>)
 800430a:	0018      	movs	r0, r3
 800430c:	f004 feac 	bl	8009068 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8004310:	46c0      	nop			; (mov r8, r8)
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	46c0      	nop			; (mov r8, r8)
 8004318:	20000208 	.word	0x20000208

0800431c <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004320:	2004      	movs	r0, #4
 8004322:	f003 f985 	bl	8007630 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8004326:	46c0      	nop			; (mov r8, r8)
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004330:	2380      	movs	r3, #128	; 0x80
 8004332:	019b      	lsls	r3, r3, #6
 8004334:	0018      	movs	r0, r3
 8004336:	f003 f97b 	bl	8007630 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800433a:	2380      	movs	r3, #128	; 0x80
 800433c:	01db      	lsls	r3, r3, #7
 800433e:	0018      	movs	r0, r3
 8004340:	f003 f976 	bl	8007630 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004344:	2380      	movs	r3, #128	; 0x80
 8004346:	021b      	lsls	r3, r3, #8
 8004348:	0018      	movs	r0, r3
 800434a:	f003 f971 	bl	8007630 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800434e:	46c0      	nop			; (mov r8, r8)
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004358:	4b03      	ldr	r3, [pc, #12]	; (8004368 <DMA1_Channel2_3_IRQHandler+0x14>)
 800435a:	0018      	movs	r0, r3
 800435c:	f002 fef0 	bl	8007140 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004360:	46c0      	nop			; (mov r8, r8)
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	2000031c 	.word	0x2000031c

0800436c <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8004370:	4b03      	ldr	r3, [pc, #12]	; (8004380 <LPTIM1_IRQHandler+0x14>)
 8004372:	0018      	movs	r0, r3
 8004374:	f003 f9f8 	bl	8007768 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8004378:	46c0      	nop			; (mov r8, r8)
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	46c0      	nop			; (mov r8, r8)
 8004380:	200001d8 	.word	0x200001d8

08004384 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004388:	4b03      	ldr	r3, [pc, #12]	; (8004398 <TIM2_IRQHandler+0x14>)
 800438a:	0018      	movs	r0, r3
 800438c:	f005 fe60 	bl	800a050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004390:	46c0      	nop			; (mov r8, r8)
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	46c0      	nop			; (mov r8, r8)
 8004398:	20000284 	.word	0x20000284

0800439c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80043a0:	4b03      	ldr	r3, [pc, #12]	; (80043b0 <TIM6_DAC_IRQHandler+0x14>)
 80043a2:	0018      	movs	r0, r3
 80043a4:	f005 fe54 	bl	800a050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80043a8:	46c0      	nop			; (mov r8, r8)
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	46c0      	nop			; (mov r8, r8)
 80043b0:	20000154 	.word	0x20000154

080043b4 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 80043b8:	4b03      	ldr	r3, [pc, #12]	; (80043c8 <TIM21_IRQHandler+0x14>)
 80043ba:	0018      	movs	r0, r3
 80043bc:	f005 fe48 	bl	800a050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 80043c0:	46c0      	nop			; (mov r8, r8)
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	46c0      	nop			; (mov r8, r8)
 80043c8:	20000364 	.word	0x20000364

080043cc <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 80043d0:	4b03      	ldr	r3, [pc, #12]	; (80043e0 <TIM22_IRQHandler+0x14>)
 80043d2:	0018      	movs	r0, r3
 80043d4:	f005 fe3c 	bl	800a050 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 80043d8:	46c0      	nop			; (mov r8, r8)
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	2000019c 	.word	0x2000019c

080043e4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80043e8:	4b03      	ldr	r3, [pc, #12]	; (80043f8 <SPI1_IRQHandler+0x14>)
 80043ea:	0018      	movs	r0, r3
 80043ec:	f005 fa12 	bl	8009814 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80043f0:	46c0      	nop			; (mov r8, r8)
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	46c0      	nop			; (mov r8, r8)
 80043f8:	2000022c 	.word	0x2000022c

080043fc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004404:	4b11      	ldr	r3, [pc, #68]	; (800444c <_sbrk+0x50>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d102      	bne.n	8004412 <_sbrk+0x16>
		heap_end = &end;
 800440c:	4b0f      	ldr	r3, [pc, #60]	; (800444c <_sbrk+0x50>)
 800440e:	4a10      	ldr	r2, [pc, #64]	; (8004450 <_sbrk+0x54>)
 8004410:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004412:	4b0e      	ldr	r3, [pc, #56]	; (800444c <_sbrk+0x50>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004418:	4b0c      	ldr	r3, [pc, #48]	; (800444c <_sbrk+0x50>)
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	18d3      	adds	r3, r2, r3
 8004420:	466a      	mov	r2, sp
 8004422:	4293      	cmp	r3, r2
 8004424:	d907      	bls.n	8004436 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004426:	f006 fb61 	bl	800aaec <__errno>
 800442a:	0003      	movs	r3, r0
 800442c:	220c      	movs	r2, #12
 800442e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8004430:	2301      	movs	r3, #1
 8004432:	425b      	negs	r3, r3
 8004434:	e006      	b.n	8004444 <_sbrk+0x48>
	}

	heap_end += incr;
 8004436:	4b05      	ldr	r3, [pc, #20]	; (800444c <_sbrk+0x50>)
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	18d2      	adds	r2, r2, r3
 800443e:	4b03      	ldr	r3, [pc, #12]	; (800444c <_sbrk+0x50>)
 8004440:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8004442:	68fb      	ldr	r3, [r7, #12]
}
 8004444:	0018      	movs	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	b004      	add	sp, #16
 800444a:	bd80      	pop	{r7, pc}
 800444c:	200000f8 	.word	0x200000f8
 8004450:	200003a8 	.word	0x200003a8

08004454 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8004458:	4b17      	ldr	r3, [pc, #92]	; (80044b8 <SystemInit+0x64>)
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	4b16      	ldr	r3, [pc, #88]	; (80044b8 <SystemInit+0x64>)
 800445e:	2180      	movs	r1, #128	; 0x80
 8004460:	0049      	lsls	r1, r1, #1
 8004462:	430a      	orrs	r2, r1
 8004464:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8004466:	4b14      	ldr	r3, [pc, #80]	; (80044b8 <SystemInit+0x64>)
 8004468:	68da      	ldr	r2, [r3, #12]
 800446a:	4b13      	ldr	r3, [pc, #76]	; (80044b8 <SystemInit+0x64>)
 800446c:	4913      	ldr	r1, [pc, #76]	; (80044bc <SystemInit+0x68>)
 800446e:	400a      	ands	r2, r1
 8004470:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8004472:	4b11      	ldr	r3, [pc, #68]	; (80044b8 <SystemInit+0x64>)
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	4b10      	ldr	r3, [pc, #64]	; (80044b8 <SystemInit+0x64>)
 8004478:	4911      	ldr	r1, [pc, #68]	; (80044c0 <SystemInit+0x6c>)
 800447a:	400a      	ands	r2, r1
 800447c:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800447e:	4b0e      	ldr	r3, [pc, #56]	; (80044b8 <SystemInit+0x64>)
 8004480:	689a      	ldr	r2, [r3, #8]
 8004482:	4b0d      	ldr	r3, [pc, #52]	; (80044b8 <SystemInit+0x64>)
 8004484:	2101      	movs	r1, #1
 8004486:	438a      	bics	r2, r1
 8004488:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800448a:	4b0b      	ldr	r3, [pc, #44]	; (80044b8 <SystemInit+0x64>)
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4b0a      	ldr	r3, [pc, #40]	; (80044b8 <SystemInit+0x64>)
 8004490:	490c      	ldr	r1, [pc, #48]	; (80044c4 <SystemInit+0x70>)
 8004492:	400a      	ands	r2, r1
 8004494:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8004496:	4b08      	ldr	r3, [pc, #32]	; (80044b8 <SystemInit+0x64>)
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	4b07      	ldr	r3, [pc, #28]	; (80044b8 <SystemInit+0x64>)
 800449c:	490a      	ldr	r1, [pc, #40]	; (80044c8 <SystemInit+0x74>)
 800449e:	400a      	ands	r2, r1
 80044a0:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80044a2:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <SystemInit+0x64>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044a8:	4b08      	ldr	r3, [pc, #32]	; (80044cc <SystemInit+0x78>)
 80044aa:	2280      	movs	r2, #128	; 0x80
 80044ac:	0512      	lsls	r2, r2, #20
 80044ae:	609a      	str	r2, [r3, #8]
#endif
}
 80044b0:	46c0      	nop			; (mov r8, r8)
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	40021000 	.word	0x40021000
 80044bc:	88ff400c 	.word	0x88ff400c
 80044c0:	fef6fff6 	.word	0xfef6fff6
 80044c4:	fffbffff 	.word	0xfffbffff
 80044c8:	ff02ffff 	.word	0xff02ffff
 80044cc:	e000ed00 	.word	0xe000ed00

080044d0 <HAL_TIM_PeriodElapsedCallback>:
static uint32_t stopwatchStartMarker = 0;
static uint32_t stopwatchPauseMarker = 0;
static uint8_t motorStateCounter = 0;

// important boye that is called for a bunch of different timers
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
	// button's timer
	if (htim->Instance == TIM6) {
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a17      	ldr	r2, [pc, #92]	; (800453c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d11f      	bne.n	8004522 <HAL_TIM_PeriodElapsedCallback+0x52>
		// renable button interrupts and clear pending
		HAL_TIM_Base_Stop_IT(htim);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	0018      	movs	r0, r3
 80044e6:	f005 fc85 	bl	8009df4 <HAL_TIM_Base_Stop_IT>
		HAL_NVIC_ClearPendingIRQ(EXTI2_3_IRQn);
 80044ea:	2006      	movs	r0, #6
 80044ec:	f002 fd58 	bl	8006fa0 <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_ClearPendingIRQ(EXTI4_15_IRQn);
 80044f0:	2007      	movs	r0, #7
 80044f2:	f002 fd55 	bl	8006fa0 <HAL_NVIC_ClearPendingIRQ>
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON1);
 80044f6:	4b12      	ldr	r3, [pc, #72]	; (8004540 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80044f8:	2204      	movs	r2, #4
 80044fa:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON2);
 80044fc:	4b10      	ldr	r3, [pc, #64]	; (8004540 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80044fe:	2280      	movs	r2, #128	; 0x80
 8004500:	0192      	lsls	r2, r2, #6
 8004502:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON3);
 8004504:	4b0e      	ldr	r3, [pc, #56]	; (8004540 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8004506:	2280      	movs	r2, #128	; 0x80
 8004508:	01d2      	lsls	r2, r2, #7
 800450a:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON4);
 800450c:	4b0c      	ldr	r3, [pc, #48]	; (8004540 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800450e:	2280      	movs	r2, #128	; 0x80
 8004510:	0212      	lsls	r2, r2, #8
 8004512:	615a      	str	r2, [r3, #20]

		HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8004514:	2006      	movs	r0, #6
 8004516:	f002 fd16 	bl	8006f46 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800451a:	2007      	movs	r0, #7
 800451c:	f002 fd13 	bl	8006f46 <HAL_NVIC_EnableIRQ>
	}
	// sampler's timer
	else if (htim->Instance == TIM22) {
		canSampleBattery = 1;
	}
}
 8004520:	e007      	b.n	8004532 <HAL_TIM_PeriodElapsedCallback+0x62>
	else if (htim->Instance == TIM22) {
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a07      	ldr	r2, [pc, #28]	; (8004544 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d102      	bne.n	8004532 <HAL_TIM_PeriodElapsedCallback+0x62>
		canSampleBattery = 1;
 800452c:	4b06      	ldr	r3, [pc, #24]	; (8004548 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800452e:	2201      	movs	r2, #1
 8004530:	701a      	strb	r2, [r3, #0]
}
 8004532:	46c0      	nop			; (mov r8, r8)
 8004534:	46bd      	mov	sp, r7
 8004536:	b002      	add	sp, #8
 8004538:	bd80      	pop	{r7, pc}
 800453a:	46c0      	nop			; (mov r8, r8)
 800453c:	40001000 	.word	0x40001000
 8004540:	40010400 	.word	0x40010400
 8004544:	40011400 	.word	0x40011400
 8004548:	20000141 	.word	0x20000141

0800454c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM21) {
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a40      	ldr	r2, [pc, #256]	; (800465c <HAL_TIM_OC_DelayElapsedCallback+0x110>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d137      	bne.n	80045ce <HAL_TIM_OC_DelayElapsedCallback+0x82>
		// timer's channel
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	7e1b      	ldrb	r3, [r3, #24]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d121      	bne.n	80045aa <HAL_TIM_OC_DelayElapsedCallback+0x5e>
			updateFace.timer = 1;
 8004566:	4b3e      	ldr	r3, [pc, #248]	; (8004660 <HAL_TIM_OC_DelayElapsedCallback+0x114>)
 8004568:	2201      	movs	r2, #1
 800456a:	705a      	strb	r2, [r3, #1]
			if (timerCounter != 1) --timerCounter;
 800456c:	4b3d      	ldr	r3, [pc, #244]	; (8004664 <HAL_TIM_OC_DelayElapsedCallback+0x118>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d005      	beq.n	8004580 <HAL_TIM_OC_DelayElapsedCallback+0x34>
 8004574:	4b3b      	ldr	r3, [pc, #236]	; (8004664 <HAL_TIM_OC_DelayElapsedCallback+0x118>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	1e5a      	subs	r2, r3, #1
 800457a:	4b3a      	ldr	r3, [pc, #232]	; (8004664 <HAL_TIM_OC_DelayElapsedCallback+0x118>)
 800457c:	601a      	str	r2, [r3, #0]
				stopMotor(htim);
				break;
			default: break;
		}
	}
}
 800457e:	e068      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
				--timerCounter;
 8004580:	4b38      	ldr	r3, [pc, #224]	; (8004664 <HAL_TIM_OC_DelayElapsedCallback+0x118>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	1e5a      	subs	r2, r3, #1
 8004586:	4b37      	ldr	r3, [pc, #220]	; (8004664 <HAL_TIM_OC_DelayElapsedCallback+0x118>)
 8004588:	601a      	str	r2, [r3, #0]
				isTimerDone = 1;
 800458a:	4b37      	ldr	r3, [pc, #220]	; (8004668 <HAL_TIM_OC_DelayElapsedCallback+0x11c>)
 800458c:	2201      	movs	r2, #1
 800458e:	701a      	strb	r2, [r3, #0]
				stopTimer(htim);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	0018      	movs	r0, r3
 8004594:	f000 f8e4 	bl	8004760 <stopTimer>
				updateFace.timer = 1;
 8004598:	4b31      	ldr	r3, [pc, #196]	; (8004660 <HAL_TIM_OC_DelayElapsedCallback+0x114>)
 800459a:	2201      	movs	r2, #1
 800459c:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 800459e:	4b33      	ldr	r3, [pc, #204]	; (800466c <HAL_TIM_OC_DelayElapsedCallback+0x120>)
 80045a0:	2102      	movs	r1, #2
 80045a2:	0018      	movs	r0, r3
 80045a4:	f003 f832 	bl	800760c <HAL_GPIO_TogglePin>
}
 80045a8:	e053      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	7e1b      	ldrb	r3, [r3, #24]
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d14f      	bne.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
			updateFace.stopwatch = 1;
 80045b2:	4b2b      	ldr	r3, [pc, #172]	; (8004660 <HAL_TIM_OC_DelayElapsedCallback+0x114>)
 80045b4:	2201      	movs	r2, #1
 80045b6:	70da      	strb	r2, [r3, #3]
			++stopwatchCounter;
 80045b8:	4b2d      	ldr	r3, [pc, #180]	; (8004670 <HAL_TIM_OC_DelayElapsedCallback+0x124>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	1c5a      	adds	r2, r3, #1
 80045be:	4b2c      	ldr	r3, [pc, #176]	; (8004670 <HAL_TIM_OC_DelayElapsedCallback+0x124>)
 80045c0:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 80045c2:	4b2a      	ldr	r3, [pc, #168]	; (800466c <HAL_TIM_OC_DelayElapsedCallback+0x120>)
 80045c4:	2102      	movs	r1, #2
 80045c6:	0018      	movs	r0, r3
 80045c8:	f003 f820 	bl	800760c <HAL_GPIO_TogglePin>
}
 80045cc:	e041      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
	else if (htim->Instance == TIM2) {
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	2380      	movs	r3, #128	; 0x80
 80045d4:	05db      	lsls	r3, r3, #23
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d138      	bne.n	800464c <HAL_TIM_OC_DelayElapsedCallback+0x100>
		++motorStateCounter;
 80045da:	4b26      	ldr	r3, [pc, #152]	; (8004674 <HAL_TIM_OC_DelayElapsedCallback+0x128>)
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	3301      	adds	r3, #1
 80045e0:	b2da      	uxtb	r2, r3
 80045e2:	4b24      	ldr	r3, [pc, #144]	; (8004674 <HAL_TIM_OC_DelayElapsedCallback+0x128>)
 80045e4:	701a      	strb	r2, [r3, #0]
		switch(motorStateCounter) {
 80045e6:	4b23      	ldr	r3, [pc, #140]	; (8004674 <HAL_TIM_OC_DelayElapsedCallback+0x128>)
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	2b06      	cmp	r3, #6
 80045ec:	d830      	bhi.n	8004650 <HAL_TIM_OC_DelayElapsedCallback+0x104>
 80045ee:	009a      	lsls	r2, r3, #2
 80045f0:	4b21      	ldr	r3, [pc, #132]	; (8004678 <HAL_TIM_OC_DelayElapsedCallback+0x12c>)
 80045f2:	18d3      	adds	r3, r2, r3
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	469f      	mov	pc, r3
			case 1: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET); break;
 80045f8:	4b20      	ldr	r3, [pc, #128]	; (800467c <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 80045fa:	2201      	movs	r2, #1
 80045fc:	2101      	movs	r1, #1
 80045fe:	0018      	movs	r0, r3
 8004600:	f002 ffe7 	bl	80075d2 <HAL_GPIO_WritePin>
 8004604:	e025      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
			case 2: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET); break;
 8004606:	4b1d      	ldr	r3, [pc, #116]	; (800467c <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004608:	2200      	movs	r2, #0
 800460a:	2101      	movs	r1, #1
 800460c:	0018      	movs	r0, r3
 800460e:	f002 ffe0 	bl	80075d2 <HAL_GPIO_WritePin>
 8004612:	e01e      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
			case 3: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET); break;
 8004614:	4b19      	ldr	r3, [pc, #100]	; (800467c <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004616:	2201      	movs	r2, #1
 8004618:	2101      	movs	r1, #1
 800461a:	0018      	movs	r0, r3
 800461c:	f002 ffd9 	bl	80075d2 <HAL_GPIO_WritePin>
 8004620:	e017      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
			case 4: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET); break;
 8004622:	4b16      	ldr	r3, [pc, #88]	; (800467c <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004624:	2200      	movs	r2, #0
 8004626:	2101      	movs	r1, #1
 8004628:	0018      	movs	r0, r3
 800462a:	f002 ffd2 	bl	80075d2 <HAL_GPIO_WritePin>
 800462e:	e010      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
			case 5: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET); break;
 8004630:	4b12      	ldr	r3, [pc, #72]	; (800467c <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004632:	2201      	movs	r2, #1
 8004634:	2101      	movs	r1, #1
 8004636:	0018      	movs	r0, r3
 8004638:	f002 ffcb 	bl	80075d2 <HAL_GPIO_WritePin>
 800463c:	e009      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
				HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET); break;
 800463e:	4b0f      	ldr	r3, [pc, #60]	; (800467c <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004640:	2200      	movs	r2, #0
 8004642:	2101      	movs	r1, #1
 8004644:	0018      	movs	r0, r3
 8004646:	f002 ffc4 	bl	80075d2 <HAL_GPIO_WritePin>
 800464a:	e002      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
	}
 800464c:	46c0      	nop			; (mov r8, r8)
 800464e:	e000      	b.n	8004652 <HAL_TIM_OC_DelayElapsedCallback+0x106>
			default: break;
 8004650:	46c0      	nop			; (mov r8, r8)
}
 8004652:	46c0      	nop			; (mov r8, r8)
 8004654:	46bd      	mov	sp, r7
 8004656:	b002      	add	sp, #8
 8004658:	bd80      	pop	{r7, pc}
 800465a:	46c0      	nop			; (mov r8, r8)
 800465c:	40010800 	.word	0x40010800
 8004660:	20000144 	.word	0x20000144
 8004664:	2000014c 	.word	0x2000014c
 8004668:	20000150 	.word	0x20000150
 800466c:	50000800 	.word	0x50000800
 8004670:	20000198 	.word	0x20000198
 8004674:	2000010c 	.word	0x2000010c
 8004678:	0800be74 	.word	0x0800be74
 800467c:	50000400 	.word	0x50000400

08004680 <runTimer>:

// ---- important timer functions  ----
void runTimer(TIM_HandleTypeDef *htim) {
 8004680:	b590      	push	{r4, r7, lr}
 8004682:	b089      	sub	sp, #36	; 0x24
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfig = {0};
 8004688:	2408      	movs	r4, #8
 800468a:	193b      	adds	r3, r7, r4
 800468c:	0018      	movs	r0, r3
 800468e:	2310      	movs	r3, #16
 8004690:	001a      	movs	r2, r3
 8004692:	2100      	movs	r1, #0
 8004694:	f006 fa5d 	bl	800ab52 <memset>
	sConfig.OCMode = TIM_OCMODE_TIMING;
 8004698:	193b      	adds	r3, r7, r4
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 800469e:	193b      	adds	r3, r7, r4
 80046a0:	2200      	movs	r2, #0
 80046a2:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 80046a4:	193b      	adds	r3, r7, r4
 80046a6:	2200      	movs	r2, #0
 80046a8:	60da      	str	r2, [r3, #12]

	// calculating pulse/OC trigger
	if (isTimerPaused == 0) {		// 1st run, hasn't been paused yet
 80046aa:	4b1e      	ldr	r3, [pc, #120]	; (8004724 <runTimer+0xa4>)
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d106      	bne.n	80046c2 <runTimer+0x42>
		sConfig.Pulse = htim->Instance->CNT;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046ba:	2308      	movs	r3, #8
 80046bc:	18fb      	adds	r3, r7, r3
 80046be:	605a      	str	r2, [r3, #4]
 80046c0:	e020      	b.n	8004704 <runTimer+0x84>
	}
	else {		// unpausing
		uint32_t temp = htim->Instance->CNT;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	61fb      	str	r3, [r7, #28]

		// count needed to get from pause marker to start marker - basically how many steps it would've taken to get to next cycle
		// shifted to account for negative behavior
		uint32_t diff = ((int)(timerStartMarker-timerPauseMarker)+0x8000) % 0x8000;
 80046ca:	4b17      	ldr	r3, [pc, #92]	; (8004728 <runTimer+0xa8>)
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	4b17      	ldr	r3, [pc, #92]	; (800472c <runTimer+0xac>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2280      	movs	r2, #128	; 0x80
 80046d6:	0212      	lsls	r2, r2, #8
 80046d8:	4694      	mov	ip, r2
 80046da:	4463      	add	r3, ip
 80046dc:	4a14      	ldr	r2, [pc, #80]	; (8004730 <runTimer+0xb0>)
 80046de:	4013      	ands	r3, r2
 80046e0:	d503      	bpl.n	80046ea <runTimer+0x6a>
 80046e2:	3b01      	subs	r3, #1
 80046e4:	4a13      	ldr	r2, [pc, #76]	; (8004734 <runTimer+0xb4>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	3301      	adds	r3, #1
 80046ea:	61bb      	str	r3, [r7, #24]
		sConfig.Pulse = (temp+diff) % 0x8000;
 80046ec:	69fa      	ldr	r2, [r7, #28]
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	18d3      	adds	r3, r2, r3
 80046f2:	045b      	lsls	r3, r3, #17
 80046f4:	0c5a      	lsrs	r2, r3, #17
 80046f6:	2108      	movs	r1, #8
 80046f8:	187b      	adds	r3, r7, r1
 80046fa:	605a      	str	r2, [r3, #4]
		timerStartMarker = sConfig.Pulse;		// set new start marker
 80046fc:	187b      	adds	r3, r7, r1
 80046fe:	685a      	ldr	r2, [r3, #4]
 8004700:	4b09      	ldr	r3, [pc, #36]	; (8004728 <runTimer+0xa8>)
 8004702:	601a      	str	r2, [r3, #0]
	}

	HAL_TIM_OC_ConfigChannel(htim, &sConfig, TIM_CHANNEL_1);
 8004704:	2308      	movs	r3, #8
 8004706:	18f9      	adds	r1, r7, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	0018      	movs	r0, r3
 800470e:	f005 fd87 	bl	800a220 <HAL_TIM_OC_ConfigChannel>
	HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_1);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2100      	movs	r1, #0
 8004716:	0018      	movs	r0, r3
 8004718:	f005 fbc2 	bl	8009ea0 <HAL_TIM_OC_Start_IT>
}
 800471c:	46c0      	nop			; (mov r8, r8)
 800471e:	46bd      	mov	sp, r7
 8004720:	b009      	add	sp, #36	; 0x24
 8004722:	bd90      	pop	{r4, r7, pc}
 8004724:	20000196 	.word	0x20000196
 8004728:	200000fc 	.word	0x200000fc
 800472c:	20000100 	.word	0x20000100
 8004730:	80007fff 	.word	0x80007fff
 8004734:	ffff8000 	.word	0xffff8000

08004738 <pauseTimer>:

// flags should be set in nav
void pauseTimer(TIM_HandleTypeDef *htim) {
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_1);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2100      	movs	r1, #0
 8004744:	0018      	movs	r0, r3
 8004746:	f005 fbfd 	bl	8009f44 <HAL_TIM_OC_Stop_IT>
	timerPauseMarker = htim->Instance->CNT;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004750:	4b02      	ldr	r3, [pc, #8]	; (800475c <pauseTimer+0x24>)
 8004752:	601a      	str	r2, [r3, #0]
}
 8004754:	46c0      	nop			; (mov r8, r8)
 8004756:	46bd      	mov	sp, r7
 8004758:	b002      	add	sp, #8
 800475a:	bd80      	pop	{r7, pc}
 800475c:	20000100 	.word	0x20000100

08004760 <stopTimer>:

void stopTimer(TIM_HandleTypeDef *htim) {
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_1);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2100      	movs	r1, #0
 800476c:	0018      	movs	r0, r3
 800476e:	f005 fbe9 	bl	8009f44 <HAL_TIM_OC_Stop_IT>
	timerStartMarker = 0;
 8004772:	4b05      	ldr	r3, [pc, #20]	; (8004788 <stopTimer+0x28>)
 8004774:	2200      	movs	r2, #0
 8004776:	601a      	str	r2, [r3, #0]
	timerPauseMarker = 0;
 8004778:	4b04      	ldr	r3, [pc, #16]	; (800478c <stopTimer+0x2c>)
 800477a:	2200      	movs	r2, #0
 800477c:	601a      	str	r2, [r3, #0]
}
 800477e:	46c0      	nop			; (mov r8, r8)
 8004780:	46bd      	mov	sp, r7
 8004782:	b002      	add	sp, #8
 8004784:	bd80      	pop	{r7, pc}
 8004786:	46c0      	nop			; (mov r8, r8)
 8004788:	200000fc 	.word	0x200000fc
 800478c:	20000100 	.word	0x20000100

08004790 <runStopwatch>:

void runStopwatch(TIM_HandleTypeDef *htim) {
 8004790:	b590      	push	{r4, r7, lr}
 8004792:	b089      	sub	sp, #36	; 0x24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfig = {0};
 8004798:	2408      	movs	r4, #8
 800479a:	193b      	adds	r3, r7, r4
 800479c:	0018      	movs	r0, r3
 800479e:	2310      	movs	r3, #16
 80047a0:	001a      	movs	r2, r3
 80047a2:	2100      	movs	r1, #0
 80047a4:	f006 f9d5 	bl	800ab52 <memset>
	sConfig.OCMode = TIM_OCMODE_TIMING;
 80047a8:	193b      	adds	r3, r7, r4
 80047aa:	2200      	movs	r2, #0
 80047ac:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047ae:	193b      	adds	r3, r7, r4
 80047b0:	2200      	movs	r2, #0
 80047b2:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 80047b4:	193b      	adds	r3, r7, r4
 80047b6:	2200      	movs	r2, #0
 80047b8:	60da      	str	r2, [r3, #12]

	// calculating pulse/OC trigger
	if (isStopwatchPaused == 0) {		// 1st run, hasn't been paused yet
 80047ba:	4b22      	ldr	r3, [pc, #136]	; (8004844 <runStopwatch+0xb4>)
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10d      	bne.n	80047e0 <runStopwatch+0x50>
		stopwatchCounter = 0;
 80047c4:	4b20      	ldr	r3, [pc, #128]	; (8004848 <runStopwatch+0xb8>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	601a      	str	r2, [r3, #0]
		sConfig.Pulse = htim->Instance->CNT;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047d0:	2108      	movs	r1, #8
 80047d2:	187b      	adds	r3, r7, r1
 80047d4:	605a      	str	r2, [r3, #4]
		stopwatchStartMarker = sConfig.Pulse;		// set new start marker
 80047d6:	187b      	adds	r3, r7, r1
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	4b1c      	ldr	r3, [pc, #112]	; (800484c <runStopwatch+0xbc>)
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	e020      	b.n	8004822 <runStopwatch+0x92>
	}
	else {		// unpausing
		uint32_t temp = htim->Instance->CNT;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	61fb      	str	r3, [r7, #28]

		// count needed to get from pause marker to start marker - basically how many steps it would've taken to get to next cycle
		// shifted to account for negative behavior
		uint32_t diff = ((int)(stopwatchStartMarker-stopwatchPauseMarker)+0x8000) % 0x8000;
 80047e8:	4b18      	ldr	r3, [pc, #96]	; (800484c <runStopwatch+0xbc>)
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	4b18      	ldr	r3, [pc, #96]	; (8004850 <runStopwatch+0xc0>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	2280      	movs	r2, #128	; 0x80
 80047f4:	0212      	lsls	r2, r2, #8
 80047f6:	4694      	mov	ip, r2
 80047f8:	4463      	add	r3, ip
 80047fa:	4a16      	ldr	r2, [pc, #88]	; (8004854 <runStopwatch+0xc4>)
 80047fc:	4013      	ands	r3, r2
 80047fe:	d503      	bpl.n	8004808 <runStopwatch+0x78>
 8004800:	3b01      	subs	r3, #1
 8004802:	4a15      	ldr	r2, [pc, #84]	; (8004858 <runStopwatch+0xc8>)
 8004804:	4313      	orrs	r3, r2
 8004806:	3301      	adds	r3, #1
 8004808:	61bb      	str	r3, [r7, #24]
		sConfig.Pulse = (temp+diff) % 0x8000;
 800480a:	69fa      	ldr	r2, [r7, #28]
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	18d3      	adds	r3, r2, r3
 8004810:	045b      	lsls	r3, r3, #17
 8004812:	0c5a      	lsrs	r2, r3, #17
 8004814:	2108      	movs	r1, #8
 8004816:	187b      	adds	r3, r7, r1
 8004818:	605a      	str	r2, [r3, #4]
		stopwatchStartMarker = sConfig.Pulse;		// set new start marker
 800481a:	187b      	adds	r3, r7, r1
 800481c:	685a      	ldr	r2, [r3, #4]
 800481e:	4b0b      	ldr	r3, [pc, #44]	; (800484c <runStopwatch+0xbc>)
 8004820:	601a      	str	r2, [r3, #0]
	}

	HAL_TIM_OC_ConfigChannel(htim, &sConfig, TIM_CHANNEL_2);
 8004822:	2308      	movs	r3, #8
 8004824:	18f9      	adds	r1, r7, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2204      	movs	r2, #4
 800482a:	0018      	movs	r0, r3
 800482c:	f005 fcf8 	bl	800a220 <HAL_TIM_OC_ConfigChannel>
	HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_2);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2104      	movs	r1, #4
 8004834:	0018      	movs	r0, r3
 8004836:	f005 fb33 	bl	8009ea0 <HAL_TIM_OC_Start_IT>
}
 800483a:	46c0      	nop			; (mov r8, r8)
 800483c:	46bd      	mov	sp, r7
 800483e:	b009      	add	sp, #36	; 0x24
 8004840:	bd90      	pop	{r4, r7, pc}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	20000195 	.word	0x20000195
 8004848:	20000198 	.word	0x20000198
 800484c:	20000104 	.word	0x20000104
 8004850:	20000108 	.word	0x20000108
 8004854:	80007fff 	.word	0x80007fff
 8004858:	ffff8000 	.word	0xffff8000

0800485c <pauseStopwatch>:

// stop the timer or pause it or whatever.
// counter value might reset and screw up timekeeping? should save?
void pauseStopwatch(TIM_HandleTypeDef *htim) {
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_2);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2104      	movs	r1, #4
 8004868:	0018      	movs	r0, r3
 800486a:	f005 fb6b 	bl	8009f44 <HAL_TIM_OC_Stop_IT>
	stopwatchPauseMarker = htim->Instance->CNT;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004874:	4b02      	ldr	r3, [pc, #8]	; (8004880 <pauseStopwatch+0x24>)
 8004876:	601a      	str	r2, [r3, #0]
}
 8004878:	46c0      	nop			; (mov r8, r8)
 800487a:	46bd      	mov	sp, r7
 800487c:	b002      	add	sp, #8
 800487e:	bd80      	pop	{r7, pc}
 8004880:	20000108 	.word	0x20000108

08004884 <clearStopwatch>:

void clearStopwatch(TIM_HandleTypeDef *htim) {
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_2);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2104      	movs	r1, #4
 8004890:	0018      	movs	r0, r3
 8004892:	f005 fb57 	bl	8009f44 <HAL_TIM_OC_Stop_IT>
	stopwatchPauseMarker = htim->Instance->CNT;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800489c:	4b06      	ldr	r3, [pc, #24]	; (80048b8 <clearStopwatch+0x34>)
 800489e:	601a      	str	r2, [r3, #0]
	stopwatchStartMarker = htim->Instance->CNT;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048a6:	4b05      	ldr	r3, [pc, #20]	; (80048bc <clearStopwatch+0x38>)
 80048a8:	601a      	str	r2, [r3, #0]

	stopwatchCounter = 0;
 80048aa:	4b05      	ldr	r3, [pc, #20]	; (80048c0 <clearStopwatch+0x3c>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	601a      	str	r2, [r3, #0]
}
 80048b0:	46c0      	nop			; (mov r8, r8)
 80048b2:	46bd      	mov	sp, r7
 80048b4:	b002      	add	sp, #8
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	20000108 	.word	0x20000108
 80048bc:	20000104 	.word	0x20000104
 80048c0:	20000198 	.word	0x20000198

080048c4 <runTimerStopwatchBase>:

void runTimerStopwatchBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Start(htim);}
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	0018      	movs	r0, r3
 80048d0:	f005 fa4c 	bl	8009d6c <HAL_TIM_Base_Start>
 80048d4:	46c0      	nop			; (mov r8, r8)
 80048d6:	46bd      	mov	sp, r7
 80048d8:	b002      	add	sp, #8
 80048da:	bd80      	pop	{r7, pc}

080048dc <runADCSampler>:
void stopTimerStopwatchBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Stop(htim);}
// ---- end of important timer functions ----

// ---- motor and other things that use timer ----
// uses LSE timer TIM22
void runADCSampler(TIM_HandleTypeDef *htim) {
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(htim);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	0018      	movs	r0, r3
 80048e8:	f005 fa62 	bl	8009db0 <HAL_TIM_Base_Start_IT>
	canSampleBattery = 1;
 80048ec:	4b03      	ldr	r3, [pc, #12]	; (80048fc <runADCSampler+0x20>)
 80048ee:	2201      	movs	r2, #1
 80048f0:	701a      	strb	r2, [r3, #0]
}
 80048f2:	46c0      	nop			; (mov r8, r8)
 80048f4:	46bd      	mov	sp, r7
 80048f6:	b002      	add	sp, #8
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	46c0      	nop			; (mov r8, r8)
 80048fc:	20000141 	.word	0x20000141

08004900 <runMotor>:
}

// running motor for vibration. should run for a finite time
// connect motor enable line to timer output line
// uses LSE timer TIM2 CH2
void runMotor(TIM_HandleTypeDef *htim) {
 8004900:	b590      	push	{r4, r7, lr}
 8004902:	b087      	sub	sp, #28
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfig = {0};
 8004908:	2408      	movs	r4, #8
 800490a:	193b      	adds	r3, r7, r4
 800490c:	0018      	movs	r0, r3
 800490e:	2310      	movs	r3, #16
 8004910:	001a      	movs	r2, r3
 8004912:	2100      	movs	r1, #0
 8004914:	f006 f91d 	bl	800ab52 <memset>
	sConfig.OCMode = TIM_OCMODE_TIMING;
 8004918:	0021      	movs	r1, r4
 800491a:	187b      	adds	r3, r7, r1
 800491c:	2200      	movs	r2, #0
 800491e:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004920:	187b      	adds	r3, r7, r1
 8004922:	2200      	movs	r2, #0
 8004924:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 8004926:	187b      	adds	r3, r7, r1
 8004928:	2200      	movs	r2, #0
 800492a:	60da      	str	r2, [r3, #12]
	sConfig.Pulse = htim->Instance->CNT;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004932:	000c      	movs	r4, r1
 8004934:	187b      	adds	r3, r7, r1
 8004936:	605a      	str	r2, [r3, #4]

	HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET);
 8004938:	4b0c      	ldr	r3, [pc, #48]	; (800496c <runMotor+0x6c>)
 800493a:	2201      	movs	r2, #1
 800493c:	2101      	movs	r1, #1
 800493e:	0018      	movs	r0, r3
 8004940:	f002 fe47 	bl	80075d2 <HAL_GPIO_WritePin>
	HAL_TIM_OC_ConfigChannel(htim, &sConfig, TIM_CHANNEL_2);
 8004944:	0021      	movs	r1, r4
 8004946:	1879      	adds	r1, r7, r1
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2204      	movs	r2, #4
 800494c:	0018      	movs	r0, r3
 800494e:	f005 fc67 	bl	800a220 <HAL_TIM_OC_ConfigChannel>
	HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_2);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2104      	movs	r1, #4
 8004956:	0018      	movs	r0, r3
 8004958:	f005 faa2 	bl	8009ea0 <HAL_TIM_OC_Start_IT>

	motorStateCounter = 0;
 800495c:	4b04      	ldr	r3, [pc, #16]	; (8004970 <runMotor+0x70>)
 800495e:	2200      	movs	r2, #0
 8004960:	701a      	strb	r2, [r3, #0]
}
 8004962:	46c0      	nop			; (mov r8, r8)
 8004964:	46bd      	mov	sp, r7
 8004966:	b007      	add	sp, #28
 8004968:	bd90      	pop	{r4, r7, pc}
 800496a:	46c0      	nop			; (mov r8, r8)
 800496c:	50000400 	.word	0x50000400
 8004970:	2000010c 	.word	0x2000010c

08004974 <runBacklightMotorBase>:
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_2);
	motorStateCounter = 0;
}

// should use TIM22
void runBacklightMotorBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Start(htim);}
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	0018      	movs	r0, r3
 8004980:	f005 f9f4 	bl	8009d6c <HAL_TIM_Base_Start>
 8004984:	46c0      	nop			; (mov r8, r8)
 8004986:	46bd      	mov	sp, r7
 8004988:	b002      	add	sp, #8
 800498a:	bd80      	pop	{r7, pc}

0800498c <HAL_GPIO_EXTI_Callback>:
	"Nov",
	"Dec"
};

// button interrupt(s)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	0002      	movs	r2, r0
 8004994:	1dbb      	adds	r3, r7, #6
 8004996:	801a      	strh	r2, [r3, #0]
	HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 8004998:	2006      	movs	r0, #6
 800499a:	f002 fae4 	bl	8006f66 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 800499e:	2007      	movs	r0, #7
 80049a0:	f002 fae1 	bl	8006f66 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_3_IRQn);
 80049a4:	2006      	movs	r0, #6
 80049a6:	f002 fafb 	bl	8006fa0 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI4_15_IRQn);
 80049aa:	2007      	movs	r0, #7
 80049ac:	f002 faf8 	bl	8006fa0 <HAL_NVIC_ClearPendingIRQ>

	if (GPIO_Pin == BUTTON1) buttons.is1Pressed = 1;
 80049b0:	1dbb      	adds	r3, r7, #6
 80049b2:	881b      	ldrh	r3, [r3, #0]
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d102      	bne.n	80049be <HAL_GPIO_EXTI_Callback+0x32>
 80049b8:	4b15      	ldr	r3, [pc, #84]	; (8004a10 <HAL_GPIO_EXTI_Callback+0x84>)
 80049ba:	2201      	movs	r2, #1
 80049bc:	701a      	strb	r2, [r3, #0]
	if (GPIO_Pin == BUTTON2) buttons.is2Pressed = 1;
 80049be:	1dbb      	adds	r3, r7, #6
 80049c0:	881a      	ldrh	r2, [r3, #0]
 80049c2:	2380      	movs	r3, #128	; 0x80
 80049c4:	019b      	lsls	r3, r3, #6
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d102      	bne.n	80049d0 <HAL_GPIO_EXTI_Callback+0x44>
 80049ca:	4b11      	ldr	r3, [pc, #68]	; (8004a10 <HAL_GPIO_EXTI_Callback+0x84>)
 80049cc:	2201      	movs	r2, #1
 80049ce:	705a      	strb	r2, [r3, #1]
	if (GPIO_Pin == BUTTON3) buttons.is3Pressed = 1;
 80049d0:	1dbb      	adds	r3, r7, #6
 80049d2:	881a      	ldrh	r2, [r3, #0]
 80049d4:	2380      	movs	r3, #128	; 0x80
 80049d6:	01db      	lsls	r3, r3, #7
 80049d8:	429a      	cmp	r2, r3
 80049da:	d102      	bne.n	80049e2 <HAL_GPIO_EXTI_Callback+0x56>
 80049dc:	4b0c      	ldr	r3, [pc, #48]	; (8004a10 <HAL_GPIO_EXTI_Callback+0x84>)
 80049de:	2201      	movs	r2, #1
 80049e0:	709a      	strb	r2, [r3, #2]
	if (GPIO_Pin == BUTTON4) buttons.is4Pressed = 1;
 80049e2:	1dbb      	adds	r3, r7, #6
 80049e4:	881a      	ldrh	r2, [r3, #0]
 80049e6:	2380      	movs	r3, #128	; 0x80
 80049e8:	021b      	lsls	r3, r3, #8
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d102      	bne.n	80049f4 <HAL_GPIO_EXTI_Callback+0x68>
 80049ee:	4b08      	ldr	r3, [pc, #32]	; (8004a10 <HAL_GPIO_EXTI_Callback+0x84>)
 80049f0:	2201      	movs	r2, #1
 80049f2:	70da      	strb	r2, [r3, #3]

	HAL_TIM_Base_Start_IT(&htim6);
 80049f4:	4b07      	ldr	r3, [pc, #28]	; (8004a14 <HAL_GPIO_EXTI_Callback+0x88>)
 80049f6:	0018      	movs	r0, r3
 80049f8:	f005 f9da 	bl	8009db0 <HAL_TIM_Base_Start_IT>

	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);		// should run for any button
 80049fc:	4b06      	ldr	r3, [pc, #24]	; (8004a18 <HAL_GPIO_EXTI_Callback+0x8c>)
 80049fe:	2108      	movs	r1, #8
 8004a00:	0018      	movs	r0, r3
 8004a02:	f002 fe03 	bl	800760c <HAL_GPIO_TogglePin>
}
 8004a06:	46c0      	nop			; (mov r8, r8)
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	b002      	add	sp, #8
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	46c0      	nop			; (mov r8, r8)
 8004a10:	20000190 	.word	0x20000190
 8004a14:	20000154 	.word	0x20000154
 8004a18:	50000800 	.word	0x50000800

08004a1c <updateState>:

void updateState(RTC_HandleTypeDef *hrtc, TIM_HandleTypeDef *timerStopwatchTim, TIM_HandleTypeDef *motorBacklightTim, TIM_HandleTypeDef *buttonTim, SPI_HandleTypeDef *hspi) {
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
 8004a28:	603b      	str	r3, [r7, #0]
	/* program flow:
	 *   check current face used
	 *   check current variables and check button pressed
	 */
	// button 1 changes the face on screen.
	if (buttons.is1Pressed) {
 8004a2a:	4bc0      	ldr	r3, [pc, #768]	; (8004d2c <updateState+0x310>)
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d030      	beq.n	8004a96 <updateState+0x7a>
		buttons.is1Pressed = 0;
 8004a34:	4bbd      	ldr	r3, [pc, #756]	; (8004d2c <updateState+0x310>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	701a      	strb	r2, [r3, #0]
		isFaceBeingChanged = 1;
 8004a3a:	4bbd      	ldr	r3, [pc, #756]	; (8004d30 <updateState+0x314>)
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	701a      	strb	r2, [r3, #0]
		faceOnDisplay = (faceOnDisplay + 1) % NUM_FACES;
 8004a40:	4bbc      	ldr	r3, [pc, #752]	; (8004d34 <updateState+0x318>)
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	3301      	adds	r3, #1
 8004a46:	4abc      	ldr	r2, [pc, #752]	; (8004d38 <updateState+0x31c>)
 8004a48:	4013      	ands	r3, r2
 8004a4a:	d504      	bpl.n	8004a56 <updateState+0x3a>
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	2204      	movs	r2, #4
 8004a50:	4252      	negs	r2, r2
 8004a52:	4313      	orrs	r3, r2
 8004a54:	3301      	adds	r3, #1
 8004a56:	b2da      	uxtb	r2, r3
 8004a58:	4bb6      	ldr	r3, [pc, #728]	; (8004d34 <updateState+0x318>)
 8004a5a:	701a      	strb	r2, [r3, #0]
		switch (faceOnDisplay) {
 8004a5c:	4bb5      	ldr	r3, [pc, #724]	; (8004d34 <updateState+0x318>)
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d00c      	beq.n	8004a7e <updateState+0x62>
 8004a64:	dc02      	bgt.n	8004a6c <updateState+0x50>
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d005      	beq.n	8004a76 <updateState+0x5a>
			case faceClock: updateFace.clock = 1; break;
			case faceTimer: updateFace.timer = 1; break;
			case faceAlarm: updateFace.alarm = 1; break;
			case faceStopwatch: updateFace.stopwatch = 1; break;
			default: break;
 8004a6a:	e015      	b.n	8004a98 <updateState+0x7c>
		switch (faceOnDisplay) {
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d00a      	beq.n	8004a86 <updateState+0x6a>
 8004a70:	2b03      	cmp	r3, #3
 8004a72:	d00c      	beq.n	8004a8e <updateState+0x72>
			default: break;
 8004a74:	e010      	b.n	8004a98 <updateState+0x7c>
			case faceClock: updateFace.clock = 1; break;
 8004a76:	4bb1      	ldr	r3, [pc, #708]	; (8004d3c <updateState+0x320>)
 8004a78:	2201      	movs	r2, #1
 8004a7a:	701a      	strb	r2, [r3, #0]
 8004a7c:	e00c      	b.n	8004a98 <updateState+0x7c>
			case faceTimer: updateFace.timer = 1; break;
 8004a7e:	4baf      	ldr	r3, [pc, #700]	; (8004d3c <updateState+0x320>)
 8004a80:	2201      	movs	r2, #1
 8004a82:	705a      	strb	r2, [r3, #1]
 8004a84:	e008      	b.n	8004a98 <updateState+0x7c>
			case faceAlarm: updateFace.alarm = 1; break;
 8004a86:	4bad      	ldr	r3, [pc, #692]	; (8004d3c <updateState+0x320>)
 8004a88:	2201      	movs	r2, #1
 8004a8a:	709a      	strb	r2, [r3, #2]
 8004a8c:	e004      	b.n	8004a98 <updateState+0x7c>
			case faceStopwatch: updateFace.stopwatch = 1; break;
 8004a8e:	4bab      	ldr	r3, [pc, #684]	; (8004d3c <updateState+0x320>)
 8004a90:	2201      	movs	r2, #1
 8004a92:	70da      	strb	r2, [r3, #3]
 8004a94:	e000      	b.n	8004a98 <updateState+0x7c>
		}
	}
 8004a96:	46c0      	nop			; (mov r8, r8)

	// press 2 and 3 alternatively 5 times to reinit display
	static uint8_t s = 0;
	switch(s) {
 8004a98:	4ba9      	ldr	r3, [pc, #676]	; (8004d40 <updateState+0x324>)
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	2b09      	cmp	r3, #9
 8004a9e:	d900      	bls.n	8004aa2 <updateState+0x86>
 8004aa0:	e11b      	b.n	8004cda <updateState+0x2be>
 8004aa2:	009a      	lsls	r2, r3, #2
 8004aa4:	4ba7      	ldr	r3, [pc, #668]	; (8004d44 <updateState+0x328>)
 8004aa6:	18d3      	adds	r3, r2, r3
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	469f      	mov	pc, r3
		case 0:	if (buttons.is2Pressed) s++; break;
 8004aac:	4b9f      	ldr	r3, [pc, #636]	; (8004d2c <updateState+0x310>)
 8004aae:	785b      	ldrb	r3, [r3, #1]
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d100      	bne.n	8004ab8 <updateState+0x9c>
 8004ab6:	e112      	b.n	8004cde <updateState+0x2c2>
 8004ab8:	4ba1      	ldr	r3, [pc, #644]	; (8004d40 <updateState+0x324>)
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	3301      	adds	r3, #1
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	4b9f      	ldr	r3, [pc, #636]	; (8004d40 <updateState+0x324>)
 8004ac2:	701a      	strb	r2, [r3, #0]
 8004ac4:	e10b      	b.n	8004cde <updateState+0x2c2>
		case 1: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8004ac6:	4b99      	ldr	r3, [pc, #612]	; (8004d2c <updateState+0x310>)
 8004ac8:	789b      	ldrb	r3, [r3, #2]
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d006      	beq.n	8004ade <updateState+0xc2>
 8004ad0:	4b9b      	ldr	r3, [pc, #620]	; (8004d40 <updateState+0x324>)
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	b2da      	uxtb	r2, r3
 8004ad8:	4b99      	ldr	r3, [pc, #612]	; (8004d40 <updateState+0x324>)
 8004ada:	701a      	strb	r2, [r3, #0]
 8004adc:	e101      	b.n	8004ce2 <updateState+0x2c6>
 8004ade:	4b93      	ldr	r3, [pc, #588]	; (8004d2c <updateState+0x310>)
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d10a      	bne.n	8004afe <updateState+0xe2>
 8004ae8:	4b90      	ldr	r3, [pc, #576]	; (8004d2c <updateState+0x310>)
 8004aea:	785b      	ldrb	r3, [r3, #1]
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d105      	bne.n	8004afe <updateState+0xe2>
 8004af2:	4b8e      	ldr	r3, [pc, #568]	; (8004d2c <updateState+0x310>)
 8004af4:	78db      	ldrb	r3, [r3, #3]
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d100      	bne.n	8004afe <updateState+0xe2>
 8004afc:	e0f1      	b.n	8004ce2 <updateState+0x2c6>
 8004afe:	4b90      	ldr	r3, [pc, #576]	; (8004d40 <updateState+0x324>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	701a      	strb	r2, [r3, #0]
 8004b04:	e0ed      	b.n	8004ce2 <updateState+0x2c6>
		case 2: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8004b06:	4b89      	ldr	r3, [pc, #548]	; (8004d2c <updateState+0x310>)
 8004b08:	785b      	ldrb	r3, [r3, #1]
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d006      	beq.n	8004b1e <updateState+0x102>
 8004b10:	4b8b      	ldr	r3, [pc, #556]	; (8004d40 <updateState+0x324>)
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	3301      	adds	r3, #1
 8004b16:	b2da      	uxtb	r2, r3
 8004b18:	4b89      	ldr	r3, [pc, #548]	; (8004d40 <updateState+0x324>)
 8004b1a:	701a      	strb	r2, [r3, #0]
 8004b1c:	e0e3      	b.n	8004ce6 <updateState+0x2ca>
 8004b1e:	4b83      	ldr	r3, [pc, #524]	; (8004d2c <updateState+0x310>)
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d10a      	bne.n	8004b3e <updateState+0x122>
 8004b28:	4b80      	ldr	r3, [pc, #512]	; (8004d2c <updateState+0x310>)
 8004b2a:	789b      	ldrb	r3, [r3, #2]
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d105      	bne.n	8004b3e <updateState+0x122>
 8004b32:	4b7e      	ldr	r3, [pc, #504]	; (8004d2c <updateState+0x310>)
 8004b34:	78db      	ldrb	r3, [r3, #3]
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d100      	bne.n	8004b3e <updateState+0x122>
 8004b3c:	e0d3      	b.n	8004ce6 <updateState+0x2ca>
 8004b3e:	4b80      	ldr	r3, [pc, #512]	; (8004d40 <updateState+0x324>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	701a      	strb	r2, [r3, #0]
 8004b44:	e0cf      	b.n	8004ce6 <updateState+0x2ca>
		case 3: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8004b46:	4b79      	ldr	r3, [pc, #484]	; (8004d2c <updateState+0x310>)
 8004b48:	789b      	ldrb	r3, [r3, #2]
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d006      	beq.n	8004b5e <updateState+0x142>
 8004b50:	4b7b      	ldr	r3, [pc, #492]	; (8004d40 <updateState+0x324>)
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	3301      	adds	r3, #1
 8004b56:	b2da      	uxtb	r2, r3
 8004b58:	4b79      	ldr	r3, [pc, #484]	; (8004d40 <updateState+0x324>)
 8004b5a:	701a      	strb	r2, [r3, #0]
 8004b5c:	e0c5      	b.n	8004cea <updateState+0x2ce>
 8004b5e:	4b73      	ldr	r3, [pc, #460]	; (8004d2c <updateState+0x310>)
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10a      	bne.n	8004b7e <updateState+0x162>
 8004b68:	4b70      	ldr	r3, [pc, #448]	; (8004d2c <updateState+0x310>)
 8004b6a:	785b      	ldrb	r3, [r3, #1]
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d105      	bne.n	8004b7e <updateState+0x162>
 8004b72:	4b6e      	ldr	r3, [pc, #440]	; (8004d2c <updateState+0x310>)
 8004b74:	78db      	ldrb	r3, [r3, #3]
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d100      	bne.n	8004b7e <updateState+0x162>
 8004b7c:	e0b5      	b.n	8004cea <updateState+0x2ce>
 8004b7e:	4b70      	ldr	r3, [pc, #448]	; (8004d40 <updateState+0x324>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	701a      	strb	r2, [r3, #0]
 8004b84:	e0b1      	b.n	8004cea <updateState+0x2ce>
		case 4: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8004b86:	4b69      	ldr	r3, [pc, #420]	; (8004d2c <updateState+0x310>)
 8004b88:	785b      	ldrb	r3, [r3, #1]
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d006      	beq.n	8004b9e <updateState+0x182>
 8004b90:	4b6b      	ldr	r3, [pc, #428]	; (8004d40 <updateState+0x324>)
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	3301      	adds	r3, #1
 8004b96:	b2da      	uxtb	r2, r3
 8004b98:	4b69      	ldr	r3, [pc, #420]	; (8004d40 <updateState+0x324>)
 8004b9a:	701a      	strb	r2, [r3, #0]
 8004b9c:	e0a7      	b.n	8004cee <updateState+0x2d2>
 8004b9e:	4b63      	ldr	r3, [pc, #396]	; (8004d2c <updateState+0x310>)
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10a      	bne.n	8004bbe <updateState+0x1a2>
 8004ba8:	4b60      	ldr	r3, [pc, #384]	; (8004d2c <updateState+0x310>)
 8004baa:	789b      	ldrb	r3, [r3, #2]
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d105      	bne.n	8004bbe <updateState+0x1a2>
 8004bb2:	4b5e      	ldr	r3, [pc, #376]	; (8004d2c <updateState+0x310>)
 8004bb4:	78db      	ldrb	r3, [r3, #3]
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d100      	bne.n	8004bbe <updateState+0x1a2>
 8004bbc:	e097      	b.n	8004cee <updateState+0x2d2>
 8004bbe:	4b60      	ldr	r3, [pc, #384]	; (8004d40 <updateState+0x324>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	701a      	strb	r2, [r3, #0]
 8004bc4:	e093      	b.n	8004cee <updateState+0x2d2>
		case 5: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8004bc6:	4b59      	ldr	r3, [pc, #356]	; (8004d2c <updateState+0x310>)
 8004bc8:	789b      	ldrb	r3, [r3, #2]
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d006      	beq.n	8004bde <updateState+0x1c2>
 8004bd0:	4b5b      	ldr	r3, [pc, #364]	; (8004d40 <updateState+0x324>)
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	b2da      	uxtb	r2, r3
 8004bd8:	4b59      	ldr	r3, [pc, #356]	; (8004d40 <updateState+0x324>)
 8004bda:	701a      	strb	r2, [r3, #0]
 8004bdc:	e089      	b.n	8004cf2 <updateState+0x2d6>
 8004bde:	4b53      	ldr	r3, [pc, #332]	; (8004d2c <updateState+0x310>)
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d10a      	bne.n	8004bfe <updateState+0x1e2>
 8004be8:	4b50      	ldr	r3, [pc, #320]	; (8004d2c <updateState+0x310>)
 8004bea:	785b      	ldrb	r3, [r3, #1]
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d105      	bne.n	8004bfe <updateState+0x1e2>
 8004bf2:	4b4e      	ldr	r3, [pc, #312]	; (8004d2c <updateState+0x310>)
 8004bf4:	78db      	ldrb	r3, [r3, #3]
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d100      	bne.n	8004bfe <updateState+0x1e2>
 8004bfc:	e079      	b.n	8004cf2 <updateState+0x2d6>
 8004bfe:	4b50      	ldr	r3, [pc, #320]	; (8004d40 <updateState+0x324>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	701a      	strb	r2, [r3, #0]
 8004c04:	e075      	b.n	8004cf2 <updateState+0x2d6>
		case 6: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8004c06:	4b49      	ldr	r3, [pc, #292]	; (8004d2c <updateState+0x310>)
 8004c08:	785b      	ldrb	r3, [r3, #1]
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d006      	beq.n	8004c1e <updateState+0x202>
 8004c10:	4b4b      	ldr	r3, [pc, #300]	; (8004d40 <updateState+0x324>)
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	3301      	adds	r3, #1
 8004c16:	b2da      	uxtb	r2, r3
 8004c18:	4b49      	ldr	r3, [pc, #292]	; (8004d40 <updateState+0x324>)
 8004c1a:	701a      	strb	r2, [r3, #0]
 8004c1c:	e06b      	b.n	8004cf6 <updateState+0x2da>
 8004c1e:	4b43      	ldr	r3, [pc, #268]	; (8004d2c <updateState+0x310>)
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d109      	bne.n	8004c3c <updateState+0x220>
 8004c28:	4b40      	ldr	r3, [pc, #256]	; (8004d2c <updateState+0x310>)
 8004c2a:	789b      	ldrb	r3, [r3, #2]
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d104      	bne.n	8004c3c <updateState+0x220>
 8004c32:	4b3e      	ldr	r3, [pc, #248]	; (8004d2c <updateState+0x310>)
 8004c34:	78db      	ldrb	r3, [r3, #3]
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d05c      	beq.n	8004cf6 <updateState+0x2da>
 8004c3c:	4b40      	ldr	r3, [pc, #256]	; (8004d40 <updateState+0x324>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	701a      	strb	r2, [r3, #0]
 8004c42:	e058      	b.n	8004cf6 <updateState+0x2da>
		case 7: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8004c44:	4b39      	ldr	r3, [pc, #228]	; (8004d2c <updateState+0x310>)
 8004c46:	789b      	ldrb	r3, [r3, #2]
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d006      	beq.n	8004c5c <updateState+0x240>
 8004c4e:	4b3c      	ldr	r3, [pc, #240]	; (8004d40 <updateState+0x324>)
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	3301      	adds	r3, #1
 8004c54:	b2da      	uxtb	r2, r3
 8004c56:	4b3a      	ldr	r3, [pc, #232]	; (8004d40 <updateState+0x324>)
 8004c58:	701a      	strb	r2, [r3, #0]
 8004c5a:	e04e      	b.n	8004cfa <updateState+0x2de>
 8004c5c:	4b33      	ldr	r3, [pc, #204]	; (8004d2c <updateState+0x310>)
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d109      	bne.n	8004c7a <updateState+0x25e>
 8004c66:	4b31      	ldr	r3, [pc, #196]	; (8004d2c <updateState+0x310>)
 8004c68:	785b      	ldrb	r3, [r3, #1]
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d104      	bne.n	8004c7a <updateState+0x25e>
 8004c70:	4b2e      	ldr	r3, [pc, #184]	; (8004d2c <updateState+0x310>)
 8004c72:	78db      	ldrb	r3, [r3, #3]
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d03f      	beq.n	8004cfa <updateState+0x2de>
 8004c7a:	4b31      	ldr	r3, [pc, #196]	; (8004d40 <updateState+0x324>)
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	701a      	strb	r2, [r3, #0]
 8004c80:	e03b      	b.n	8004cfa <updateState+0x2de>
		case 8: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8004c82:	4b2a      	ldr	r3, [pc, #168]	; (8004d2c <updateState+0x310>)
 8004c84:	785b      	ldrb	r3, [r3, #1]
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d006      	beq.n	8004c9a <updateState+0x27e>
 8004c8c:	4b2c      	ldr	r3, [pc, #176]	; (8004d40 <updateState+0x324>)
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	3301      	adds	r3, #1
 8004c92:	b2da      	uxtb	r2, r3
 8004c94:	4b2a      	ldr	r3, [pc, #168]	; (8004d40 <updateState+0x324>)
 8004c96:	701a      	strb	r2, [r3, #0]
 8004c98:	e031      	b.n	8004cfe <updateState+0x2e2>
 8004c9a:	4b24      	ldr	r3, [pc, #144]	; (8004d2c <updateState+0x310>)
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d109      	bne.n	8004cb8 <updateState+0x29c>
 8004ca4:	4b21      	ldr	r3, [pc, #132]	; (8004d2c <updateState+0x310>)
 8004ca6:	789b      	ldrb	r3, [r3, #2]
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d104      	bne.n	8004cb8 <updateState+0x29c>
 8004cae:	4b1f      	ldr	r3, [pc, #124]	; (8004d2c <updateState+0x310>)
 8004cb0:	78db      	ldrb	r3, [r3, #3]
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d022      	beq.n	8004cfe <updateState+0x2e2>
 8004cb8:	4b21      	ldr	r3, [pc, #132]	; (8004d40 <updateState+0x324>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	701a      	strb	r2, [r3, #0]
 8004cbe:	e01e      	b.n	8004cfe <updateState+0x2e2>
		case 9: if (buttons.is3Pressed) {TFT_startup(hspi); s = 0;} break;
 8004cc0:	4b1a      	ldr	r3, [pc, #104]	; (8004d2c <updateState+0x310>)
 8004cc2:	789b      	ldrb	r3, [r3, #2]
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d01b      	beq.n	8004d02 <updateState+0x2e6>
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	0018      	movs	r0, r3
 8004cce:	f7fc fe27 	bl	8001920 <TFT_startup>
 8004cd2:	4b1b      	ldr	r3, [pc, #108]	; (8004d40 <updateState+0x324>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	701a      	strb	r2, [r3, #0]
 8004cd8:	e013      	b.n	8004d02 <updateState+0x2e6>
		default: break;
 8004cda:	46c0      	nop			; (mov r8, r8)
 8004cdc:	e012      	b.n	8004d04 <updateState+0x2e8>
		case 0:	if (buttons.is2Pressed) s++; break;
 8004cde:	46c0      	nop			; (mov r8, r8)
 8004ce0:	e010      	b.n	8004d04 <updateState+0x2e8>
		case 1: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8004ce2:	46c0      	nop			; (mov r8, r8)
 8004ce4:	e00e      	b.n	8004d04 <updateState+0x2e8>
		case 2: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8004ce6:	46c0      	nop			; (mov r8, r8)
 8004ce8:	e00c      	b.n	8004d04 <updateState+0x2e8>
		case 3: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8004cea:	46c0      	nop			; (mov r8, r8)
 8004cec:	e00a      	b.n	8004d04 <updateState+0x2e8>
		case 4: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8004cee:	46c0      	nop			; (mov r8, r8)
 8004cf0:	e008      	b.n	8004d04 <updateState+0x2e8>
		case 5: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8004cf2:	46c0      	nop			; (mov r8, r8)
 8004cf4:	e006      	b.n	8004d04 <updateState+0x2e8>
		case 6: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8004cf6:	46c0      	nop			; (mov r8, r8)
 8004cf8:	e004      	b.n	8004d04 <updateState+0x2e8>
		case 7: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8004cfa:	46c0      	nop			; (mov r8, r8)
 8004cfc:	e002      	b.n	8004d04 <updateState+0x2e8>
		case 8: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8004cfe:	46c0      	nop			; (mov r8, r8)
 8004d00:	e000      	b.n	8004d04 <updateState+0x2e8>
		case 9: if (buttons.is3Pressed) {TFT_startup(hspi); s = 0;} break;
 8004d02:	46c0      	nop			; (mov r8, r8)
//	drawTextAt(0, 0, str, hspi);

//	if (buttons.is3Pressed) turnDisplayOn(hspi);
//	if (buttons.is4Pressed) turnDisplayOff(hspi);

	if (faceOnDisplay == faceClock) updateClockState(hrtc);
 8004d04:	4b0b      	ldr	r3, [pc, #44]	; (8004d34 <updateState+0x318>)
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d104      	bne.n	8004d16 <updateState+0x2fa>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	0018      	movs	r0, r3
 8004d10:	f000 f842 	bl	8004d98 <updateClockState>
 8004d14:	e02b      	b.n	8004d6e <updateState+0x352>
	else if (faceOnDisplay == faceTimer) updateTimerState(timerStopwatchTim, motorBacklightTim);
 8004d16:	4b07      	ldr	r3, [pc, #28]	; (8004d34 <updateState+0x318>)
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d114      	bne.n	8004d48 <updateState+0x32c>
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	0011      	movs	r1, r2
 8004d24:	0018      	movs	r0, r3
 8004d26:	f000 f961 	bl	8004fec <updateTimerState>
 8004d2a:	e020      	b.n	8004d6e <updateState+0x352>
 8004d2c:	20000190 	.word	0x20000190
 8004d30:	20000068 	.word	0x20000068
 8004d34:	20000134 	.word	0x20000134
 8004d38:	80000003 	.word	0x80000003
 8004d3c:	20000144 	.word	0x20000144
 8004d40:	20000135 	.word	0x20000135
 8004d44:	0800be90 	.word	0x0800be90
	else if (faceOnDisplay == faceAlarm) updateAlarmState(hrtc, motorBacklightTim);
 8004d48:	4b11      	ldr	r3, [pc, #68]	; (8004d90 <updateState+0x374>)
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d106      	bne.n	8004d5e <updateState+0x342>
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	0011      	movs	r1, r2
 8004d56:	0018      	movs	r0, r3
 8004d58:	f000 fa9e 	bl	8005298 <updateAlarmState>
 8004d5c:	e007      	b.n	8004d6e <updateState+0x352>
	else if (faceOnDisplay == faceStopwatch) updateStopwatchState(timerStopwatchTim);
 8004d5e:	4b0c      	ldr	r3, [pc, #48]	; (8004d90 <updateState+0x374>)
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	2b03      	cmp	r3, #3
 8004d64:	d103      	bne.n	8004d6e <updateState+0x352>
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	0018      	movs	r0, r3
 8004d6a:	f000 fbc9 	bl	8005500 <updateStopwatchState>

	// some decisions in respective state functions dont clear these flags
	buttons.is1Pressed = buttons.is2Pressed = buttons.is3Pressed = buttons.is4Pressed = 0;
 8004d6e:	2200      	movs	r2, #0
 8004d70:	4b08      	ldr	r3, [pc, #32]	; (8004d94 <updateState+0x378>)
 8004d72:	1c11      	adds	r1, r2, #0
 8004d74:	70d9      	strb	r1, [r3, #3]
 8004d76:	4b07      	ldr	r3, [pc, #28]	; (8004d94 <updateState+0x378>)
 8004d78:	1c11      	adds	r1, r2, #0
 8004d7a:	7099      	strb	r1, [r3, #2]
 8004d7c:	4b05      	ldr	r3, [pc, #20]	; (8004d94 <updateState+0x378>)
 8004d7e:	1c11      	adds	r1, r2, #0
 8004d80:	7059      	strb	r1, [r3, #1]
 8004d82:	4b04      	ldr	r3, [pc, #16]	; (8004d94 <updateState+0x378>)
 8004d84:	701a      	strb	r2, [r3, #0]
}
 8004d86:	46c0      	nop			; (mov r8, r8)
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	b004      	add	sp, #16
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	46c0      	nop			; (mov r8, r8)
 8004d90:	20000134 	.word	0x20000134
 8004d94:	20000190 	.word	0x20000190

08004d98 <updateClockState>:
 *     the clock is updated and we revert back to default mode.
 *
 * notes:
 *   make date setting more robust (invalidate date entries when that day of month doesn't exist or just change modulo)
 */
void updateClockState(RTC_HandleTypeDef *hrtc) {
 8004d98:	b590      	push	{r4, r7, lr}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
	// change fields up, do nothing if not setting clock
	if (buttons.is2Pressed && clockVars.isBeingSet) {
 8004da0:	4b8d      	ldr	r3, [pc, #564]	; (8004fd8 <updateClockState+0x240>)
 8004da2:	785b      	ldrb	r3, [r3, #1]
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d060      	beq.n	8004e6c <updateClockState+0xd4>
 8004daa:	4b8c      	ldr	r3, [pc, #560]	; (8004fdc <updateClockState+0x244>)
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d05c      	beq.n	8004e6c <updateClockState+0xd4>
		buttons.is2Pressed = 0;
 8004db2:	4b89      	ldr	r3, [pc, #548]	; (8004fd8 <updateClockState+0x240>)
 8004db4:	2200      	movs	r2, #0
 8004db6:	705a      	strb	r2, [r3, #1]
		updateFace.clock = 1;
 8004db8:	4b89      	ldr	r3, [pc, #548]	; (8004fe0 <updateClockState+0x248>)
 8004dba:	2201      	movs	r2, #1
 8004dbc:	701a      	strb	r2, [r3, #0]
		switch (clockVars.fieldBeingSet) {
 8004dbe:	4b87      	ldr	r3, [pc, #540]	; (8004fdc <updateClockState+0x244>)
 8004dc0:	785b      	ldrb	r3, [r3, #1]
 8004dc2:	2b05      	cmp	r3, #5
 8004dc4:	d854      	bhi.n	8004e70 <updateClockState+0xd8>
 8004dc6:	009a      	lsls	r2, r3, #2
 8004dc8:	4b86      	ldr	r3, [pc, #536]	; (8004fe4 <updateClockState+0x24c>)
 8004dca:	18d3      	adds	r3, r2, r3
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	469f      	mov	pc, r3
			case 1: clockVars.timeToSet->min = (clockVars.timeToSet->min+1) % 60; break;
 8004dd0:	4b82      	ldr	r3, [pc, #520]	; (8004fdc <updateClockState+0x244>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	785b      	ldrb	r3, [r3, #1]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	213c      	movs	r1, #60	; 0x3c
 8004dda:	0018      	movs	r0, r3
 8004ddc:	f7fb fb0c 	bl	80003f8 <__aeabi_idivmod>
 8004de0:	000b      	movs	r3, r1
 8004de2:	001a      	movs	r2, r3
 8004de4:	4b7d      	ldr	r3, [pc, #500]	; (8004fdc <updateClockState+0x244>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	b2d2      	uxtb	r2, r2
 8004dea:	705a      	strb	r2, [r3, #1]
 8004dec:	e041      	b.n	8004e72 <updateClockState+0xda>
			case 2: clockVars.timeToSet->hr = (clockVars.timeToSet->hr+1) % 24; break;
 8004dee:	4b7b      	ldr	r3, [pc, #492]	; (8004fdc <updateClockState+0x244>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	3301      	adds	r3, #1
 8004df6:	2118      	movs	r1, #24
 8004df8:	0018      	movs	r0, r3
 8004dfa:	f7fb fafd 	bl	80003f8 <__aeabi_idivmod>
 8004dfe:	000b      	movs	r3, r1
 8004e00:	001a      	movs	r2, r3
 8004e02:	4b76      	ldr	r3, [pc, #472]	; (8004fdc <updateClockState+0x244>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	b2d2      	uxtb	r2, r2
 8004e08:	701a      	strb	r2, [r3, #0]
 8004e0a:	e032      	b.n	8004e72 <updateClockState+0xda>
			case 3: clockVars.dateToSet->yr++; break;		// supposed to be between large numbers. no need for bounds checking
 8004e0c:	4b73      	ldr	r3, [pc, #460]	; (8004fdc <updateClockState+0x244>)
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	881a      	ldrh	r2, [r3, #0]
 8004e12:	3201      	adds	r2, #1
 8004e14:	b292      	uxth	r2, r2
 8004e16:	801a      	strh	r2, [r3, #0]
 8004e18:	e02b      	b.n	8004e72 <updateClockState+0xda>
			case 4: clockVars.dateToSet->month = (clockVars.dateToSet->month) % 12 + 1; break;
 8004e1a:	4b70      	ldr	r3, [pc, #448]	; (8004fdc <updateClockState+0x244>)
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	789b      	ldrb	r3, [r3, #2]
 8004e20:	210c      	movs	r1, #12
 8004e22:	0018      	movs	r0, r3
 8004e24:	f7fb f9fe 	bl	8000224 <__aeabi_uidivmod>
 8004e28:	000b      	movs	r3, r1
 8004e2a:	b2da      	uxtb	r2, r3
 8004e2c:	4b6b      	ldr	r3, [pc, #428]	; (8004fdc <updateClockState+0x244>)
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	3201      	adds	r2, #1
 8004e32:	b2d2      	uxtb	r2, r2
 8004e34:	709a      	strb	r2, [r3, #2]
 8004e36:	e01c      	b.n	8004e72 <updateClockState+0xda>
			case 5: clockVars.dateToSet->date = ((clockVars.dateToSet->date) % maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr)) + 1; break;
 8004e38:	4b68      	ldr	r3, [pc, #416]	; (8004fdc <updateClockState+0x244>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	78dc      	ldrb	r4, [r3, #3]
 8004e3e:	4b67      	ldr	r3, [pc, #412]	; (8004fdc <updateClockState+0x244>)
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	789a      	ldrb	r2, [r3, #2]
 8004e44:	4b65      	ldr	r3, [pc, #404]	; (8004fdc <updateClockState+0x244>)
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	881b      	ldrh	r3, [r3, #0]
 8004e4a:	0019      	movs	r1, r3
 8004e4c:	0010      	movs	r0, r2
 8004e4e:	f7fe faab 	bl	80033a8 <maxDaysInMonth>
 8004e52:	0003      	movs	r3, r0
 8004e54:	0019      	movs	r1, r3
 8004e56:	0020      	movs	r0, r4
 8004e58:	f7fb f9e4 	bl	8000224 <__aeabi_uidivmod>
 8004e5c:	000b      	movs	r3, r1
 8004e5e:	b2da      	uxtb	r2, r3
 8004e60:	4b5e      	ldr	r3, [pc, #376]	; (8004fdc <updateClockState+0x244>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	3201      	adds	r2, #1
 8004e66:	b2d2      	uxtb	r2, r2
 8004e68:	70da      	strb	r2, [r3, #3]
 8004e6a:	e002      	b.n	8004e72 <updateClockState+0xda>
			default: break;
		}
	}
 8004e6c:	46c0      	nop			; (mov r8, r8)
 8004e6e:	e000      	b.n	8004e72 <updateClockState+0xda>
			default: break;
 8004e70:	46c0      	nop			; (mov r8, r8)
	// change fields down, do nothing if not setting clock
	if (buttons.is3Pressed && clockVars.isBeingSet) {
 8004e72:	4b59      	ldr	r3, [pc, #356]	; (8004fd8 <updateClockState+0x240>)
 8004e74:	789b      	ldrb	r3, [r3, #2]
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d066      	beq.n	8004f4a <updateClockState+0x1b2>
 8004e7c:	4b57      	ldr	r3, [pc, #348]	; (8004fdc <updateClockState+0x244>)
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d062      	beq.n	8004f4a <updateClockState+0x1b2>
		buttons.is3Pressed = 0;
 8004e84:	4b54      	ldr	r3, [pc, #336]	; (8004fd8 <updateClockState+0x240>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	709a      	strb	r2, [r3, #2]
		updateFace.clock = 1;
 8004e8a:	4b55      	ldr	r3, [pc, #340]	; (8004fe0 <updateClockState+0x248>)
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	701a      	strb	r2, [r3, #0]
		switch (clockVars.fieldBeingSet) {
 8004e90:	4b52      	ldr	r3, [pc, #328]	; (8004fdc <updateClockState+0x244>)
 8004e92:	785b      	ldrb	r3, [r3, #1]
 8004e94:	2b05      	cmp	r3, #5
 8004e96:	d85a      	bhi.n	8004f4e <updateClockState+0x1b6>
 8004e98:	009a      	lsls	r2, r3, #2
 8004e9a:	4b53      	ldr	r3, [pc, #332]	; (8004fe8 <updateClockState+0x250>)
 8004e9c:	18d3      	adds	r3, r2, r3
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	469f      	mov	pc, r3
			case 1:
				if (clockVars.timeToSet->min == 0) clockVars.timeToSet->min = 59;
 8004ea2:	4b4e      	ldr	r3, [pc, #312]	; (8004fdc <updateClockState+0x244>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	785b      	ldrb	r3, [r3, #1]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d104      	bne.n	8004eb6 <updateClockState+0x11e>
 8004eac:	4b4b      	ldr	r3, [pc, #300]	; (8004fdc <updateClockState+0x244>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	223b      	movs	r2, #59	; 0x3b
 8004eb2:	705a      	strb	r2, [r3, #1]
				else clockVars.timeToSet->min--;
				break;
 8004eb4:	e04c      	b.n	8004f50 <updateClockState+0x1b8>
				else clockVars.timeToSet->min--;
 8004eb6:	4b49      	ldr	r3, [pc, #292]	; (8004fdc <updateClockState+0x244>)
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	785a      	ldrb	r2, [r3, #1]
 8004ebc:	3a01      	subs	r2, #1
 8004ebe:	b2d2      	uxtb	r2, r2
 8004ec0:	705a      	strb	r2, [r3, #1]
				break;
 8004ec2:	e045      	b.n	8004f50 <updateClockState+0x1b8>
			case 2:
				if (clockVars.timeToSet->hr == 0) clockVars.timeToSet->hr = 23;
 8004ec4:	4b45      	ldr	r3, [pc, #276]	; (8004fdc <updateClockState+0x244>)
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d104      	bne.n	8004ed8 <updateClockState+0x140>
 8004ece:	4b43      	ldr	r3, [pc, #268]	; (8004fdc <updateClockState+0x244>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	2217      	movs	r2, #23
 8004ed4:	701a      	strb	r2, [r3, #0]
				else clockVars.timeToSet->hr--;
				break;
 8004ed6:	e03b      	b.n	8004f50 <updateClockState+0x1b8>
				else clockVars.timeToSet->hr--;
 8004ed8:	4b40      	ldr	r3, [pc, #256]	; (8004fdc <updateClockState+0x244>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	781a      	ldrb	r2, [r3, #0]
 8004ede:	3a01      	subs	r2, #1
 8004ee0:	b2d2      	uxtb	r2, r2
 8004ee2:	701a      	strb	r2, [r3, #0]
				break;
 8004ee4:	e034      	b.n	8004f50 <updateClockState+0x1b8>
			case 3: clockVars.dateToSet->yr--; break;		// supposed to be from 1950-2050. no need to do bounds checking
 8004ee6:	4b3d      	ldr	r3, [pc, #244]	; (8004fdc <updateClockState+0x244>)
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	881a      	ldrh	r2, [r3, #0]
 8004eec:	3a01      	subs	r2, #1
 8004eee:	b292      	uxth	r2, r2
 8004ef0:	801a      	strh	r2, [r3, #0]
 8004ef2:	e02d      	b.n	8004f50 <updateClockState+0x1b8>
			case 4: //clockVars.dateToSet->month = clockVars.dateToSet->month == 1 ? 12 : clockVars.dateToSet->month-1; break;
				if (clockVars.dateToSet->month == 1) clockVars.dateToSet->month = 12;
 8004ef4:	4b39      	ldr	r3, [pc, #228]	; (8004fdc <updateClockState+0x244>)
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	789b      	ldrb	r3, [r3, #2]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d104      	bne.n	8004f08 <updateClockState+0x170>
 8004efe:	4b37      	ldr	r3, [pc, #220]	; (8004fdc <updateClockState+0x244>)
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	220c      	movs	r2, #12
 8004f04:	709a      	strb	r2, [r3, #2]
				else clockVars.dateToSet->month--;
				break;
 8004f06:	e023      	b.n	8004f50 <updateClockState+0x1b8>
				else clockVars.dateToSet->month--;
 8004f08:	4b34      	ldr	r3, [pc, #208]	; (8004fdc <updateClockState+0x244>)
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	789a      	ldrb	r2, [r3, #2]
 8004f0e:	3a01      	subs	r2, #1
 8004f10:	b2d2      	uxtb	r2, r2
 8004f12:	709a      	strb	r2, [r3, #2]
				break;
 8004f14:	e01c      	b.n	8004f50 <updateClockState+0x1b8>
			case 5:
				if (clockVars.dateToSet->date == 1) clockVars.dateToSet->date = maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr);
 8004f16:	4b31      	ldr	r3, [pc, #196]	; (8004fdc <updateClockState+0x244>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	78db      	ldrb	r3, [r3, #3]
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d10d      	bne.n	8004f3c <updateClockState+0x1a4>
 8004f20:	4b2e      	ldr	r3, [pc, #184]	; (8004fdc <updateClockState+0x244>)
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	789a      	ldrb	r2, [r3, #2]
 8004f26:	4b2d      	ldr	r3, [pc, #180]	; (8004fdc <updateClockState+0x244>)
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	8819      	ldrh	r1, [r3, #0]
 8004f2c:	4b2b      	ldr	r3, [pc, #172]	; (8004fdc <updateClockState+0x244>)
 8004f2e:	685c      	ldr	r4, [r3, #4]
 8004f30:	0010      	movs	r0, r2
 8004f32:	f7fe fa39 	bl	80033a8 <maxDaysInMonth>
 8004f36:	0003      	movs	r3, r0
 8004f38:	70e3      	strb	r3, [r4, #3]
				else clockVars.dateToSet->date--;
				break;
 8004f3a:	e009      	b.n	8004f50 <updateClockState+0x1b8>
				else clockVars.dateToSet->date--;
 8004f3c:	4b27      	ldr	r3, [pc, #156]	; (8004fdc <updateClockState+0x244>)
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	78da      	ldrb	r2, [r3, #3]
 8004f42:	3a01      	subs	r2, #1
 8004f44:	b2d2      	uxtb	r2, r2
 8004f46:	70da      	strb	r2, [r3, #3]
				break;
 8004f48:	e002      	b.n	8004f50 <updateClockState+0x1b8>
			default: break;
		}
	}
 8004f4a:	46c0      	nop			; (mov r8, r8)
 8004f4c:	e000      	b.n	8004f50 <updateClockState+0x1b8>
			default: break;
 8004f4e:	46c0      	nop			; (mov r8, r8)
	// switches between setting mode and default mode. changes between different clock fields
	if (buttons.is4Pressed) {
 8004f50:	4b21      	ldr	r3, [pc, #132]	; (8004fd8 <updateClockState+0x240>)
 8004f52:	78db      	ldrb	r3, [r3, #3]
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d03a      	beq.n	8004fd0 <updateClockState+0x238>
		buttons.is4Pressed = 0;
 8004f5a:	4b1f      	ldr	r3, [pc, #124]	; (8004fd8 <updateClockState+0x240>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	70da      	strb	r2, [r3, #3]
		updateFace.clock = 1;
 8004f60:	4b1f      	ldr	r3, [pc, #124]	; (8004fe0 <updateClockState+0x248>)
 8004f62:	2201      	movs	r2, #1
 8004f64:	701a      	strb	r2, [r3, #0]
		clockVars.fieldBeingSet = (clockVars.fieldBeingSet + 1) % (NUM_CLOCKFIELDS + 1);
 8004f66:	4b1d      	ldr	r3, [pc, #116]	; (8004fdc <updateClockState+0x244>)
 8004f68:	785b      	ldrb	r3, [r3, #1]
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	2106      	movs	r1, #6
 8004f6e:	0018      	movs	r0, r3
 8004f70:	f7fb fa42 	bl	80003f8 <__aeabi_idivmod>
 8004f74:	000b      	movs	r3, r1
 8004f76:	b2da      	uxtb	r2, r3
 8004f78:	4b18      	ldr	r3, [pc, #96]	; (8004fdc <updateClockState+0x244>)
 8004f7a:	705a      	strb	r2, [r3, #1]
		if (clockVars.fieldBeingSet != 0) {
 8004f7c:	4b17      	ldr	r3, [pc, #92]	; (8004fdc <updateClockState+0x244>)
 8004f7e:	785b      	ldrb	r3, [r3, #1]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d016      	beq.n	8004fb2 <updateClockState+0x21a>
			clockVars.isBeingSet = 1;
 8004f84:	4b15      	ldr	r3, [pc, #84]	; (8004fdc <updateClockState+0x244>)
 8004f86:	2201      	movs	r2, #1
 8004f88:	701a      	strb	r2, [r3, #0]

			// should pull current time when first entering setting mode
			if (clockVars.fieldBeingSet == 1) {
 8004f8a:	4b14      	ldr	r3, [pc, #80]	; (8004fdc <updateClockState+0x244>)
 8004f8c:	785b      	ldrb	r3, [r3, #1]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d11e      	bne.n	8004fd0 <updateClockState+0x238>
				getDateTime(clockVars.dateToSet, clockVars.timeToSet, hrtc);
 8004f92:	4b12      	ldr	r3, [pc, #72]	; (8004fdc <updateClockState+0x244>)
 8004f94:	6858      	ldr	r0, [r3, #4]
 8004f96:	4b11      	ldr	r3, [pc, #68]	; (8004fdc <updateClockState+0x244>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	0019      	movs	r1, r3
 8004f9e:	f7fe f8bd 	bl	800311c <getDateTime>
				HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_B);
 8004fa2:	2380      	movs	r3, #128	; 0x80
 8004fa4:	009a      	lsls	r2, r3, #2
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	0011      	movs	r1, r2
 8004faa:	0018      	movs	r0, r3
 8004fac:	f003 ffbc 	bl	8008f28 <HAL_RTC_DeactivateAlarm>
			// second set to 0, weekday ignored
			setDateTime(clockVars.dateToSet, clockVars.timeToSet, hrtc);
			setClockAlarm(hrtc);
		}
	}
}
 8004fb0:	e00e      	b.n	8004fd0 <updateClockState+0x238>
			clockVars.isBeingSet = 0;
 8004fb2:	4b0a      	ldr	r3, [pc, #40]	; (8004fdc <updateClockState+0x244>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	701a      	strb	r2, [r3, #0]
			setDateTime(clockVars.dateToSet, clockVars.timeToSet, hrtc);
 8004fb8:	4b08      	ldr	r3, [pc, #32]	; (8004fdc <updateClockState+0x244>)
 8004fba:	6858      	ldr	r0, [r3, #4]
 8004fbc:	4b07      	ldr	r3, [pc, #28]	; (8004fdc <updateClockState+0x244>)
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	0019      	movs	r1, r3
 8004fc4:	f7fd ff3d 	bl	8002e42 <setDateTime>
			setClockAlarm(hrtc);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	0018      	movs	r0, r3
 8004fcc:	f7fd ffa4 	bl	8002f18 <setClockAlarm>
}
 8004fd0:	46c0      	nop			; (mov r8, r8)
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	b003      	add	sp, #12
 8004fd6:	bd90      	pop	{r4, r7, pc}
 8004fd8:	20000190 	.word	0x20000190
 8004fdc:	20000110 	.word	0x20000110
 8004fe0:	20000144 	.word	0x20000144
 8004fe4:	0800beb8 	.word	0x0800beb8
 8004fe8:	0800bed0 	.word	0x0800bed0

08004fec <updateTimerState>:
 *     second, timer only runs for half second.)
 *     also not sure how to implement pause using rtc (alarm value has to change depending on how long timer is paused for)
 *   might need to change to using only hardware timer for this instead of rtc because of problems listed above
 *   insert a few more functions into this (those that need to use the hardware)
 */
void updateTimerState(TIM_HandleTypeDef *timerStopwatchTim, TIM_HandleTypeDef *motorTim) {
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
	if (timerVars.isBeingSet) {
 8004ff6:	4ba0      	ldr	r3, [pc, #640]	; (8005278 <updateTimerState+0x28c>)
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d100      	bne.n	8005000 <updateTimerState+0x14>
 8004ffe:	e089      	b.n	8005114 <updateTimerState+0x128>
		if (buttons.is2Pressed) {
 8005000:	4b9e      	ldr	r3, [pc, #632]	; (800527c <updateTimerState+0x290>)
 8005002:	785b      	ldrb	r3, [r3, #1]
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b00      	cmp	r3, #0
 8005008:	d03b      	beq.n	8005082 <updateTimerState+0x96>
			buttons.is2Pressed = 0;
 800500a:	4b9c      	ldr	r3, [pc, #624]	; (800527c <updateTimerState+0x290>)
 800500c:	2200      	movs	r2, #0
 800500e:	705a      	strb	r2, [r3, #1]
			updateFace.timer = 1;
 8005010:	4b9b      	ldr	r3, [pc, #620]	; (8005280 <updateTimerState+0x294>)
 8005012:	2201      	movs	r2, #1
 8005014:	705a      	strb	r2, [r3, #1]

			// set field up
			switch (timerVars.fieldBeingSet) {
 8005016:	4b98      	ldr	r3, [pc, #608]	; (8005278 <updateTimerState+0x28c>)
 8005018:	785b      	ldrb	r3, [r3, #1]
 800501a:	2b02      	cmp	r3, #2
 800501c:	d013      	beq.n	8005046 <updateTimerState+0x5a>
 800501e:	2b03      	cmp	r3, #3
 8005020:	d020      	beq.n	8005064 <updateTimerState+0x78>
 8005022:	2b01      	cmp	r3, #1
 8005024:	d000      	beq.n	8005028 <updateTimerState+0x3c>
				case 1: timerVars.timeToSet->sec = (timerVars.timeToSet->sec+1) % 60; break;
				case 2: timerVars.timeToSet->min = (timerVars.timeToSet->min+1) % 60; break;
				case 3: timerVars.timeToSet->hr = (timerVars.timeToSet->hr+1) % 100; break;
				default: break;
 8005026:	e02d      	b.n	8005084 <updateTimerState+0x98>
				case 1: timerVars.timeToSet->sec = (timerVars.timeToSet->sec+1) % 60; break;
 8005028:	4b93      	ldr	r3, [pc, #588]	; (8005278 <updateTimerState+0x28c>)
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	789b      	ldrb	r3, [r3, #2]
 800502e:	3301      	adds	r3, #1
 8005030:	213c      	movs	r1, #60	; 0x3c
 8005032:	0018      	movs	r0, r3
 8005034:	f7fb f9e0 	bl	80003f8 <__aeabi_idivmod>
 8005038:	000b      	movs	r3, r1
 800503a:	001a      	movs	r2, r3
 800503c:	4b8e      	ldr	r3, [pc, #568]	; (8005278 <updateTimerState+0x28c>)
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	b2d2      	uxtb	r2, r2
 8005042:	709a      	strb	r2, [r3, #2]
 8005044:	e01e      	b.n	8005084 <updateTimerState+0x98>
				case 2: timerVars.timeToSet->min = (timerVars.timeToSet->min+1) % 60; break;
 8005046:	4b8c      	ldr	r3, [pc, #560]	; (8005278 <updateTimerState+0x28c>)
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	785b      	ldrb	r3, [r3, #1]
 800504c:	3301      	adds	r3, #1
 800504e:	213c      	movs	r1, #60	; 0x3c
 8005050:	0018      	movs	r0, r3
 8005052:	f7fb f9d1 	bl	80003f8 <__aeabi_idivmod>
 8005056:	000b      	movs	r3, r1
 8005058:	001a      	movs	r2, r3
 800505a:	4b87      	ldr	r3, [pc, #540]	; (8005278 <updateTimerState+0x28c>)
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	705a      	strb	r2, [r3, #1]
 8005062:	e00f      	b.n	8005084 <updateTimerState+0x98>
				case 3: timerVars.timeToSet->hr = (timerVars.timeToSet->hr+1) % 100; break;
 8005064:	4b84      	ldr	r3, [pc, #528]	; (8005278 <updateTimerState+0x28c>)
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	3301      	adds	r3, #1
 800506c:	2164      	movs	r1, #100	; 0x64
 800506e:	0018      	movs	r0, r3
 8005070:	f7fb f9c2 	bl	80003f8 <__aeabi_idivmod>
 8005074:	000b      	movs	r3, r1
 8005076:	001a      	movs	r2, r3
 8005078:	4b7f      	ldr	r3, [pc, #508]	; (8005278 <updateTimerState+0x28c>)
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	b2d2      	uxtb	r2, r2
 800507e:	701a      	strb	r2, [r3, #0]
 8005080:	e000      	b.n	8005084 <updateTimerState+0x98>
			}
		}
 8005082:	46c0      	nop			; (mov r8, r8)
		if (buttons.is3Pressed) {
 8005084:	4b7d      	ldr	r3, [pc, #500]	; (800527c <updateTimerState+0x290>)
 8005086:	789b      	ldrb	r3, [r3, #2]
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d100      	bne.n	8005090 <updateTimerState+0xa4>
 800508e:	e09a      	b.n	80051c6 <updateTimerState+0x1da>
			buttons.is3Pressed = 0;
 8005090:	4b7a      	ldr	r3, [pc, #488]	; (800527c <updateTimerState+0x290>)
 8005092:	2200      	movs	r2, #0
 8005094:	709a      	strb	r2, [r3, #2]
			updateFace.timer = 1;
 8005096:	4b7a      	ldr	r3, [pc, #488]	; (8005280 <updateTimerState+0x294>)
 8005098:	2201      	movs	r2, #1
 800509a:	705a      	strb	r2, [r3, #1]

			// set field down
			switch (timerVars.fieldBeingSet) {
 800509c:	4b76      	ldr	r3, [pc, #472]	; (8005278 <updateTimerState+0x28c>)
 800509e:	785b      	ldrb	r3, [r3, #1]
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d015      	beq.n	80050d0 <updateTimerState+0xe4>
 80050a4:	2b03      	cmp	r3, #3
 80050a6:	d024      	beq.n	80050f2 <updateTimerState+0x106>
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d000      	beq.n	80050ae <updateTimerState+0xc2>
					break;
				case 3:
					if (timerVars.timeToSet->hr == 0) timerVars.timeToSet->hr = 99;		// no limit on hour, since we're not using day
					else timerVars.timeToSet->hr--;
					break;
				default: break;
 80050ac:	e08c      	b.n	80051c8 <updateTimerState+0x1dc>
					if (timerVars.timeToSet->sec == 0) timerVars.timeToSet->sec = 59;
 80050ae:	4b72      	ldr	r3, [pc, #456]	; (8005278 <updateTimerState+0x28c>)
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	789b      	ldrb	r3, [r3, #2]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d104      	bne.n	80050c2 <updateTimerState+0xd6>
 80050b8:	4b6f      	ldr	r3, [pc, #444]	; (8005278 <updateTimerState+0x28c>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	223b      	movs	r2, #59	; 0x3b
 80050be:	709a      	strb	r2, [r3, #2]
					break;
 80050c0:	e082      	b.n	80051c8 <updateTimerState+0x1dc>
					else timerVars.timeToSet->sec--;
 80050c2:	4b6d      	ldr	r3, [pc, #436]	; (8005278 <updateTimerState+0x28c>)
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	789a      	ldrb	r2, [r3, #2]
 80050c8:	3a01      	subs	r2, #1
 80050ca:	b2d2      	uxtb	r2, r2
 80050cc:	709a      	strb	r2, [r3, #2]
					break;
 80050ce:	e07b      	b.n	80051c8 <updateTimerState+0x1dc>
					if (timerVars.timeToSet->min == 0) timerVars.timeToSet->min = 59;
 80050d0:	4b69      	ldr	r3, [pc, #420]	; (8005278 <updateTimerState+0x28c>)
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	785b      	ldrb	r3, [r3, #1]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d104      	bne.n	80050e4 <updateTimerState+0xf8>
 80050da:	4b67      	ldr	r3, [pc, #412]	; (8005278 <updateTimerState+0x28c>)
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	223b      	movs	r2, #59	; 0x3b
 80050e0:	705a      	strb	r2, [r3, #1]
					break;
 80050e2:	e071      	b.n	80051c8 <updateTimerState+0x1dc>
					else timerVars.timeToSet->min--;
 80050e4:	4b64      	ldr	r3, [pc, #400]	; (8005278 <updateTimerState+0x28c>)
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	785a      	ldrb	r2, [r3, #1]
 80050ea:	3a01      	subs	r2, #1
 80050ec:	b2d2      	uxtb	r2, r2
 80050ee:	705a      	strb	r2, [r3, #1]
					break;
 80050f0:	e06a      	b.n	80051c8 <updateTimerState+0x1dc>
					if (timerVars.timeToSet->hr == 0) timerVars.timeToSet->hr = 99;		// no limit on hour, since we're not using day
 80050f2:	4b61      	ldr	r3, [pc, #388]	; (8005278 <updateTimerState+0x28c>)
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d104      	bne.n	8005106 <updateTimerState+0x11a>
 80050fc:	4b5e      	ldr	r3, [pc, #376]	; (8005278 <updateTimerState+0x28c>)
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	2263      	movs	r2, #99	; 0x63
 8005102:	701a      	strb	r2, [r3, #0]
					break;
 8005104:	e060      	b.n	80051c8 <updateTimerState+0x1dc>
					else timerVars.timeToSet->hr--;
 8005106:	4b5c      	ldr	r3, [pc, #368]	; (8005278 <updateTimerState+0x28c>)
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	781a      	ldrb	r2, [r3, #0]
 800510c:	3a01      	subs	r2, #1
 800510e:	b2d2      	uxtb	r2, r2
 8005110:	701a      	strb	r2, [r3, #0]
					break;
 8005112:	e059      	b.n	80051c8 <updateTimerState+0x1dc>
			}
		}
	}
	// set and ready to run
	else if (timerVars.isSet) {
 8005114:	4b58      	ldr	r3, [pc, #352]	; (8005278 <updateTimerState+0x28c>)
 8005116:	789b      	ldrb	r3, [r3, #2]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d055      	beq.n	80051c8 <updateTimerState+0x1dc>
		if (buttons.is2Pressed && isTimerRunning == 0 && timerCounter != 0) {
 800511c:	4b57      	ldr	r3, [pc, #348]	; (800527c <updateTimerState+0x290>)
 800511e:	785b      	ldrb	r3, [r3, #1]
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d018      	beq.n	8005158 <updateTimerState+0x16c>
 8005126:	4b57      	ldr	r3, [pc, #348]	; (8005284 <updateTimerState+0x298>)
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d113      	bne.n	8005158 <updateTimerState+0x16c>
 8005130:	4b55      	ldr	r3, [pc, #340]	; (8005288 <updateTimerState+0x29c>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00f      	beq.n	8005158 <updateTimerState+0x16c>
			buttons.is2Pressed = 0;
 8005138:	4b50      	ldr	r3, [pc, #320]	; (800527c <updateTimerState+0x290>)
 800513a:	2200      	movs	r2, #0
 800513c:	705a      	strb	r2, [r3, #1]
			updateFace.timer = 1;
 800513e:	4b50      	ldr	r3, [pc, #320]	; (8005280 <updateTimerState+0x294>)
 8005140:	2201      	movs	r2, #1
 8005142:	705a      	strb	r2, [r3, #1]

			// start timer
			runTimer(timerStopwatchTim);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	0018      	movs	r0, r3
 8005148:	f7ff fa9a 	bl	8004680 <runTimer>
			isTimerRunning = 1;
 800514c:	4b4d      	ldr	r3, [pc, #308]	; (8005284 <updateTimerState+0x298>)
 800514e:	2201      	movs	r2, #1
 8005150:	701a      	strb	r2, [r3, #0]
			isTimerPaused = 0;
 8005152:	4b4e      	ldr	r3, [pc, #312]	; (800528c <updateTimerState+0x2a0>)
 8005154:	2200      	movs	r2, #0
 8005156:	701a      	strb	r2, [r3, #0]
		}
		if (buttons.is3Pressed && isTimerRunning && timerCounter != 0) {
 8005158:	4b48      	ldr	r3, [pc, #288]	; (800527c <updateTimerState+0x290>)
 800515a:	789b      	ldrb	r3, [r3, #2]
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d018      	beq.n	8005194 <updateTimerState+0x1a8>
 8005162:	4b48      	ldr	r3, [pc, #288]	; (8005284 <updateTimerState+0x298>)
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	b2db      	uxtb	r3, r3
 8005168:	2b00      	cmp	r3, #0
 800516a:	d013      	beq.n	8005194 <updateTimerState+0x1a8>
 800516c:	4b46      	ldr	r3, [pc, #280]	; (8005288 <updateTimerState+0x29c>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d00f      	beq.n	8005194 <updateTimerState+0x1a8>
			buttons.is3Pressed = 0;
 8005174:	4b41      	ldr	r3, [pc, #260]	; (800527c <updateTimerState+0x290>)
 8005176:	2200      	movs	r2, #0
 8005178:	709a      	strb	r2, [r3, #2]
			updateFace.timer = 1;
 800517a:	4b41      	ldr	r3, [pc, #260]	; (8005280 <updateTimerState+0x294>)
 800517c:	2201      	movs	r2, #1
 800517e:	705a      	strb	r2, [r3, #1]

			// pause timer
			pauseTimer(timerStopwatchTim);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	0018      	movs	r0, r3
 8005184:	f7ff fad8 	bl	8004738 <pauseTimer>
			isTimerRunning = 0;
 8005188:	4b3e      	ldr	r3, [pc, #248]	; (8005284 <updateTimerState+0x298>)
 800518a:	2200      	movs	r2, #0
 800518c:	701a      	strb	r2, [r3, #0]
			isTimerPaused = 1;
 800518e:	4b3f      	ldr	r3, [pc, #252]	; (800528c <updateTimerState+0x2a0>)
 8005190:	2201      	movs	r2, #1
 8005192:	701a      	strb	r2, [r3, #0]
		}
		if (buttons.is4Pressed) {
 8005194:	4b39      	ldr	r3, [pc, #228]	; (800527c <updateTimerState+0x290>)
 8005196:	78db      	ldrb	r3, [r3, #3]
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	d014      	beq.n	80051c8 <updateTimerState+0x1dc>
			buttons.is4Pressed = 0;
 800519e:	4b37      	ldr	r3, [pc, #220]	; (800527c <updateTimerState+0x290>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	70da      	strb	r2, [r3, #3]
			updateFace.timer = 1;
 80051a4:	4b36      	ldr	r3, [pc, #216]	; (8005280 <updateTimerState+0x294>)
 80051a6:	2201      	movs	r2, #1
 80051a8:	705a      	strb	r2, [r3, #1]

			// stop and clear timer
			stopTimer(timerStopwatchTim);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	0018      	movs	r0, r3
 80051ae:	f7ff fad7 	bl	8004760 <stopTimer>
			timerVars.isSet = 0;
 80051b2:	4b31      	ldr	r3, [pc, #196]	; (8005278 <updateTimerState+0x28c>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	709a      	strb	r2, [r3, #2]
			isTimerRunning = 0;
 80051b8:	4b32      	ldr	r3, [pc, #200]	; (8005284 <updateTimerState+0x298>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	701a      	strb	r2, [r3, #0]
			isTimerPaused = 0;
 80051be:	4b33      	ldr	r3, [pc, #204]	; (800528c <updateTimerState+0x2a0>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	701a      	strb	r2, [r3, #0]
 80051c4:	e000      	b.n	80051c8 <updateTimerState+0x1dc>
		}
 80051c6:	46c0      	nop			; (mov r8, r8)
//			timerCounter = timeToSeconds(timerVars.timeToSet);
//			runMotor(motorTim);
//		}
	}
	// not done? might be done (other buttons start/stop timer)
	if (buttons.is4Pressed) {
 80051c8:	4b2c      	ldr	r3, [pc, #176]	; (800527c <updateTimerState+0x290>)
 80051ca:	78db      	ldrb	r3, [r3, #3]
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d04d      	beq.n	800526e <updateTimerState+0x282>
		buttons.is4Pressed = 0;
 80051d2:	4b2a      	ldr	r3, [pc, #168]	; (800527c <updateTimerState+0x290>)
 80051d4:	2200      	movs	r2, #0
 80051d6:	70da      	strb	r2, [r3, #3]
		updateFace.timer = 1;
 80051d8:	4b29      	ldr	r3, [pc, #164]	; (8005280 <updateTimerState+0x294>)
 80051da:	2201      	movs	r2, #1
 80051dc:	705a      	strb	r2, [r3, #1]

		// change field/mode
		timerVars.fieldBeingSet = (timerVars.fieldBeingSet + 1) % (NUM_TIMERFIELDS + 1);
 80051de:	4b26      	ldr	r3, [pc, #152]	; (8005278 <updateTimerState+0x28c>)
 80051e0:	785b      	ldrb	r3, [r3, #1]
 80051e2:	3301      	adds	r3, #1
 80051e4:	4a2a      	ldr	r2, [pc, #168]	; (8005290 <updateTimerState+0x2a4>)
 80051e6:	4013      	ands	r3, r2
 80051e8:	d504      	bpl.n	80051f4 <updateTimerState+0x208>
 80051ea:	3b01      	subs	r3, #1
 80051ec:	2204      	movs	r2, #4
 80051ee:	4252      	negs	r2, r2
 80051f0:	4313      	orrs	r3, r2
 80051f2:	3301      	adds	r3, #1
 80051f4:	b2da      	uxtb	r2, r3
 80051f6:	4b20      	ldr	r3, [pc, #128]	; (8005278 <updateTimerState+0x28c>)
 80051f8:	705a      	strb	r2, [r3, #1]
		if (timerVars.fieldBeingSet != 0) {
 80051fa:	4b1f      	ldr	r3, [pc, #124]	; (8005278 <updateTimerState+0x28c>)
 80051fc:	785b      	ldrb	r3, [r3, #1]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d016      	beq.n	8005230 <updateTimerState+0x244>
			timerVars.isBeingSet = 1;
 8005202:	4b1d      	ldr	r3, [pc, #116]	; (8005278 <updateTimerState+0x28c>)
 8005204:	2201      	movs	r2, #1
 8005206:	701a      	strb	r2, [r3, #0]
			timerVars.isSet = 0;
 8005208:	4b1b      	ldr	r3, [pc, #108]	; (8005278 <updateTimerState+0x28c>)
 800520a:	2200      	movs	r2, #0
 800520c:	709a      	strb	r2, [r3, #2]

			// set temp fields to 0 when first entering setting mode
			if (timerVars.fieldBeingSet == 1) {
 800520e:	4b1a      	ldr	r3, [pc, #104]	; (8005278 <updateTimerState+0x28c>)
 8005210:	785b      	ldrb	r3, [r3, #1]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d12b      	bne.n	800526e <updateTimerState+0x282>
				timerVars.timeToSet->sec = 0;
 8005216:	4b18      	ldr	r3, [pc, #96]	; (8005278 <updateTimerState+0x28c>)
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	709a      	strb	r2, [r3, #2]
				timerVars.timeToSet->min = 0;
 800521e:	4b16      	ldr	r3, [pc, #88]	; (8005278 <updateTimerState+0x28c>)
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	705a      	strb	r2, [r3, #1]
				timerVars.timeToSet->hr = 0;
 8005226:	4b14      	ldr	r3, [pc, #80]	; (8005278 <updateTimerState+0x28c>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	701a      	strb	r2, [r3, #0]
		else {
			timerVars.isBeingSet = 0;
			timerVars.isSet = 0;
		}
	}
}
 800522e:	e01e      	b.n	800526e <updateTimerState+0x282>
		else if (timeToSeconds(timerVars.timeToSet) != 0) {
 8005230:	4b11      	ldr	r3, [pc, #68]	; (8005278 <updateTimerState+0x28c>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	0018      	movs	r0, r3
 8005236:	f7fe f81b 	bl	8003270 <timeToSeconds>
 800523a:	1e03      	subs	r3, r0, #0
 800523c:	d011      	beq.n	8005262 <updateTimerState+0x276>
			timerVars.isBeingSet = 0;
 800523e:	4b0e      	ldr	r3, [pc, #56]	; (8005278 <updateTimerState+0x28c>)
 8005240:	2200      	movs	r2, #0
 8005242:	701a      	strb	r2, [r3, #0]
			timerVars.isSet = 1;
 8005244:	4b0c      	ldr	r3, [pc, #48]	; (8005278 <updateTimerState+0x28c>)
 8005246:	2201      	movs	r2, #1
 8005248:	709a      	strb	r2, [r3, #2]
			isTimerDone = 0;
 800524a:	4b12      	ldr	r3, [pc, #72]	; (8005294 <updateTimerState+0x2a8>)
 800524c:	2200      	movs	r2, #0
 800524e:	701a      	strb	r2, [r3, #0]
			timerCounter = timeToSeconds(timerVars.timeToSet);
 8005250:	4b09      	ldr	r3, [pc, #36]	; (8005278 <updateTimerState+0x28c>)
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	0018      	movs	r0, r3
 8005256:	f7fe f80b 	bl	8003270 <timeToSeconds>
 800525a:	0002      	movs	r2, r0
 800525c:	4b0a      	ldr	r3, [pc, #40]	; (8005288 <updateTimerState+0x29c>)
 800525e:	601a      	str	r2, [r3, #0]
}
 8005260:	e005      	b.n	800526e <updateTimerState+0x282>
			timerVars.isBeingSet = 0;
 8005262:	4b05      	ldr	r3, [pc, #20]	; (8005278 <updateTimerState+0x28c>)
 8005264:	2200      	movs	r2, #0
 8005266:	701a      	strb	r2, [r3, #0]
			timerVars.isSet = 0;
 8005268:	4b03      	ldr	r3, [pc, #12]	; (8005278 <updateTimerState+0x28c>)
 800526a:	2200      	movs	r2, #0
 800526c:	709a      	strb	r2, [r3, #2]
}
 800526e:	46c0      	nop			; (mov r8, r8)
 8005270:	46bd      	mov	sp, r7
 8005272:	b002      	add	sp, #8
 8005274:	bd80      	pop	{r7, pc}
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	2000011c 	.word	0x2000011c
 800527c:	20000190 	.word	0x20000190
 8005280:	20000144 	.word	0x20000144
 8005284:	20000194 	.word	0x20000194
 8005288:	2000014c 	.word	0x2000014c
 800528c:	20000196 	.word	0x20000196
 8005290:	80000003 	.word	0x80000003
 8005294:	20000150 	.word	0x20000150

08005298 <updateAlarmState>:
 *   should change to make it possible to have multiple alarms
 *   also pick alarms that repeat and alarms that don't
 *   need to make changes to ui to make this happen
 *   currently just does old behavior (only 1 alarm)
 */
void updateAlarmState(RTC_HandleTypeDef *hrtc, TIM_HandleTypeDef *motorTim) {
 8005298:	b5b0      	push	{r4, r5, r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
	if (buttons.is2Pressed && alarmVars.isBeingSet) {
 80052a2:	4b94      	ldr	r3, [pc, #592]	; (80054f4 <updateAlarmState+0x25c>)
 80052a4:	785b      	ldrb	r3, [r3, #1]
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d052      	beq.n	8005352 <updateAlarmState+0xba>
 80052ac:	4b92      	ldr	r3, [pc, #584]	; (80054f8 <updateAlarmState+0x260>)
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d04e      	beq.n	8005352 <updateAlarmState+0xba>
		buttons.is2Pressed = 0;
 80052b4:	4b8f      	ldr	r3, [pc, #572]	; (80054f4 <updateAlarmState+0x25c>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	705a      	strb	r2, [r3, #1]
		updateFace.alarm = 1;
 80052ba:	4b90      	ldr	r3, [pc, #576]	; (80054fc <updateAlarmState+0x264>)
 80052bc:	2201      	movs	r2, #1
 80052be:	709a      	strb	r2, [r3, #2]

		// change fields up
		switch (alarmVars.fieldBeingSet) {
 80052c0:	4b8d      	ldr	r3, [pc, #564]	; (80054f8 <updateAlarmState+0x260>)
 80052c2:	785b      	ldrb	r3, [r3, #1]
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d017      	beq.n	80052f8 <updateAlarmState+0x60>
 80052c8:	dc02      	bgt.n	80052d0 <updateAlarmState+0x38>
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d005      	beq.n	80052da <updateAlarmState+0x42>
			case 1: alarmVars.alarmToSet->sec = (alarmVars.alarmToSet->sec + 1) % 60; break;
			case 2: alarmVars.alarmToSet->min = (alarmVars.alarmToSet->min + 1) % 60; break;
			case 3: alarmVars.alarmToSet->hr = (alarmVars.alarmToSet->hr + 1) % 24; break;
			case 4: alarmVars.alarmToSet->weekday = (alarmVars.alarmToSet->weekday) % 7 + 1; break;
			default: break;
 80052ce:	e041      	b.n	8005354 <updateAlarmState+0xbc>
		switch (alarmVars.fieldBeingSet) {
 80052d0:	2b03      	cmp	r3, #3
 80052d2:	d020      	beq.n	8005316 <updateAlarmState+0x7e>
 80052d4:	2b04      	cmp	r3, #4
 80052d6:	d02d      	beq.n	8005334 <updateAlarmState+0x9c>
			default: break;
 80052d8:	e03c      	b.n	8005354 <updateAlarmState+0xbc>
			case 1: alarmVars.alarmToSet->sec = (alarmVars.alarmToSet->sec + 1) % 60; break;
 80052da:	4b87      	ldr	r3, [pc, #540]	; (80054f8 <updateAlarmState+0x260>)
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	789b      	ldrb	r3, [r3, #2]
 80052e0:	3301      	adds	r3, #1
 80052e2:	213c      	movs	r1, #60	; 0x3c
 80052e4:	0018      	movs	r0, r3
 80052e6:	f7fb f887 	bl	80003f8 <__aeabi_idivmod>
 80052ea:	000b      	movs	r3, r1
 80052ec:	001a      	movs	r2, r3
 80052ee:	4b82      	ldr	r3, [pc, #520]	; (80054f8 <updateAlarmState+0x260>)
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	b2d2      	uxtb	r2, r2
 80052f4:	709a      	strb	r2, [r3, #2]
 80052f6:	e02d      	b.n	8005354 <updateAlarmState+0xbc>
			case 2: alarmVars.alarmToSet->min = (alarmVars.alarmToSet->min + 1) % 60; break;
 80052f8:	4b7f      	ldr	r3, [pc, #508]	; (80054f8 <updateAlarmState+0x260>)
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	785b      	ldrb	r3, [r3, #1]
 80052fe:	3301      	adds	r3, #1
 8005300:	213c      	movs	r1, #60	; 0x3c
 8005302:	0018      	movs	r0, r3
 8005304:	f7fb f878 	bl	80003f8 <__aeabi_idivmod>
 8005308:	000b      	movs	r3, r1
 800530a:	001a      	movs	r2, r3
 800530c:	4b7a      	ldr	r3, [pc, #488]	; (80054f8 <updateAlarmState+0x260>)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	b2d2      	uxtb	r2, r2
 8005312:	705a      	strb	r2, [r3, #1]
 8005314:	e01e      	b.n	8005354 <updateAlarmState+0xbc>
			case 3: alarmVars.alarmToSet->hr = (alarmVars.alarmToSet->hr + 1) % 24; break;
 8005316:	4b78      	ldr	r3, [pc, #480]	; (80054f8 <updateAlarmState+0x260>)
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	3301      	adds	r3, #1
 800531e:	2118      	movs	r1, #24
 8005320:	0018      	movs	r0, r3
 8005322:	f7fb f869 	bl	80003f8 <__aeabi_idivmod>
 8005326:	000b      	movs	r3, r1
 8005328:	001a      	movs	r2, r3
 800532a:	4b73      	ldr	r3, [pc, #460]	; (80054f8 <updateAlarmState+0x260>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	701a      	strb	r2, [r3, #0]
 8005332:	e00f      	b.n	8005354 <updateAlarmState+0xbc>
			case 4: alarmVars.alarmToSet->weekday = (alarmVars.alarmToSet->weekday) % 7 + 1; break;
 8005334:	4b70      	ldr	r3, [pc, #448]	; (80054f8 <updateAlarmState+0x260>)
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	78db      	ldrb	r3, [r3, #3]
 800533a:	2107      	movs	r1, #7
 800533c:	0018      	movs	r0, r3
 800533e:	f7fa ff71 	bl	8000224 <__aeabi_uidivmod>
 8005342:	000b      	movs	r3, r1
 8005344:	b2da      	uxtb	r2, r3
 8005346:	4b6c      	ldr	r3, [pc, #432]	; (80054f8 <updateAlarmState+0x260>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	3201      	adds	r2, #1
 800534c:	b2d2      	uxtb	r2, r2
 800534e:	70da      	strb	r2, [r3, #3]
 8005350:	e000      	b.n	8005354 <updateAlarmState+0xbc>
		}
	}
 8005352:	46c0      	nop			; (mov r8, r8)
	if (buttons.is3Pressed && alarmVars.isBeingSet) {
 8005354:	4b67      	ldr	r3, [pc, #412]	; (80054f4 <updateAlarmState+0x25c>)
 8005356:	789b      	ldrb	r3, [r3, #2]
 8005358:	b2db      	uxtb	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d05a      	beq.n	8005414 <updateAlarmState+0x17c>
 800535e:	4b66      	ldr	r3, [pc, #408]	; (80054f8 <updateAlarmState+0x260>)
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d056      	beq.n	8005414 <updateAlarmState+0x17c>
		buttons.is3Pressed = 0;
 8005366:	4b63      	ldr	r3, [pc, #396]	; (80054f4 <updateAlarmState+0x25c>)
 8005368:	2200      	movs	r2, #0
 800536a:	709a      	strb	r2, [r3, #2]
		updateFace.alarm = 1;
 800536c:	4b63      	ldr	r3, [pc, #396]	; (80054fc <updateAlarmState+0x264>)
 800536e:	2201      	movs	r2, #1
 8005370:	709a      	strb	r2, [r3, #2]

		// change fields down
		switch (alarmVars.fieldBeingSet) {
 8005372:	4b61      	ldr	r3, [pc, #388]	; (80054f8 <updateAlarmState+0x260>)
 8005374:	785b      	ldrb	r3, [r3, #1]
 8005376:	2b02      	cmp	r3, #2
 8005378:	d019      	beq.n	80053ae <updateAlarmState+0x116>
 800537a:	dc02      	bgt.n	8005382 <updateAlarmState+0xea>
 800537c:	2b01      	cmp	r3, #1
 800537e:	d005      	beq.n	800538c <updateAlarmState+0xf4>
				break;
			case 4:
				if (alarmVars.alarmToSet->weekday == RTC_WEEKDAY_MONDAY) alarmVars.alarmToSet->weekday = RTC_WEEKDAY_SUNDAY;
				else alarmVars.alarmToSet->weekday--;
				break;
			default: break;
 8005380:	e049      	b.n	8005416 <updateAlarmState+0x17e>
		switch (alarmVars.fieldBeingSet) {
 8005382:	2b03      	cmp	r3, #3
 8005384:	d024      	beq.n	80053d0 <updateAlarmState+0x138>
 8005386:	2b04      	cmp	r3, #4
 8005388:	d033      	beq.n	80053f2 <updateAlarmState+0x15a>
			default: break;
 800538a:	e044      	b.n	8005416 <updateAlarmState+0x17e>
				if (alarmVars.alarmToSet->sec == 0) alarmVars.alarmToSet->sec = 59;
 800538c:	4b5a      	ldr	r3, [pc, #360]	; (80054f8 <updateAlarmState+0x260>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	789b      	ldrb	r3, [r3, #2]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d104      	bne.n	80053a0 <updateAlarmState+0x108>
 8005396:	4b58      	ldr	r3, [pc, #352]	; (80054f8 <updateAlarmState+0x260>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	223b      	movs	r2, #59	; 0x3b
 800539c:	709a      	strb	r2, [r3, #2]
				break;
 800539e:	e03a      	b.n	8005416 <updateAlarmState+0x17e>
				else alarmVars.alarmToSet->sec--;
 80053a0:	4b55      	ldr	r3, [pc, #340]	; (80054f8 <updateAlarmState+0x260>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	789a      	ldrb	r2, [r3, #2]
 80053a6:	3a01      	subs	r2, #1
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	709a      	strb	r2, [r3, #2]
				break;
 80053ac:	e033      	b.n	8005416 <updateAlarmState+0x17e>
				if (alarmVars.alarmToSet->min == 0) alarmVars.alarmToSet->min = 59;
 80053ae:	4b52      	ldr	r3, [pc, #328]	; (80054f8 <updateAlarmState+0x260>)
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	785b      	ldrb	r3, [r3, #1]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d104      	bne.n	80053c2 <updateAlarmState+0x12a>
 80053b8:	4b4f      	ldr	r3, [pc, #316]	; (80054f8 <updateAlarmState+0x260>)
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	223b      	movs	r2, #59	; 0x3b
 80053be:	705a      	strb	r2, [r3, #1]
				break;
 80053c0:	e029      	b.n	8005416 <updateAlarmState+0x17e>
				else alarmVars.alarmToSet->min--;
 80053c2:	4b4d      	ldr	r3, [pc, #308]	; (80054f8 <updateAlarmState+0x260>)
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	785a      	ldrb	r2, [r3, #1]
 80053c8:	3a01      	subs	r2, #1
 80053ca:	b2d2      	uxtb	r2, r2
 80053cc:	705a      	strb	r2, [r3, #1]
				break;
 80053ce:	e022      	b.n	8005416 <updateAlarmState+0x17e>
				if (alarmVars.alarmToSet->hr == 0) alarmVars.alarmToSet->hr = 23;
 80053d0:	4b49      	ldr	r3, [pc, #292]	; (80054f8 <updateAlarmState+0x260>)
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	781b      	ldrb	r3, [r3, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d104      	bne.n	80053e4 <updateAlarmState+0x14c>
 80053da:	4b47      	ldr	r3, [pc, #284]	; (80054f8 <updateAlarmState+0x260>)
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	2217      	movs	r2, #23
 80053e0:	701a      	strb	r2, [r3, #0]
				break;
 80053e2:	e018      	b.n	8005416 <updateAlarmState+0x17e>
				else alarmVars.alarmToSet->hr--;
 80053e4:	4b44      	ldr	r3, [pc, #272]	; (80054f8 <updateAlarmState+0x260>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	781a      	ldrb	r2, [r3, #0]
 80053ea:	3a01      	subs	r2, #1
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	701a      	strb	r2, [r3, #0]
				break;
 80053f0:	e011      	b.n	8005416 <updateAlarmState+0x17e>
				if (alarmVars.alarmToSet->weekday == RTC_WEEKDAY_MONDAY) alarmVars.alarmToSet->weekday = RTC_WEEKDAY_SUNDAY;
 80053f2:	4b41      	ldr	r3, [pc, #260]	; (80054f8 <updateAlarmState+0x260>)
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	78db      	ldrb	r3, [r3, #3]
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d104      	bne.n	8005406 <updateAlarmState+0x16e>
 80053fc:	4b3e      	ldr	r3, [pc, #248]	; (80054f8 <updateAlarmState+0x260>)
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2207      	movs	r2, #7
 8005402:	70da      	strb	r2, [r3, #3]
				break;
 8005404:	e007      	b.n	8005416 <updateAlarmState+0x17e>
				else alarmVars.alarmToSet->weekday--;
 8005406:	4b3c      	ldr	r3, [pc, #240]	; (80054f8 <updateAlarmState+0x260>)
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	78da      	ldrb	r2, [r3, #3]
 800540c:	3a01      	subs	r2, #1
 800540e:	b2d2      	uxtb	r2, r2
 8005410:	70da      	strb	r2, [r3, #3]
				break;
 8005412:	e000      	b.n	8005416 <updateAlarmState+0x17e>
		}
	}
 8005414:	46c0      	nop			; (mov r8, r8)
	if (buttons.is4Pressed) {
 8005416:	4b37      	ldr	r3, [pc, #220]	; (80054f4 <updateAlarmState+0x25c>)
 8005418:	78db      	ldrb	r3, [r3, #3]
 800541a:	b2db      	uxtb	r3, r3
 800541c:	2b00      	cmp	r3, #0
 800541e:	d065      	beq.n	80054ec <updateAlarmState+0x254>
		buttons.is4Pressed = 0;
 8005420:	4b34      	ldr	r3, [pc, #208]	; (80054f4 <updateAlarmState+0x25c>)
 8005422:	2200      	movs	r2, #0
 8005424:	70da      	strb	r2, [r3, #3]
		updateFace.alarm = 1;
 8005426:	4b35      	ldr	r3, [pc, #212]	; (80054fc <updateAlarmState+0x264>)
 8005428:	2201      	movs	r2, #1
 800542a:	709a      	strb	r2, [r3, #2]

		if (alarmVars.isSet == 0) {
 800542c:	4b32      	ldr	r3, [pc, #200]	; (80054f8 <updateAlarmState+0x260>)
 800542e:	789b      	ldrb	r3, [r3, #2]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d151      	bne.n	80054d8 <updateAlarmState+0x240>
			// toggle between fields
			alarmVars.fieldBeingSet = (alarmVars.fieldBeingSet + 1) % (NUM_ALARMFIELDS + 1);
 8005434:	4b30      	ldr	r3, [pc, #192]	; (80054f8 <updateAlarmState+0x260>)
 8005436:	785b      	ldrb	r3, [r3, #1]
 8005438:	3301      	adds	r3, #1
 800543a:	2105      	movs	r1, #5
 800543c:	0018      	movs	r0, r3
 800543e:	f7fa ffdb 	bl	80003f8 <__aeabi_idivmod>
 8005442:	000b      	movs	r3, r1
 8005444:	b2da      	uxtb	r2, r3
 8005446:	4b2c      	ldr	r3, [pc, #176]	; (80054f8 <updateAlarmState+0x260>)
 8005448:	705a      	strb	r2, [r3, #1]
			if (alarmVars.fieldBeingSet != 0) {
 800544a:	4b2b      	ldr	r3, [pc, #172]	; (80054f8 <updateAlarmState+0x260>)
 800544c:	785b      	ldrb	r3, [r3, #1]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d034      	beq.n	80054bc <updateAlarmState+0x224>
				alarmVars.isBeingSet = 1;
 8005452:	4b29      	ldr	r3, [pc, #164]	; (80054f8 <updateAlarmState+0x260>)
 8005454:	2201      	movs	r2, #1
 8005456:	701a      	strb	r2, [r3, #0]
				if (alarmVars.fieldBeingSet == 1) {
 8005458:	4b27      	ldr	r3, [pc, #156]	; (80054f8 <updateAlarmState+0x260>)
 800545a:	785b      	ldrb	r3, [r3, #1]
 800545c:	2b01      	cmp	r3, #1
 800545e:	d145      	bne.n	80054ec <updateAlarmState+0x254>
					struct dates d = {0};
 8005460:	2510      	movs	r5, #16
 8005462:	197b      	adds	r3, r7, r5
 8005464:	0018      	movs	r0, r3
 8005466:	2306      	movs	r3, #6
 8005468:	001a      	movs	r2, r3
 800546a:	2100      	movs	r1, #0
 800546c:	f005 fb71 	bl	800ab52 <memset>
					struct times t = {0};
 8005470:	240c      	movs	r4, #12
 8005472:	193b      	adds	r3, r7, r4
 8005474:	0018      	movs	r0, r3
 8005476:	2303      	movs	r3, #3
 8005478:	001a      	movs	r2, r3
 800547a:	2100      	movs	r1, #0
 800547c:	f005 fb69 	bl	800ab52 <memset>
					getDateTime(&d, &t, hrtc);
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	0021      	movs	r1, r4
 8005484:	000c      	movs	r4, r1
 8005486:	1879      	adds	r1, r7, r1
 8005488:	197b      	adds	r3, r7, r5
 800548a:	0018      	movs	r0, r3
 800548c:	f7fd fe46 	bl	800311c <getDateTime>
					alarmVars.alarmToSet->sec = t.sec;
 8005490:	4b19      	ldr	r3, [pc, #100]	; (80054f8 <updateAlarmState+0x260>)
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	0021      	movs	r1, r4
 8005496:	187a      	adds	r2, r7, r1
 8005498:	7892      	ldrb	r2, [r2, #2]
 800549a:	709a      	strb	r2, [r3, #2]
					alarmVars.alarmToSet->min = t.min;
 800549c:	4b16      	ldr	r3, [pc, #88]	; (80054f8 <updateAlarmState+0x260>)
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	187a      	adds	r2, r7, r1
 80054a2:	7852      	ldrb	r2, [r2, #1]
 80054a4:	705a      	strb	r2, [r3, #1]
					alarmVars.alarmToSet->hr = t.hr;
 80054a6:	4b14      	ldr	r3, [pc, #80]	; (80054f8 <updateAlarmState+0x260>)
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	187a      	adds	r2, r7, r1
 80054ac:	7812      	ldrb	r2, [r2, #0]
 80054ae:	701a      	strb	r2, [r3, #0]
					alarmVars.alarmToSet->weekday = d.weekday;
 80054b0:	4b11      	ldr	r3, [pc, #68]	; (80054f8 <updateAlarmState+0x260>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	197a      	adds	r2, r7, r5
 80054b6:	7912      	ldrb	r2, [r2, #4]
 80054b8:	70da      	strb	r2, [r3, #3]
		}
	}
//	if (isAlarmDone) {
//		runMotor(motorTim);
//	}
}
 80054ba:	e017      	b.n	80054ec <updateAlarmState+0x254>
				alarmVars.isBeingSet = 0;
 80054bc:	4b0e      	ldr	r3, [pc, #56]	; (80054f8 <updateAlarmState+0x260>)
 80054be:	2200      	movs	r2, #0
 80054c0:	701a      	strb	r2, [r3, #0]
				alarmVars.isSet = 1;
 80054c2:	4b0d      	ldr	r3, [pc, #52]	; (80054f8 <updateAlarmState+0x260>)
 80054c4:	2201      	movs	r2, #1
 80054c6:	709a      	strb	r2, [r3, #2]
				setAlarm(alarmVars.alarmToSet, hrtc);
 80054c8:	4b0b      	ldr	r3, [pc, #44]	; (80054f8 <updateAlarmState+0x260>)
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	0011      	movs	r1, r2
 80054d0:	0018      	movs	r0, r3
 80054d2:	f7fd fccc 	bl	8002e6e <setAlarm>
}
 80054d6:	e009      	b.n	80054ec <updateAlarmState+0x254>
			alarmVars.isSet = 0;
 80054d8:	4b07      	ldr	r3, [pc, #28]	; (80054f8 <updateAlarmState+0x260>)
 80054da:	2200      	movs	r2, #0
 80054dc:	709a      	strb	r2, [r3, #2]
			HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_A);
 80054de:	2380      	movs	r3, #128	; 0x80
 80054e0:	005a      	lsls	r2, r3, #1
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	0011      	movs	r1, r2
 80054e6:	0018      	movs	r0, r3
 80054e8:	f003 fd1e 	bl	8008f28 <HAL_RTC_DeactivateAlarm>
}
 80054ec:	46c0      	nop			; (mov r8, r8)
 80054ee:	46bd      	mov	sp, r7
 80054f0:	b006      	add	sp, #24
 80054f2:	bdb0      	pop	{r4, r5, r7, pc}
 80054f4:	20000190 	.word	0x20000190
 80054f8:	20000124 	.word	0x20000124
 80054fc:	20000144 	.word	0x20000144

08005500 <updateStopwatchState>:
 * notes:
 *   using lptim now, but might need to change to use other timer as lptim might be used by adc
 *     to take regular measurements of the battery
 *   would just have to modify functions in timers.c
 */
void updateStopwatchState(TIM_HandleTypeDef *timerStopwatchTim) {
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
	if (buttons.is2Pressed) {	// start/stop
 8005508:	4b2d      	ldr	r3, [pc, #180]	; (80055c0 <updateStopwatchState+0xc0>)
 800550a:	785b      	ldrb	r3, [r3, #1]
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b00      	cmp	r3, #0
 8005510:	d01f      	beq.n	8005552 <updateStopwatchState+0x52>
		buttons.is2Pressed = 0;
 8005512:	4b2b      	ldr	r3, [pc, #172]	; (80055c0 <updateStopwatchState+0xc0>)
 8005514:	2200      	movs	r2, #0
 8005516:	705a      	strb	r2, [r3, #1]
		updateFace.stopwatch = 1;
 8005518:	4b2a      	ldr	r3, [pc, #168]	; (80055c4 <updateStopwatchState+0xc4>)
 800551a:	2201      	movs	r2, #1
 800551c:	70da      	strb	r2, [r3, #3]

		if (isStopwatchRunning == 0) {
 800551e:	4b2a      	ldr	r3, [pc, #168]	; (80055c8 <updateStopwatchState+0xc8>)
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10a      	bne.n	800553e <updateStopwatchState+0x3e>
			runStopwatch(timerStopwatchTim);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	0018      	movs	r0, r3
 800552c:	f7ff f930 	bl	8004790 <runStopwatch>
			isStopwatchRunning = 1;
 8005530:	4b25      	ldr	r3, [pc, #148]	; (80055c8 <updateStopwatchState+0xc8>)
 8005532:	2201      	movs	r2, #1
 8005534:	701a      	strb	r2, [r3, #0]
			isStopwatchPaused = 0;
 8005536:	4b25      	ldr	r3, [pc, #148]	; (80055cc <updateStopwatchState+0xcc>)
 8005538:	2200      	movs	r2, #0
 800553a:	701a      	strb	r2, [r3, #0]
 800553c:	e009      	b.n	8005552 <updateStopwatchState+0x52>
		}
		else {
			pauseStopwatch(timerStopwatchTim);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	0018      	movs	r0, r3
 8005542:	f7ff f98b 	bl	800485c <pauseStopwatch>
			isStopwatchRunning = 0;
 8005546:	4b20      	ldr	r3, [pc, #128]	; (80055c8 <updateStopwatchState+0xc8>)
 8005548:	2200      	movs	r2, #0
 800554a:	701a      	strb	r2, [r3, #0]
			isStopwatchPaused = 1;
 800554c:	4b1f      	ldr	r3, [pc, #124]	; (80055cc <updateStopwatchState+0xcc>)
 800554e:	2201      	movs	r2, #1
 8005550:	701a      	strb	r2, [r3, #0]
		}
	}
	if (buttons.is3Pressed && stopwatchCounter != 0) {
 8005552:	4b1b      	ldr	r3, [pc, #108]	; (80055c0 <updateStopwatchState+0xc0>)
 8005554:	789b      	ldrb	r3, [r3, #2]
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	d011      	beq.n	8005580 <updateStopwatchState+0x80>
 800555c:	4b1c      	ldr	r3, [pc, #112]	; (80055d0 <updateStopwatchState+0xd0>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d00d      	beq.n	8005580 <updateStopwatchState+0x80>
		buttons.is3Pressed = 0;
 8005564:	4b16      	ldr	r3, [pc, #88]	; (80055c0 <updateStopwatchState+0xc0>)
 8005566:	2200      	movs	r2, #0
 8005568:	709a      	strb	r2, [r3, #2]
		updateFace.stopwatch = 1;
 800556a:	4b16      	ldr	r3, [pc, #88]	; (80055c4 <updateStopwatchState+0xc4>)
 800556c:	2201      	movs	r2, #1
 800556e:	70da      	strb	r2, [r3, #3]

		// pull data and set lap
		stopwatchVars.lapPrev = stopwatchVars.lapCurrent;
 8005570:	4b18      	ldr	r3, [pc, #96]	; (80055d4 <updateStopwatchState+0xd4>)
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	4b17      	ldr	r3, [pc, #92]	; (80055d4 <updateStopwatchState+0xd4>)
 8005576:	601a      	str	r2, [r3, #0]
		stopwatchVars.lapCurrent = stopwatchCounter;
 8005578:	4b15      	ldr	r3, [pc, #84]	; (80055d0 <updateStopwatchState+0xd0>)
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	4b15      	ldr	r3, [pc, #84]	; (80055d4 <updateStopwatchState+0xd4>)
 800557e:	605a      	str	r2, [r3, #4]
	}
	if (buttons.is4Pressed) {
 8005580:	4b0f      	ldr	r3, [pc, #60]	; (80055c0 <updateStopwatchState+0xc0>)
 8005582:	78db      	ldrb	r3, [r3, #3]
 8005584:	b2db      	uxtb	r3, r3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d015      	beq.n	80055b6 <updateStopwatchState+0xb6>
		buttons.is4Pressed = 0;
 800558a:	4b0d      	ldr	r3, [pc, #52]	; (80055c0 <updateStopwatchState+0xc0>)
 800558c:	2200      	movs	r2, #0
 800558e:	70da      	strb	r2, [r3, #3]
		updateFace.stopwatch = 1;
 8005590:	4b0c      	ldr	r3, [pc, #48]	; (80055c4 <updateStopwatchState+0xc4>)
 8005592:	2201      	movs	r2, #1
 8005594:	70da      	strb	r2, [r3, #3]

		// clear stopwatch hw
		clearStopwatch(timerStopwatchTim);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	0018      	movs	r0, r3
 800559a:	f7ff f973 	bl	8004884 <clearStopwatch>
		stopwatchVars.lapCurrent = 0;
 800559e:	4b0d      	ldr	r3, [pc, #52]	; (80055d4 <updateStopwatchState+0xd4>)
 80055a0:	2200      	movs	r2, #0
 80055a2:	605a      	str	r2, [r3, #4]
		stopwatchVars.lapPrev = 0;
 80055a4:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <updateStopwatchState+0xd4>)
 80055a6:	2200      	movs	r2, #0
 80055a8:	601a      	str	r2, [r3, #0]
		isStopwatchRunning = 0;
 80055aa:	4b07      	ldr	r3, [pc, #28]	; (80055c8 <updateStopwatchState+0xc8>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	701a      	strb	r2, [r3, #0]
		isStopwatchPaused = 0;
 80055b0:	4b06      	ldr	r3, [pc, #24]	; (80055cc <updateStopwatchState+0xcc>)
 80055b2:	2200      	movs	r2, #0
 80055b4:	701a      	strb	r2, [r3, #0]
	}
}
 80055b6:	46c0      	nop			; (mov r8, r8)
 80055b8:	46bd      	mov	sp, r7
 80055ba:	b002      	add	sp, #8
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	46c0      	nop			; (mov r8, r8)
 80055c0:	20000190 	.word	0x20000190
 80055c4:	20000144 	.word	0x20000144
 80055c8:	20000148 	.word	0x20000148
 80055cc:	20000195 	.word	0x20000195
 80055d0:	20000198 	.word	0x20000198
 80055d4:	2000012c 	.word	0x2000012c

080055d8 <updateDisplay>:

// update screen based on global variables
// going in main, so it's executing in a while loop
//   software interrupt on flag so that this doesn't run all the time?
void updateDisplay(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
	// change faces
	if (isFaceBeingChanged == 1) {
 80055e2:	4b53      	ldr	r3, [pc, #332]	; (8005730 <updateDisplay+0x158>)
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d147      	bne.n	800567a <updateDisplay+0xa2>
		isFaceBeingChanged = 0;
 80055ea:	4b51      	ldr	r3, [pc, #324]	; (8005730 <updateDisplay+0x158>)
 80055ec:	2200      	movs	r2, #0
 80055ee:	701a      	strb	r2, [r3, #0]

		// drawing titles and boxes that won't be rewritten during normal operation within
		// a specific face (titles and buttons)
		if (faceOnDisplay == faceClock) {
 80055f0:	4b50      	ldr	r3, [pc, #320]	; (8005734 <updateDisplay+0x15c>)
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d10b      	bne.n	8005610 <updateDisplay+0x38>
			clearScreen(ST77XX_CYAN, hspi);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	4a4f      	ldr	r2, [pc, #316]	; (8005738 <updateDisplay+0x160>)
 80055fc:	0019      	movs	r1, r3
 80055fe:	0010      	movs	r0, r2
 8005600:	f7fd fa7e 	bl	8002b00 <clearScreen>
			drawTitle("clock", hspi);
 8005604:	683a      	ldr	r2, [r7, #0]
 8005606:	4b4d      	ldr	r3, [pc, #308]	; (800573c <updateDisplay+0x164>)
 8005608:	0011      	movs	r1, r2
 800560a:	0018      	movs	r0, r3
 800560c:	f000 fbd6 	bl	8005dbc <drawTitle>
		}
		if (faceOnDisplay == faceTimer) {
 8005610:	4b48      	ldr	r3, [pc, #288]	; (8005734 <updateDisplay+0x15c>)
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d10c      	bne.n	8005632 <updateDisplay+0x5a>
			clearScreen(ST77XX_GREEN, hspi);
 8005618:	683a      	ldr	r2, [r7, #0]
 800561a:	23fc      	movs	r3, #252	; 0xfc
 800561c:	00db      	lsls	r3, r3, #3
 800561e:	0011      	movs	r1, r2
 8005620:	0018      	movs	r0, r3
 8005622:	f7fd fa6d 	bl	8002b00 <clearScreen>
			drawTitle("timer", hspi);
 8005626:	683a      	ldr	r2, [r7, #0]
 8005628:	4b45      	ldr	r3, [pc, #276]	; (8005740 <updateDisplay+0x168>)
 800562a:	0011      	movs	r1, r2
 800562c:	0018      	movs	r0, r3
 800562e:	f000 fbc5 	bl	8005dbc <drawTitle>
		}
		if (faceOnDisplay == faceAlarm) {
 8005632:	4b40      	ldr	r3, [pc, #256]	; (8005734 <updateDisplay+0x15c>)
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	2b02      	cmp	r3, #2
 8005638:	d10b      	bne.n	8005652 <updateDisplay+0x7a>
			clearScreen(ST77XX_MAGENTA, hspi);
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	4a41      	ldr	r2, [pc, #260]	; (8005744 <updateDisplay+0x16c>)
 800563e:	0019      	movs	r1, r3
 8005640:	0010      	movs	r0, r2
 8005642:	f7fd fa5d 	bl	8002b00 <clearScreen>
			drawTitle("alarm", hspi);
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	4b3f      	ldr	r3, [pc, #252]	; (8005748 <updateDisplay+0x170>)
 800564a:	0011      	movs	r1, r2
 800564c:	0018      	movs	r0, r3
 800564e:	f000 fbb5 	bl	8005dbc <drawTitle>
		}
		if (faceOnDisplay == faceStopwatch) {
 8005652:	4b38      	ldr	r3, [pc, #224]	; (8005734 <updateDisplay+0x15c>)
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	2b03      	cmp	r3, #3
 8005658:	d10b      	bne.n	8005672 <updateDisplay+0x9a>
			clearScreen(ST77XX_YELLOW, hspi);
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	4a3b      	ldr	r2, [pc, #236]	; (800574c <updateDisplay+0x174>)
 800565e:	0019      	movs	r1, r3
 8005660:	0010      	movs	r0, r2
 8005662:	f7fd fa4d 	bl	8002b00 <clearScreen>
			drawTitle("stopwatch", hspi);
 8005666:	683a      	ldr	r2, [r7, #0]
 8005668:	4b39      	ldr	r3, [pc, #228]	; (8005750 <updateDisplay+0x178>)
 800566a:	0011      	movs	r1, r2
 800566c:	0018      	movs	r0, r3
 800566e:	f000 fba5 	bl	8005dbc <drawTitle>
		}

		drawButtons(hspi);
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	0018      	movs	r0, r3
 8005676:	f000 fb5d 	bl	8005d34 <drawButtons>
	}

	// update clock face
	if (faceOnDisplay == faceClock) {
 800567a:	4b2e      	ldr	r3, [pc, #184]	; (8005734 <updateDisplay+0x15c>)
 800567c:	781b      	ldrb	r3, [r3, #0]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d112      	bne.n	80056a8 <updateDisplay+0xd0>
		if (updateFace.clock == 1) {
 8005682:	4b34      	ldr	r3, [pc, #208]	; (8005754 <updateDisplay+0x17c>)
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b01      	cmp	r3, #1
 800568a:	d14c      	bne.n	8005726 <updateDisplay+0x14e>
			updateFace.clock = 0;
 800568c:	4b31      	ldr	r3, [pc, #196]	; (8005754 <updateDisplay+0x17c>)
 800568e:	2200      	movs	r2, #0
 8005690:	701a      	strb	r2, [r3, #0]
			setBackgroundColor(ST77XX_CYAN);
 8005692:	4b29      	ldr	r3, [pc, #164]	; (8005738 <updateDisplay+0x160>)
 8005694:	0018      	movs	r0, r3
 8005696:	f7fd f9e9 	bl	8002a6c <setBackgroundColor>
			updateClockDisplay(hrtc, hspi);
 800569a:	683a      	ldr	r2, [r7, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	0011      	movs	r1, r2
 80056a0:	0018      	movs	r0, r3
 80056a2:	f000 f859 	bl	8005758 <updateClockDisplay>
		}
	}

	// is called a lot and redrawn every time. inefficient, but w/e
//	drawBattery(battPercentage, hspi);
}
 80056a6:	e03e      	b.n	8005726 <updateDisplay+0x14e>
	else if (faceOnDisplay == faceTimer) {
 80056a8:	4b22      	ldr	r3, [pc, #136]	; (8005734 <updateDisplay+0x15c>)
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d111      	bne.n	80056d4 <updateDisplay+0xfc>
		if (updateFace.timer == 1) {
 80056b0:	4b28      	ldr	r3, [pc, #160]	; (8005754 <updateDisplay+0x17c>)
 80056b2:	785b      	ldrb	r3, [r3, #1]
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d135      	bne.n	8005726 <updateDisplay+0x14e>
			updateFace.timer = 0;
 80056ba:	4b26      	ldr	r3, [pc, #152]	; (8005754 <updateDisplay+0x17c>)
 80056bc:	2200      	movs	r2, #0
 80056be:	705a      	strb	r2, [r3, #1]
			setBackgroundColor(ST77XX_GREEN);
 80056c0:	23fc      	movs	r3, #252	; 0xfc
 80056c2:	00db      	lsls	r3, r3, #3
 80056c4:	0018      	movs	r0, r3
 80056c6:	f7fd f9d1 	bl	8002a6c <setBackgroundColor>
			updateTimerDisplay(hspi);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	0018      	movs	r0, r3
 80056ce:	f000 f8eb 	bl	80058a8 <updateTimerDisplay>
}
 80056d2:	e028      	b.n	8005726 <updateDisplay+0x14e>
	else if (faceOnDisplay == faceAlarm) {
 80056d4:	4b17      	ldr	r3, [pc, #92]	; (8005734 <updateDisplay+0x15c>)
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d110      	bne.n	80056fe <updateDisplay+0x126>
		if (updateFace.alarm == 1) {
 80056dc:	4b1d      	ldr	r3, [pc, #116]	; (8005754 <updateDisplay+0x17c>)
 80056de:	789b      	ldrb	r3, [r3, #2]
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d11f      	bne.n	8005726 <updateDisplay+0x14e>
			updateFace.alarm = 0;
 80056e6:	4b1b      	ldr	r3, [pc, #108]	; (8005754 <updateDisplay+0x17c>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	709a      	strb	r2, [r3, #2]
			setBackgroundColor(ST77XX_MAGENTA);
 80056ec:	4b15      	ldr	r3, [pc, #84]	; (8005744 <updateDisplay+0x16c>)
 80056ee:	0018      	movs	r0, r3
 80056f0:	f7fd f9bc 	bl	8002a6c <setBackgroundColor>
			updateAlarmDisplay(hspi);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	0018      	movs	r0, r3
 80056f8:	f000 f9d4 	bl	8005aa4 <updateAlarmDisplay>
}
 80056fc:	e013      	b.n	8005726 <updateDisplay+0x14e>
	else if (faceOnDisplay == faceStopwatch) {
 80056fe:	4b0d      	ldr	r3, [pc, #52]	; (8005734 <updateDisplay+0x15c>)
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	2b03      	cmp	r3, #3
 8005704:	d10f      	bne.n	8005726 <updateDisplay+0x14e>
		if (updateFace.stopwatch == 1) {
 8005706:	4b13      	ldr	r3, [pc, #76]	; (8005754 <updateDisplay+0x17c>)
 8005708:	78db      	ldrb	r3, [r3, #3]
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b01      	cmp	r3, #1
 800570e:	d10a      	bne.n	8005726 <updateDisplay+0x14e>
			updateFace.stopwatch = 0;
 8005710:	4b10      	ldr	r3, [pc, #64]	; (8005754 <updateDisplay+0x17c>)
 8005712:	2200      	movs	r2, #0
 8005714:	70da      	strb	r2, [r3, #3]
			setBackgroundColor(ST77XX_YELLOW);
 8005716:	4b0d      	ldr	r3, [pc, #52]	; (800574c <updateDisplay+0x174>)
 8005718:	0018      	movs	r0, r3
 800571a:	f7fd f9a7 	bl	8002a6c <setBackgroundColor>
			updateStopwatchDisplay(hspi);
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	0018      	movs	r0, r3
 8005722:	f000 fa83 	bl	8005c2c <updateStopwatchDisplay>
}
 8005726:	46c0      	nop			; (mov r8, r8)
 8005728:	46bd      	mov	sp, r7
 800572a:	b002      	add	sp, #8
 800572c:	bd80      	pop	{r7, pc}
 800572e:	46c0      	nop			; (mov r8, r8)
 8005730:	20000068 	.word	0x20000068
 8005734:	20000134 	.word	0x20000134
 8005738:	000007ff 	.word	0x000007ff
 800573c:	0800b484 	.word	0x0800b484
 8005740:	0800b48c 	.word	0x0800b48c
 8005744:	0000f81f 	.word	0x0000f81f
 8005748:	0800b494 	.word	0x0800b494
 800574c:	0000ffe0 	.word	0x0000ffe0
 8005750:	0800b49c 	.word	0x0800b49c
 8005754:	20000144 	.word	0x20000144

08005758 <updateClockDisplay>:

void updateClockDisplay(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 8005758:	b5b0      	push	{r4, r5, r7, lr}
 800575a:	b088      	sub	sp, #32
 800575c:	af02      	add	r7, sp, #8
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
	struct dates currentDate = {0};
 8005762:	2310      	movs	r3, #16
 8005764:	18fb      	adds	r3, r7, r3
 8005766:	0018      	movs	r0, r3
 8005768:	2306      	movs	r3, #6
 800576a:	001a      	movs	r2, r3
 800576c:	2100      	movs	r1, #0
 800576e:	f005 f9f0 	bl	800ab52 <memset>
	struct times currentTime = {0};
 8005772:	230c      	movs	r3, #12
 8005774:	18fb      	adds	r3, r7, r3
 8005776:	0018      	movs	r0, r3
 8005778:	2303      	movs	r3, #3
 800577a:	001a      	movs	r2, r3
 800577c:	2100      	movs	r1, #0
 800577e:	f005 f9e8 	bl	800ab52 <memset>

	if (clockVars.isBeingSet == 0) {
 8005782:	4b3d      	ldr	r3, [pc, #244]	; (8005878 <updateClockDisplay+0x120>)
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d11c      	bne.n	80057c4 <updateClockDisplay+0x6c>
		getDateTime(&currentDate, &currentTime, hrtc);
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	240c      	movs	r4, #12
 800578e:	1939      	adds	r1, r7, r4
 8005790:	2510      	movs	r5, #16
 8005792:	197b      	adds	r3, r7, r5
 8005794:	0018      	movs	r0, r3
 8005796:	f7fd fcc1 	bl	800311c <getDateTime>
		drawClock(&currentDate, &currentTime, hspi);
 800579a:	683a      	ldr	r2, [r7, #0]
 800579c:	1939      	adds	r1, r7, r4
 800579e:	197b      	adds	r3, r7, r5
 80057a0:	0018      	movs	r0, r3
 80057a2:	f000 fc19 	bl	8005fd8 <drawClock>

		setTextSize(1);
 80057a6:	2001      	movs	r0, #1
 80057a8:	f7fd f98a 	bl	8002ac0 <setTextSize>
		// clear line that says "setting ___"
		clearTextLine(44, hspi);
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	0019      	movs	r1, r3
 80057b0:	202c      	movs	r0, #44	; 0x2c
 80057b2:	f7fc fd6d 	bl	8002290 <clearTextLine>

		// draw button text
		drawButtonText("", "", "set", hspi);
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	4a30      	ldr	r2, [pc, #192]	; (800587c <updateClockDisplay+0x124>)
 80057ba:	4931      	ldr	r1, [pc, #196]	; (8005880 <updateClockDisplay+0x128>)
 80057bc:	4830      	ldr	r0, [pc, #192]	; (8005880 <updateClockDisplay+0x128>)
 80057be:	f000 fad3 	bl	8005d68 <drawButtonText>
			default: break;
		}

		drawClock(clockVars.dateToSet, clockVars.timeToSet, hspi);
	}
}
 80057c2:	e054      	b.n	800586e <updateClockDisplay+0x116>
	else if (clockVars.isBeingSet == 1) {
 80057c4:	4b2c      	ldr	r3, [pc, #176]	; (8005878 <updateClockDisplay+0x120>)
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d150      	bne.n	800586e <updateClockDisplay+0x116>
		if (clockVars.fieldBeingSet == 1) drawButtonText("up", "down", "change", hspi);
 80057cc:	4b2a      	ldr	r3, [pc, #168]	; (8005878 <updateClockDisplay+0x120>)
 80057ce:	785b      	ldrb	r3, [r3, #1]
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d105      	bne.n	80057e0 <updateClockDisplay+0x88>
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	4a2b      	ldr	r2, [pc, #172]	; (8005884 <updateClockDisplay+0x12c>)
 80057d8:	492b      	ldr	r1, [pc, #172]	; (8005888 <updateClockDisplay+0x130>)
 80057da:	482c      	ldr	r0, [pc, #176]	; (800588c <updateClockDisplay+0x134>)
 80057dc:	f000 fac4 	bl	8005d68 <drawButtonText>
		setTextSize(1);
 80057e0:	2001      	movs	r0, #1
 80057e2:	f7fd f96d 	bl	8002ac0 <setTextSize>
		switch (clockVars.fieldBeingSet) {
 80057e6:	4b24      	ldr	r3, [pc, #144]	; (8005878 <updateClockDisplay+0x120>)
 80057e8:	785b      	ldrb	r3, [r3, #1]
 80057ea:	2b05      	cmp	r3, #5
 80057ec:	d836      	bhi.n	800585c <updateClockDisplay+0x104>
 80057ee:	009a      	lsls	r2, r3, #2
 80057f0:	4b27      	ldr	r3, [pc, #156]	; (8005890 <updateClockDisplay+0x138>)
 80057f2:	18d3      	adds	r3, r2, r3
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	469f      	mov	pc, r3
			case 1:	drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting minute...", hspi); break;
 80057f8:	4a26      	ldr	r2, [pc, #152]	; (8005894 <updateClockDisplay+0x13c>)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	0013      	movs	r3, r2
 8005800:	2211      	movs	r2, #17
 8005802:	212c      	movs	r1, #44	; 0x2c
 8005804:	2040      	movs	r0, #64	; 0x40
 8005806:	f7fc fc6b 	bl	80020e0 <drawCenteredTextWithPadding>
 800580a:	e028      	b.n	800585e <updateClockDisplay+0x106>
			case 2:	drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting hour...", hspi);	break;
 800580c:	4a22      	ldr	r2, [pc, #136]	; (8005898 <updateClockDisplay+0x140>)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	0013      	movs	r3, r2
 8005814:	2211      	movs	r2, #17
 8005816:	212c      	movs	r1, #44	; 0x2c
 8005818:	2040      	movs	r0, #64	; 0x40
 800581a:	f7fc fc61 	bl	80020e0 <drawCenteredTextWithPadding>
 800581e:	e01e      	b.n	800585e <updateClockDisplay+0x106>
			case 3: drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting year...", hspi); break;
 8005820:	4a1e      	ldr	r2, [pc, #120]	; (800589c <updateClockDisplay+0x144>)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	0013      	movs	r3, r2
 8005828:	2211      	movs	r2, #17
 800582a:	212c      	movs	r1, #44	; 0x2c
 800582c:	2040      	movs	r0, #64	; 0x40
 800582e:	f7fc fc57 	bl	80020e0 <drawCenteredTextWithPadding>
 8005832:	e014      	b.n	800585e <updateClockDisplay+0x106>
			case 4: drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting month...", hspi); break;
 8005834:	4a1a      	ldr	r2, [pc, #104]	; (80058a0 <updateClockDisplay+0x148>)
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	0013      	movs	r3, r2
 800583c:	2211      	movs	r2, #17
 800583e:	212c      	movs	r1, #44	; 0x2c
 8005840:	2040      	movs	r0, #64	; 0x40
 8005842:	f7fc fc4d 	bl	80020e0 <drawCenteredTextWithPadding>
 8005846:	e00a      	b.n	800585e <updateClockDisplay+0x106>
			case 5: drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting date...", hspi); break;
 8005848:	4a16      	ldr	r2, [pc, #88]	; (80058a4 <updateClockDisplay+0x14c>)
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	0013      	movs	r3, r2
 8005850:	2211      	movs	r2, #17
 8005852:	212c      	movs	r1, #44	; 0x2c
 8005854:	2040      	movs	r0, #64	; 0x40
 8005856:	f7fc fc43 	bl	80020e0 <drawCenteredTextWithPadding>
 800585a:	e000      	b.n	800585e <updateClockDisplay+0x106>
			default: break;
 800585c:	46c0      	nop			; (mov r8, r8)
		drawClock(clockVars.dateToSet, clockVars.timeToSet, hspi);
 800585e:	4b06      	ldr	r3, [pc, #24]	; (8005878 <updateClockDisplay+0x120>)
 8005860:	6858      	ldr	r0, [r3, #4]
 8005862:	4b05      	ldr	r3, [pc, #20]	; (8005878 <updateClockDisplay+0x120>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	683a      	ldr	r2, [r7, #0]
 8005868:	0019      	movs	r1, r3
 800586a:	f000 fbb5 	bl	8005fd8 <drawClock>
}
 800586e:	46c0      	nop			; (mov r8, r8)
 8005870:	46bd      	mov	sp, r7
 8005872:	b006      	add	sp, #24
 8005874:	bdb0      	pop	{r4, r5, r7, pc}
 8005876:	46c0      	nop			; (mov r8, r8)
 8005878:	20000110 	.word	0x20000110
 800587c:	0800b4a8 	.word	0x0800b4a8
 8005880:	0800b408 	.word	0x0800b408
 8005884:	0800b4ac 	.word	0x0800b4ac
 8005888:	0800b4b4 	.word	0x0800b4b4
 800588c:	0800b4bc 	.word	0x0800b4bc
 8005890:	0800bee8 	.word	0x0800bee8
 8005894:	0800b4c0 	.word	0x0800b4c0
 8005898:	0800b4d4 	.word	0x0800b4d4
 800589c:	0800b4e4 	.word	0x0800b4e4
 80058a0:	0800b4f4 	.word	0x0800b4f4
 80058a4:	0800b508 	.word	0x0800b508

080058a8 <updateTimerDisplay>:

void updateTimerDisplay(SPI_HandleTypeDef *hspi) {
 80058a8:	b590      	push	{r4, r7, lr}
 80058aa:	b087      	sub	sp, #28
 80058ac:	af02      	add	r7, sp, #8
 80058ae:	6078      	str	r0, [r7, #4]
	struct times currentTimer = {0};
 80058b0:	230c      	movs	r3, #12
 80058b2:	18fb      	adds	r3, r7, r3
 80058b4:	0018      	movs	r0, r3
 80058b6:	2303      	movs	r3, #3
 80058b8:	001a      	movs	r2, r3
 80058ba:	2100      	movs	r1, #0
 80058bc:	f005 f949 	bl	800ab52 <memset>

	if (timerVars.isBeingSet == 0) {
 80058c0:	4b64      	ldr	r3, [pc, #400]	; (8005a54 <updateTimerDisplay+0x1ac>)
 80058c2:	781b      	ldrb	r3, [r3, #0]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d000      	beq.n	80058ca <updateTimerDisplay+0x22>
 80058c8:	e087      	b.n	80059da <updateTimerDisplay+0x132>
		if (timerVars.isSet == 0) {
 80058ca:	4b62      	ldr	r3, [pc, #392]	; (8005a54 <updateTimerDisplay+0x1ac>)
 80058cc:	789b      	ldrb	r3, [r3, #2]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d11f      	bne.n	8005912 <updateTimerDisplay+0x6a>
			setTextSize(2);
 80058d2:	2002      	movs	r0, #2
 80058d4:	f7fd f8f4 	bl	8002ac0 <setTextSize>
			clearTextLine(68, hspi);	// clear timer time text
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	0019      	movs	r1, r3
 80058dc:	2044      	movs	r0, #68	; 0x44
 80058de:	f7fc fcd7 	bl	8002290 <clearTextLine>

			// write "timer unset"
			setTextSize(1);
 80058e2:	2001      	movs	r0, #1
 80058e4:	f7fd f8ec 	bl	8002ac0 <setTextSize>
			clearTextLine(52, hspi);	// clear setting ___ text
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	0019      	movs	r1, r3
 80058ec:	2034      	movs	r0, #52	; 0x34
 80058ee:	f7fc fccf 	bl	8002290 <clearTextLine>
			drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer unset", hspi);
 80058f2:	4a59      	ldr	r2, [pc, #356]	; (8005a58 <updateTimerDisplay+0x1b0>)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	0013      	movs	r3, r2
 80058fa:	220c      	movs	r2, #12
 80058fc:	2154      	movs	r1, #84	; 0x54
 80058fe:	2040      	movs	r0, #64	; 0x40
 8005900:	f7fc fbee 	bl	80020e0 <drawCenteredTextWithPadding>

			// draw button text
			drawButtonText("", "", "set", hspi);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a55      	ldr	r2, [pc, #340]	; (8005a5c <updateTimerDisplay+0x1b4>)
 8005908:	4955      	ldr	r1, [pc, #340]	; (8005a60 <updateTimerDisplay+0x1b8>)
 800590a:	4855      	ldr	r0, [pc, #340]	; (8005a60 <updateTimerDisplay+0x1b8>)
 800590c:	f000 fa2c 	bl	8005d68 <drawButtonText>
			default: break;
		}

		drawTimer(timerVars.timeToSet, hspi);
	}
}
 8005910:	e09b      	b.n	8005a4a <updateTimerDisplay+0x1a2>
		else if (isTimerDone == 0) {
 8005912:	4b54      	ldr	r3, [pc, #336]	; (8005a64 <updateTimerDisplay+0x1bc>)
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	b2db      	uxtb	r3, r3
 8005918:	2b00      	cmp	r3, #0
 800591a:	d143      	bne.n	80059a4 <updateTimerDisplay+0xfc>
			secondsToTime(&currentTimer, timerCounter);
 800591c:	4b52      	ldr	r3, [pc, #328]	; (8005a68 <updateTimerDisplay+0x1c0>)
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	240c      	movs	r4, #12
 8005922:	193b      	adds	r3, r7, r4
 8005924:	0011      	movs	r1, r2
 8005926:	0018      	movs	r0, r3
 8005928:	f7fd fcc1 	bl	80032ae <secondsToTime>
			drawTimer(&currentTimer, hspi);
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	193b      	adds	r3, r7, r4
 8005930:	0011      	movs	r1, r2
 8005932:	0018      	movs	r0, r3
 8005934:	f000 fbea 	bl	800610c <drawTimer>
			setTextSize(1);
 8005938:	2001      	movs	r0, #1
 800593a:	f7fd f8c1 	bl	8002ac0 <setTextSize>
			clearTextLine(52, hspi);	// clear setting ___ text
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	0019      	movs	r1, r3
 8005942:	2034      	movs	r0, #52	; 0x34
 8005944:	f7fc fca4 	bl	8002290 <clearTextLine>
			if (isTimerPaused == 1) {
 8005948:	4b48      	ldr	r3, [pc, #288]	; (8005a6c <updateTimerDisplay+0x1c4>)
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b01      	cmp	r3, #1
 8005950:	d109      	bne.n	8005966 <updateTimerDisplay+0xbe>
				drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer paused", hspi);
 8005952:	4a47      	ldr	r2, [pc, #284]	; (8005a70 <updateTimerDisplay+0x1c8>)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	9300      	str	r3, [sp, #0]
 8005958:	0013      	movs	r3, r2
 800595a:	220c      	movs	r2, #12
 800595c:	2154      	movs	r1, #84	; 0x54
 800595e:	2040      	movs	r0, #64	; 0x40
 8005960:	f7fc fbbe 	bl	80020e0 <drawCenteredTextWithPadding>
 8005964:	e017      	b.n	8005996 <updateTimerDisplay+0xee>
			else if (isTimerRunning == 0 && timerCounter != 0) {
 8005966:	4b43      	ldr	r3, [pc, #268]	; (8005a74 <updateTimerDisplay+0x1cc>)
 8005968:	781b      	ldrb	r3, [r3, #0]
 800596a:	b2db      	uxtb	r3, r3
 800596c:	2b00      	cmp	r3, #0
 800596e:	d10d      	bne.n	800598c <updateTimerDisplay+0xe4>
 8005970:	4b3d      	ldr	r3, [pc, #244]	; (8005a68 <updateTimerDisplay+0x1c0>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d009      	beq.n	800598c <updateTimerDisplay+0xe4>
				drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer set!", hspi);
 8005978:	4a3f      	ldr	r2, [pc, #252]	; (8005a78 <updateTimerDisplay+0x1d0>)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	0013      	movs	r3, r2
 8005980:	220c      	movs	r2, #12
 8005982:	2154      	movs	r1, #84	; 0x54
 8005984:	2040      	movs	r0, #64	; 0x40
 8005986:	f7fc fbab 	bl	80020e0 <drawCenteredTextWithPadding>
 800598a:	e004      	b.n	8005996 <updateTimerDisplay+0xee>
				clearTextLine(84, hspi);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	0019      	movs	r1, r3
 8005990:	2054      	movs	r0, #84	; 0x54
 8005992:	f7fc fc7d 	bl	8002290 <clearTextLine>
			drawButtonText("run", "pause", "clear", hspi);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a38      	ldr	r2, [pc, #224]	; (8005a7c <updateTimerDisplay+0x1d4>)
 800599a:	4939      	ldr	r1, [pc, #228]	; (8005a80 <updateTimerDisplay+0x1d8>)
 800599c:	4839      	ldr	r0, [pc, #228]	; (8005a84 <updateTimerDisplay+0x1dc>)
 800599e:	f000 f9e3 	bl	8005d68 <drawButtonText>
}
 80059a2:	e052      	b.n	8005a4a <updateTimerDisplay+0x1a2>
			secondsToTime(&currentTimer, timerCounter);
 80059a4:	4b30      	ldr	r3, [pc, #192]	; (8005a68 <updateTimerDisplay+0x1c0>)
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	240c      	movs	r4, #12
 80059aa:	193b      	adds	r3, r7, r4
 80059ac:	0011      	movs	r1, r2
 80059ae:	0018      	movs	r0, r3
 80059b0:	f7fd fc7d 	bl	80032ae <secondsToTime>
			drawTimer(&currentTimer, hspi);
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	193b      	adds	r3, r7, r4
 80059b8:	0011      	movs	r1, r2
 80059ba:	0018      	movs	r0, r3
 80059bc:	f000 fba6 	bl	800610c <drawTimer>
			setTextSize(1);
 80059c0:	2001      	movs	r0, #1
 80059c2:	f7fd f87d 	bl	8002ac0 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer done!", hspi);
 80059c6:	4a30      	ldr	r2, [pc, #192]	; (8005a88 <updateTimerDisplay+0x1e0>)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	9300      	str	r3, [sp, #0]
 80059cc:	0013      	movs	r3, r2
 80059ce:	220c      	movs	r2, #12
 80059d0:	2154      	movs	r1, #84	; 0x54
 80059d2:	2040      	movs	r0, #64	; 0x40
 80059d4:	f7fc fb84 	bl	80020e0 <drawCenteredTextWithPadding>
}
 80059d8:	e037      	b.n	8005a4a <updateTimerDisplay+0x1a2>
	else if (timerVars.isBeingSet == 1) {
 80059da:	4b1e      	ldr	r3, [pc, #120]	; (8005a54 <updateTimerDisplay+0x1ac>)
 80059dc:	781b      	ldrb	r3, [r3, #0]
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d133      	bne.n	8005a4a <updateTimerDisplay+0x1a2>
		drawButtonText("up", "down", "change", hspi);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a29      	ldr	r2, [pc, #164]	; (8005a8c <updateTimerDisplay+0x1e4>)
 80059e6:	492a      	ldr	r1, [pc, #168]	; (8005a90 <updateTimerDisplay+0x1e8>)
 80059e8:	482a      	ldr	r0, [pc, #168]	; (8005a94 <updateTimerDisplay+0x1ec>)
 80059ea:	f000 f9bd 	bl	8005d68 <drawButtonText>
		switch (timerVars.fieldBeingSet) {
 80059ee:	4b19      	ldr	r3, [pc, #100]	; (8005a54 <updateTimerDisplay+0x1ac>)
 80059f0:	785b      	ldrb	r3, [r3, #1]
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d00e      	beq.n	8005a14 <updateTimerDisplay+0x16c>
 80059f6:	2b03      	cmp	r3, #3
 80059f8:	d016      	beq.n	8005a28 <updateTimerDisplay+0x180>
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d000      	beq.n	8005a00 <updateTimerDisplay+0x158>
			default: break;
 80059fe:	e01d      	b.n	8005a3c <updateTimerDisplay+0x194>
			case 1: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting second...", hspi); break;
 8005a00:	4a25      	ldr	r2, [pc, #148]	; (8005a98 <updateTimerDisplay+0x1f0>)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	0013      	movs	r3, r2
 8005a08:	2211      	movs	r2, #17
 8005a0a:	2134      	movs	r1, #52	; 0x34
 8005a0c:	2040      	movs	r0, #64	; 0x40
 8005a0e:	f7fc fb67 	bl	80020e0 <drawCenteredTextWithPadding>
 8005a12:	e013      	b.n	8005a3c <updateTimerDisplay+0x194>
			case 2: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting minute...", hspi); break;
 8005a14:	4a21      	ldr	r2, [pc, #132]	; (8005a9c <updateTimerDisplay+0x1f4>)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	0013      	movs	r3, r2
 8005a1c:	2211      	movs	r2, #17
 8005a1e:	2134      	movs	r1, #52	; 0x34
 8005a20:	2040      	movs	r0, #64	; 0x40
 8005a22:	f7fc fb5d 	bl	80020e0 <drawCenteredTextWithPadding>
 8005a26:	e009      	b.n	8005a3c <updateTimerDisplay+0x194>
			case 3: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting hour...", hspi); break;
 8005a28:	4a1d      	ldr	r2, [pc, #116]	; (8005aa0 <updateTimerDisplay+0x1f8>)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	0013      	movs	r3, r2
 8005a30:	2211      	movs	r2, #17
 8005a32:	2134      	movs	r1, #52	; 0x34
 8005a34:	2040      	movs	r0, #64	; 0x40
 8005a36:	f7fc fb53 	bl	80020e0 <drawCenteredTextWithPadding>
 8005a3a:	46c0      	nop			; (mov r8, r8)
		drawTimer(timerVars.timeToSet, hspi);
 8005a3c:	4b05      	ldr	r3, [pc, #20]	; (8005a54 <updateTimerDisplay+0x1ac>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	0011      	movs	r1, r2
 8005a44:	0018      	movs	r0, r3
 8005a46:	f000 fb61 	bl	800610c <drawTimer>
}
 8005a4a:	46c0      	nop			; (mov r8, r8)
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	b005      	add	sp, #20
 8005a50:	bd90      	pop	{r4, r7, pc}
 8005a52:	46c0      	nop			; (mov r8, r8)
 8005a54:	2000011c 	.word	0x2000011c
 8005a58:	0800b518 	.word	0x0800b518
 8005a5c:	0800b4a8 	.word	0x0800b4a8
 8005a60:	0800b408 	.word	0x0800b408
 8005a64:	20000150 	.word	0x20000150
 8005a68:	2000014c 	.word	0x2000014c
 8005a6c:	20000196 	.word	0x20000196
 8005a70:	0800b524 	.word	0x0800b524
 8005a74:	20000194 	.word	0x20000194
 8005a78:	0800b534 	.word	0x0800b534
 8005a7c:	0800b540 	.word	0x0800b540
 8005a80:	0800b548 	.word	0x0800b548
 8005a84:	0800b550 	.word	0x0800b550
 8005a88:	0800b554 	.word	0x0800b554
 8005a8c:	0800b4ac 	.word	0x0800b4ac
 8005a90:	0800b4b4 	.word	0x0800b4b4
 8005a94:	0800b4bc 	.word	0x0800b4bc
 8005a98:	0800b560 	.word	0x0800b560
 8005a9c:	0800b4c0 	.word	0x0800b4c0
 8005aa0:	0800b4d4 	.word	0x0800b4d4

08005aa4 <updateAlarmDisplay>:

void updateAlarmDisplay(SPI_HandleTypeDef *hspi) {
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af02      	add	r7, sp, #8
 8005aaa:	6078      	str	r0, [r7, #4]
	if (alarmVars.isBeingSet == 0) {
 8005aac:	4b50      	ldr	r3, [pc, #320]	; (8005bf0 <updateAlarmDisplay+0x14c>)
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d14f      	bne.n	8005b54 <updateAlarmDisplay+0xb0>
		if (alarmVars.isSet == 0) {
 8005ab4:	4b4e      	ldr	r3, [pc, #312]	; (8005bf0 <updateAlarmDisplay+0x14c>)
 8005ab6:	789b      	ldrb	r3, [r3, #2]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d11f      	bne.n	8005afc <updateAlarmDisplay+0x58>
			setTextSize(3);
 8005abc:	2003      	movs	r0, #3
 8005abe:	f7fc ffff 	bl	8002ac0 <setTextSize>
			clearTextLine(68, hspi);	// clear alarm time text
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	0019      	movs	r1, r3
 8005ac6:	2044      	movs	r0, #68	; 0x44
 8005ac8:	f7fc fbe2 	bl	8002290 <clearTextLine>

			setTextSize(1);
 8005acc:	2001      	movs	r0, #1
 8005ace:	f7fc fff7 	bl	8002ac0 <setTextSize>
			clearTextLine(52, hspi);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	0019      	movs	r1, r3
 8005ad6:	2034      	movs	r0, #52	; 0x34
 8005ad8:	f7fc fbda 	bl	8002290 <clearTextLine>
			drawCenteredTextWithPadding(WIDTH/2, 100, 11, "alarm unset", hspi);
 8005adc:	4a45      	ldr	r2, [pc, #276]	; (8005bf4 <updateAlarmDisplay+0x150>)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	9300      	str	r3, [sp, #0]
 8005ae2:	0013      	movs	r3, r2
 8005ae4:	220b      	movs	r2, #11
 8005ae6:	2164      	movs	r1, #100	; 0x64
 8005ae8:	2040      	movs	r0, #64	; 0x40
 8005aea:	f7fc faf9 	bl	80020e0 <drawCenteredTextWithPadding>

			// draw button text
			drawButtonText("", "", "set", hspi);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a41      	ldr	r2, [pc, #260]	; (8005bf8 <updateAlarmDisplay+0x154>)
 8005af2:	4942      	ldr	r1, [pc, #264]	; (8005bfc <updateAlarmDisplay+0x158>)
 8005af4:	4841      	ldr	r0, [pc, #260]	; (8005bfc <updateAlarmDisplay+0x158>)
 8005af6:	f000 f937 	bl	8005d68 <drawButtonText>
		// draw button text
		drawButtonText("up", "down", "change", hspi);

		drawAlarm(alarmVars.alarmToSet, hspi);
	}
}
 8005afa:	e074      	b.n	8005be6 <updateAlarmDisplay+0x142>
		else if (isAlarmDone == 0) {
 8005afc:	4b40      	ldr	r3, [pc, #256]	; (8005c00 <updateAlarmDisplay+0x15c>)
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d119      	bne.n	8005b3a <updateAlarmDisplay+0x96>
			setTextSize(1);
 8005b06:	2001      	movs	r0, #1
 8005b08:	f7fc ffda 	bl	8002ac0 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 100, 11, "alarm set", hspi);
 8005b0c:	4a3d      	ldr	r2, [pc, #244]	; (8005c04 <updateAlarmDisplay+0x160>)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	9300      	str	r3, [sp, #0]
 8005b12:	0013      	movs	r3, r2
 8005b14:	220b      	movs	r2, #11
 8005b16:	2164      	movs	r1, #100	; 0x64
 8005b18:	2040      	movs	r0, #64	; 0x40
 8005b1a:	f7fc fae1 	bl	80020e0 <drawCenteredTextWithPadding>
			drawAlarm(alarmVars.alarmToSet, hspi);
 8005b1e:	4b34      	ldr	r3, [pc, #208]	; (8005bf0 <updateAlarmDisplay+0x14c>)
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	0011      	movs	r1, r2
 8005b26:	0018      	movs	r0, r3
 8005b28:	f000 fb14 	bl	8006154 <drawAlarm>
			drawButtonText("", "", "clear", hspi);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a36      	ldr	r2, [pc, #216]	; (8005c08 <updateAlarmDisplay+0x164>)
 8005b30:	4932      	ldr	r1, [pc, #200]	; (8005bfc <updateAlarmDisplay+0x158>)
 8005b32:	4832      	ldr	r0, [pc, #200]	; (8005bfc <updateAlarmDisplay+0x158>)
 8005b34:	f000 f918 	bl	8005d68 <drawButtonText>
}
 8005b38:	e055      	b.n	8005be6 <updateAlarmDisplay+0x142>
			setTextSize(1);
 8005b3a:	2001      	movs	r0, #1
 8005b3c:	f7fc ffc0 	bl	8002ac0 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 100, 11, "alarm done!", hspi);
 8005b40:	4a32      	ldr	r2, [pc, #200]	; (8005c0c <updateAlarmDisplay+0x168>)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	0013      	movs	r3, r2
 8005b48:	220b      	movs	r2, #11
 8005b4a:	2164      	movs	r1, #100	; 0x64
 8005b4c:	2040      	movs	r0, #64	; 0x40
 8005b4e:	f7fc fac7 	bl	80020e0 <drawCenteredTextWithPadding>
}
 8005b52:	e048      	b.n	8005be6 <updateAlarmDisplay+0x142>
	else if (alarmVars.isBeingSet == 1) {
 8005b54:	4b26      	ldr	r3, [pc, #152]	; (8005bf0 <updateAlarmDisplay+0x14c>)
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d144      	bne.n	8005be6 <updateAlarmDisplay+0x142>
		setTextSize(1);
 8005b5c:	2001      	movs	r0, #1
 8005b5e:	f7fc ffaf 	bl	8002ac0 <setTextSize>
		switch (alarmVars.fieldBeingSet) {
 8005b62:	4b23      	ldr	r3, [pc, #140]	; (8005bf0 <updateAlarmDisplay+0x14c>)
 8005b64:	785b      	ldrb	r3, [r3, #1]
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d012      	beq.n	8005b90 <updateAlarmDisplay+0xec>
 8005b6a:	dc02      	bgt.n	8005b72 <updateAlarmDisplay+0xce>
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d005      	beq.n	8005b7c <updateAlarmDisplay+0xd8>
			default: break;
 8005b70:	e02c      	b.n	8005bcc <updateAlarmDisplay+0x128>
		switch (alarmVars.fieldBeingSet) {
 8005b72:	2b03      	cmp	r3, #3
 8005b74:	d016      	beq.n	8005ba4 <updateAlarmDisplay+0x100>
 8005b76:	2b04      	cmp	r3, #4
 8005b78:	d01e      	beq.n	8005bb8 <updateAlarmDisplay+0x114>
			default: break;
 8005b7a:	e027      	b.n	8005bcc <updateAlarmDisplay+0x128>
			case 1: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting second...", hspi); break;
 8005b7c:	4a24      	ldr	r2, [pc, #144]	; (8005c10 <updateAlarmDisplay+0x16c>)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	9300      	str	r3, [sp, #0]
 8005b82:	0013      	movs	r3, r2
 8005b84:	2211      	movs	r2, #17
 8005b86:	2134      	movs	r1, #52	; 0x34
 8005b88:	2040      	movs	r0, #64	; 0x40
 8005b8a:	f7fc faa9 	bl	80020e0 <drawCenteredTextWithPadding>
 8005b8e:	e01d      	b.n	8005bcc <updateAlarmDisplay+0x128>
			case 2: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting minute...", hspi); break;
 8005b90:	4a20      	ldr	r2, [pc, #128]	; (8005c14 <updateAlarmDisplay+0x170>)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	9300      	str	r3, [sp, #0]
 8005b96:	0013      	movs	r3, r2
 8005b98:	2211      	movs	r2, #17
 8005b9a:	2134      	movs	r1, #52	; 0x34
 8005b9c:	2040      	movs	r0, #64	; 0x40
 8005b9e:	f7fc fa9f 	bl	80020e0 <drawCenteredTextWithPadding>
 8005ba2:	e013      	b.n	8005bcc <updateAlarmDisplay+0x128>
			case 3: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting hour...", hspi); break;
 8005ba4:	4a1c      	ldr	r2, [pc, #112]	; (8005c18 <updateAlarmDisplay+0x174>)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	0013      	movs	r3, r2
 8005bac:	2211      	movs	r2, #17
 8005bae:	2134      	movs	r1, #52	; 0x34
 8005bb0:	2040      	movs	r0, #64	; 0x40
 8005bb2:	f7fc fa95 	bl	80020e0 <drawCenteredTextWithPadding>
 8005bb6:	e009      	b.n	8005bcc <updateAlarmDisplay+0x128>
			case 4: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting day...", hspi); break;
 8005bb8:	4a18      	ldr	r2, [pc, #96]	; (8005c1c <updateAlarmDisplay+0x178>)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	0013      	movs	r3, r2
 8005bc0:	2211      	movs	r2, #17
 8005bc2:	2134      	movs	r1, #52	; 0x34
 8005bc4:	2040      	movs	r0, #64	; 0x40
 8005bc6:	f7fc fa8b 	bl	80020e0 <drawCenteredTextWithPadding>
 8005bca:	46c0      	nop			; (mov r8, r8)
		drawButtonText("up", "down", "change", hspi);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a14      	ldr	r2, [pc, #80]	; (8005c20 <updateAlarmDisplay+0x17c>)
 8005bd0:	4914      	ldr	r1, [pc, #80]	; (8005c24 <updateAlarmDisplay+0x180>)
 8005bd2:	4815      	ldr	r0, [pc, #84]	; (8005c28 <updateAlarmDisplay+0x184>)
 8005bd4:	f000 f8c8 	bl	8005d68 <drawButtonText>
		drawAlarm(alarmVars.alarmToSet, hspi);
 8005bd8:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <updateAlarmDisplay+0x14c>)
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	0011      	movs	r1, r2
 8005be0:	0018      	movs	r0, r3
 8005be2:	f000 fab7 	bl	8006154 <drawAlarm>
}
 8005be6:	46c0      	nop			; (mov r8, r8)
 8005be8:	46bd      	mov	sp, r7
 8005bea:	b002      	add	sp, #8
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	46c0      	nop			; (mov r8, r8)
 8005bf0:	20000124 	.word	0x20000124
 8005bf4:	0800b574 	.word	0x0800b574
 8005bf8:	0800b4a8 	.word	0x0800b4a8
 8005bfc:	0800b408 	.word	0x0800b408
 8005c00:	20000142 	.word	0x20000142
 8005c04:	0800b580 	.word	0x0800b580
 8005c08:	0800b540 	.word	0x0800b540
 8005c0c:	0800b58c 	.word	0x0800b58c
 8005c10:	0800b560 	.word	0x0800b560
 8005c14:	0800b4c0 	.word	0x0800b4c0
 8005c18:	0800b4d4 	.word	0x0800b4d4
 8005c1c:	0800b598 	.word	0x0800b598
 8005c20:	0800b4ac 	.word	0x0800b4ac
 8005c24:	0800b4b4 	.word	0x0800b4b4
 8005c28:	0800b4bc 	.word	0x0800b4bc

08005c2c <updateStopwatchDisplay>:

void updateStopwatchDisplay(SPI_HandleTypeDef *hspi) {
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b082      	sub	sp, #8
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
	drawStopwatch(stopwatchCounter, hspi);
 8005c34:	4b15      	ldr	r3, [pc, #84]	; (8005c8c <updateStopwatchDisplay+0x60>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	0011      	movs	r1, r2
 8005c3c:	0018      	movs	r0, r3
 8005c3e:	f000 fabf 	bl	80061c0 <drawStopwatch>
	drawStopwatchLap(stopwatchVars.lapCurrent-stopwatchVars.lapPrev, hspi);
 8005c42:	4b13      	ldr	r3, [pc, #76]	; (8005c90 <updateStopwatchDisplay+0x64>)
 8005c44:	685a      	ldr	r2, [r3, #4]
 8005c46:	4b12      	ldr	r3, [pc, #72]	; (8005c90 <updateStopwatchDisplay+0x64>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	1ad3      	subs	r3, r2, r3
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	0011      	movs	r1, r2
 8005c50:	0018      	movs	r0, r3
 8005c52:	f000 faeb 	bl	800622c <drawStopwatchLap>

	if (isStopwatchRunning == 0) drawButtonText("run", "lap", "clear", hspi);
 8005c56:	4b0f      	ldr	r3, [pc, #60]	; (8005c94 <updateStopwatchDisplay+0x68>)
 8005c58:	781b      	ldrb	r3, [r3, #0]
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d106      	bne.n	8005c6e <updateStopwatchDisplay+0x42>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a0d      	ldr	r2, [pc, #52]	; (8005c98 <updateStopwatchDisplay+0x6c>)
 8005c64:	490d      	ldr	r1, [pc, #52]	; (8005c9c <updateStopwatchDisplay+0x70>)
 8005c66:	480e      	ldr	r0, [pc, #56]	; (8005ca0 <updateStopwatchDisplay+0x74>)
 8005c68:	f000 f87e 	bl	8005d68 <drawButtonText>
	else if (isStopwatchRunning == 1) drawButtonText("pause", "lap", "clear", hspi);
}
 8005c6c:	e00a      	b.n	8005c84 <updateStopwatchDisplay+0x58>
	else if (isStopwatchRunning == 1) drawButtonText("pause", "lap", "clear", hspi);
 8005c6e:	4b09      	ldr	r3, [pc, #36]	; (8005c94 <updateStopwatchDisplay+0x68>)
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d105      	bne.n	8005c84 <updateStopwatchDisplay+0x58>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a07      	ldr	r2, [pc, #28]	; (8005c98 <updateStopwatchDisplay+0x6c>)
 8005c7c:	4907      	ldr	r1, [pc, #28]	; (8005c9c <updateStopwatchDisplay+0x70>)
 8005c7e:	4809      	ldr	r0, [pc, #36]	; (8005ca4 <updateStopwatchDisplay+0x78>)
 8005c80:	f000 f872 	bl	8005d68 <drawButtonText>
}
 8005c84:	46c0      	nop			; (mov r8, r8)
 8005c86:	46bd      	mov	sp, r7
 8005c88:	b002      	add	sp, #8
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	20000198 	.word	0x20000198
 8005c90:	2000012c 	.word	0x2000012c
 8005c94:	20000148 	.word	0x20000148
 8005c98:	0800b540 	.word	0x0800b540
 8005c9c:	0800b5a8 	.word	0x0800b5a8
 8005ca0:	0800b550 	.word	0x0800b550
 8005ca4:	0800b548 	.word	0x0800b548

08005ca8 <drawButton>:

// ---- drawing functions related specifically to the user interface ----
void drawButton(uint8_t x_center, uint8_t y_center, SPI_HandleTypeDef *hspi) {
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af02      	add	r7, sp, #8
 8005cae:	603a      	str	r2, [r7, #0]
 8005cb0:	1dfb      	adds	r3, r7, #7
 8005cb2:	1c02      	adds	r2, r0, #0
 8005cb4:	701a      	strb	r2, [r3, #0]
 8005cb6:	1dbb      	adds	r3, r7, #6
 8005cb8:	1c0a      	adds	r2, r1, #0
 8005cba:	701a      	strb	r2, [r3, #0]
	// bounds checking. probably already done in draw/fillRect
	if (x_center-5 < 0 || x_center+5 > WIDTH || y_center-5 < 0 || y_center+5 > HEIGHT) return;
 8005cbc:	1dfb      	adds	r3, r7, #7
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	3b05      	subs	r3, #5
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	db2f      	blt.n	8005d26 <drawButton+0x7e>
 8005cc6:	1dfb      	adds	r3, r7, #7
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	3305      	adds	r3, #5
 8005ccc:	2b80      	cmp	r3, #128	; 0x80
 8005cce:	dc2a      	bgt.n	8005d26 <drawButton+0x7e>
 8005cd0:	1dbb      	adds	r3, r7, #6
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	3b05      	subs	r3, #5
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	db25      	blt.n	8005d26 <drawButton+0x7e>
 8005cda:	1dbb      	adds	r3, r7, #6
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	3305      	adds	r3, #5
 8005ce0:	2ba0      	cmp	r3, #160	; 0xa0
 8005ce2:	dc20      	bgt.n	8005d26 <drawButton+0x7e>

	// draw rect size 8 with 1 pixel border
	// parameters give center position of graphic
	drawRect(x_center-5, y_center-5, 10, 10, ST77XX_BLACK, hspi);
 8005ce4:	1dfb      	adds	r3, r7, #7
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	3b05      	subs	r3, #5
 8005cea:	b2d8      	uxtb	r0, r3
 8005cec:	1dbb      	adds	r3, r7, #6
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	3b05      	subs	r3, #5
 8005cf2:	b2d9      	uxtb	r1, r3
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	9301      	str	r3, [sp, #4]
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	230a      	movs	r3, #10
 8005cfe:	220a      	movs	r2, #10
 8005d00:	f7fc f885 	bl	8001e0e <drawRect>
	fillRect(x_center-4, y_center-4, 8, 8, ST77XX_WHITE, hspi);
 8005d04:	1dfb      	adds	r3, r7, #7
 8005d06:	781b      	ldrb	r3, [r3, #0]
 8005d08:	3b04      	subs	r3, #4
 8005d0a:	b2d8      	uxtb	r0, r3
 8005d0c:	1dbb      	adds	r3, r7, #6
 8005d0e:	781b      	ldrb	r3, [r3, #0]
 8005d10:	3b04      	subs	r3, #4
 8005d12:	b2d9      	uxtb	r1, r3
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	9301      	str	r3, [sp, #4]
 8005d18:	4b05      	ldr	r3, [pc, #20]	; (8005d30 <drawButton+0x88>)
 8005d1a:	9300      	str	r3, [sp, #0]
 8005d1c:	2308      	movs	r3, #8
 8005d1e:	2208      	movs	r2, #8
 8005d20:	f7fc f8cd 	bl	8001ebe <fillRect>
 8005d24:	e000      	b.n	8005d28 <drawButton+0x80>
	if (x_center-5 < 0 || x_center+5 > WIDTH || y_center-5 < 0 || y_center+5 > HEIGHT) return;
 8005d26:	46c0      	nop			; (mov r8, r8)
}
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	b002      	add	sp, #8
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	46c0      	nop			; (mov r8, r8)
 8005d30:	0000ffff 	.word	0x0000ffff

08005d34 <drawButtons>:

void drawButtons(SPI_HandleTypeDef *hspi) {
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
	// 3 buttons. positioned so their text boxes, which are centered over button, can have equal spacing left and right
	drawButton(22, HEIGHT-15, hspi);		// button 1
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	001a      	movs	r2, r3
 8005d40:	2191      	movs	r1, #145	; 0x91
 8005d42:	2016      	movs	r0, #22
 8005d44:	f7ff ffb0 	bl	8005ca8 <drawButton>
	drawButton(64, HEIGHT-15, hspi);		// button 2
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	001a      	movs	r2, r3
 8005d4c:	2191      	movs	r1, #145	; 0x91
 8005d4e:	2040      	movs	r0, #64	; 0x40
 8005d50:	f7ff ffaa 	bl	8005ca8 <drawButton>
	drawButton(106, HEIGHT-15, hspi);		// button 3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	001a      	movs	r2, r3
 8005d58:	2191      	movs	r1, #145	; 0x91
 8005d5a:	206a      	movs	r0, #106	; 0x6a
 8005d5c:	f7ff ffa4 	bl	8005ca8 <drawButton>
}
 8005d60:	46c0      	nop			; (mov r8, r8)
 8005d62:	46bd      	mov	sp, r7
 8005d64:	b002      	add	sp, #8
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <drawButtonText>:

void drawButtonText(const char *str1, const char *str2, const char *str3, SPI_HandleTypeDef *hspi) {
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af02      	add	r7, sp, #8
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
 8005d74:	603b      	str	r3, [r7, #0]
	setTextSize(1);
 8005d76:	2001      	movs	r0, #1
 8005d78:	f7fc fea2 	bl	8002ac0 <setTextSize>
	drawCenteredTextWithPadding(22, HEIGHT-28, 7, str1, hspi);		// button 1
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	9300      	str	r3, [sp, #0]
 8005d82:	0013      	movs	r3, r2
 8005d84:	2207      	movs	r2, #7
 8005d86:	2184      	movs	r1, #132	; 0x84
 8005d88:	2016      	movs	r0, #22
 8005d8a:	f7fc f9a9 	bl	80020e0 <drawCenteredTextWithPadding>
	drawCenteredTextWithPadding(64, HEIGHT-28, 7, str2, hspi);		// button 2
 8005d8e:	68ba      	ldr	r2, [r7, #8]
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	0013      	movs	r3, r2
 8005d96:	2207      	movs	r2, #7
 8005d98:	2184      	movs	r1, #132	; 0x84
 8005d9a:	2040      	movs	r0, #64	; 0x40
 8005d9c:	f7fc f9a0 	bl	80020e0 <drawCenteredTextWithPadding>
	drawCenteredTextWithPadding(106, HEIGHT-28, 7, str3, hspi);		// button 3
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	0013      	movs	r3, r2
 8005da8:	2207      	movs	r2, #7
 8005daa:	2184      	movs	r1, #132	; 0x84
 8005dac:	206a      	movs	r0, #106	; 0x6a
 8005dae:	f7fc f997 	bl	80020e0 <drawCenteredTextWithPadding>
}
 8005db2:	46c0      	nop			; (mov r8, r8)
 8005db4:	46bd      	mov	sp, r7
 8005db6:	b004      	add	sp, #16
 8005db8:	bd80      	pop	{r7, pc}
	...

08005dbc <drawTitle>:

void drawTitle(char *str, SPI_HandleTypeDef *hspi) {
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
	uint8_t strSize = strlen(str);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	0018      	movs	r0, r3
 8005dca:	f7fa f99d 	bl	8000108 <strlen>
 8005dce:	0002      	movs	r2, r0
 8005dd0:	210f      	movs	r1, #15
 8005dd2:	187b      	adds	r3, r7, r1
 8005dd4:	701a      	strb	r2, [r3, #0]

	// drawing title
	if (12*strSize < WIDTH) {			// about string size = 10 for width = 128
 8005dd6:	187b      	adds	r3, r7, r1
 8005dd8:	781a      	ldrb	r2, [r3, #0]
 8005dda:	0013      	movs	r3, r2
 8005ddc:	005b      	lsls	r3, r3, #1
 8005dde:	189b      	adds	r3, r3, r2
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	2b7f      	cmp	r3, #127	; 0x7f
 8005de4:	dc14      	bgt.n	8005e10 <drawTitle+0x54>
		setTextSize(2);
 8005de6:	2002      	movs	r0, #2
 8005de8:	f7fc fe6a 	bl	8002ac0 <setTextSize>
		setCursor((WIDTH-12*strSize)/2, 10);
 8005dec:	230f      	movs	r3, #15
 8005dee:	18fb      	adds	r3, r7, r3
 8005df0:	781a      	ldrb	r2, [r3, #0]
 8005df2:	0013      	movs	r3, r2
 8005df4:	0092      	lsls	r2, r2, #2
 8005df6:	1a9b      	subs	r3, r3, r2
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	3380      	adds	r3, #128	; 0x80
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	da00      	bge.n	8005e02 <drawTitle+0x46>
 8005e00:	3301      	adds	r3, #1
 8005e02:	105b      	asrs	r3, r3, #1
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	210a      	movs	r1, #10
 8005e08:	0018      	movs	r0, r3
 8005e0a:	f7fc fe3f 	bl	8002a8c <setCursor>
 8005e0e:	e039      	b.n	8005e84 <drawTitle+0xc8>
	}
	else if (6*strSize < WIDTH) {		// about string size = 21 for width = 128
 8005e10:	230f      	movs	r3, #15
 8005e12:	18fb      	adds	r3, r7, r3
 8005e14:	781a      	ldrb	r2, [r3, #0]
 8005e16:	0013      	movs	r3, r2
 8005e18:	005b      	lsls	r3, r3, #1
 8005e1a:	189b      	adds	r3, r3, r2
 8005e1c:	005b      	lsls	r3, r3, #1
 8005e1e:	2b7f      	cmp	r3, #127	; 0x7f
 8005e20:	dc14      	bgt.n	8005e4c <drawTitle+0x90>
		setTextSize(1);
 8005e22:	2001      	movs	r0, #1
 8005e24:	f7fc fe4c 	bl	8002ac0 <setTextSize>
		setCursor((WIDTH-6*strSize)/2, 10);
 8005e28:	230f      	movs	r3, #15
 8005e2a:	18fb      	adds	r3, r7, r3
 8005e2c:	781a      	ldrb	r2, [r3, #0]
 8005e2e:	0013      	movs	r3, r2
 8005e30:	0092      	lsls	r2, r2, #2
 8005e32:	1a9b      	subs	r3, r3, r2
 8005e34:	005b      	lsls	r3, r3, #1
 8005e36:	3380      	adds	r3, #128	; 0x80
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	da00      	bge.n	8005e3e <drawTitle+0x82>
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	105b      	asrs	r3, r3, #1
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	210a      	movs	r1, #10
 8005e44:	0018      	movs	r0, r3
 8005e46:	f7fc fe21 	bl	8002a8c <setCursor>
 8005e4a:	e01b      	b.n	8005e84 <drawTitle+0xc8>
	}
	else {
		setTextSize(1);
 8005e4c:	2001      	movs	r0, #1
 8005e4e:	f7fc fe37 	bl	8002ac0 <setTextSize>
		sprintf(str, "it's too long");		// should not need to worry about null access, since this string is shorter than case above
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	4b12      	ldr	r3, [pc, #72]	; (8005ea0 <drawTitle+0xe4>)
 8005e56:	0010      	movs	r0, r2
 8005e58:	0019      	movs	r1, r3
 8005e5a:	230e      	movs	r3, #14
 8005e5c:	001a      	movs	r2, r3
 8005e5e:	f004 fe6f 	bl	800ab40 <memcpy>
		setCursor((WIDTH-6*strSize)/2, 10);
 8005e62:	230f      	movs	r3, #15
 8005e64:	18fb      	adds	r3, r7, r3
 8005e66:	781a      	ldrb	r2, [r3, #0]
 8005e68:	0013      	movs	r3, r2
 8005e6a:	0092      	lsls	r2, r2, #2
 8005e6c:	1a9b      	subs	r3, r3, r2
 8005e6e:	005b      	lsls	r3, r3, #1
 8005e70:	3380      	adds	r3, #128	; 0x80
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	da00      	bge.n	8005e78 <drawTitle+0xbc>
 8005e76:	3301      	adds	r3, #1
 8005e78:	105b      	asrs	r3, r3, #1
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	210a      	movs	r1, #10
 8005e7e:	0018      	movs	r0, r3
 8005e80:	f7fc fe04 	bl	8002a8c <setCursor>
	}

	setTextColor(ST77XX_BLACK);
 8005e84:	2000      	movs	r0, #0
 8005e86:	f7fc fe2b 	bl	8002ae0 <setTextColor>
	drawText(str, hspi);
 8005e8a:	683a      	ldr	r2, [r7, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	0011      	movs	r1, r2
 8005e90:	0018      	movs	r0, r3
 8005e92:	f7fc fd6d 	bl	8002970 <drawText>
}
 8005e96:	46c0      	nop			; (mov r8, r8)
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	b004      	add	sp, #16
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	46c0      	nop			; (mov r8, r8)
 8005ea0:	0800b5ac 	.word	0x0800b5ac

08005ea4 <drawBattery>:

void drawBattery(uint8_t batteryLevel, SPI_HandleTypeDef *hspi) {
 8005ea4:	b590      	push	{r4, r7, lr}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af02      	add	r7, sp, #8
 8005eaa:	0002      	movs	r2, r0
 8005eac:	6039      	str	r1, [r7, #0]
 8005eae:	1dfb      	adds	r3, r7, #7
 8005eb0:	701a      	strb	r2, [r3, #0]
	// doesn't move and is used on an empty screen, so shouldn't need to clear then print
	char str[5];

	// drawing battery symbol. hard coded to be 6x13, upper left corner on (49,26)
	drawVLine(49, 28, 10, ST77XX_BLACK, hspi);		// left col
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	9300      	str	r3, [sp, #0]
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	220a      	movs	r2, #10
 8005eba:	211c      	movs	r1, #28
 8005ebc:	2031      	movs	r0, #49	; 0x31
 8005ebe:	f7fb feb5 	bl	8001c2c <drawVLine>
	drawVLine(54, 28, 10, ST77XX_BLACK, hspi);		// right col
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	220a      	movs	r2, #10
 8005eca:	211c      	movs	r1, #28
 8005ecc:	2036      	movs	r0, #54	; 0x36
 8005ece:	f7fb fead 	bl	8001c2c <drawVLine>
	drawHLine(50, 38, 4, ST77XX_BLACK, hspi);		// bottom
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	2204      	movs	r2, #4
 8005eda:	2126      	movs	r1, #38	; 0x26
 8005edc:	2032      	movs	r0, #50	; 0x32
 8005ede:	f7fb fdff 	bl	8001ae0 <drawHLine>
	drawHLine(50, 27, 4, ST77XX_BLACK, hspi);		// top bottom level
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	9300      	str	r3, [sp, #0]
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	2204      	movs	r2, #4
 8005eea:	211b      	movs	r1, #27
 8005eec:	2032      	movs	r0, #50	; 0x32
 8005eee:	f7fb fdf7 	bl	8001ae0 <drawHLine>
	drawHLine(51, 26, 2, ST77XX_BLACK, hspi);		// top upper level
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	2202      	movs	r2, #2
 8005efa:	211a      	movs	r1, #26
 8005efc:	2033      	movs	r0, #51	; 0x33
 8005efe:	f7fb fdef 	bl	8001ae0 <drawHLine>

	uint16_t color = ST77XX_GREEN;
 8005f02:	230e      	movs	r3, #14
 8005f04:	18fb      	adds	r3, r7, r3
 8005f06:	22fc      	movs	r2, #252	; 0xfc
 8005f08:	00d2      	lsls	r2, r2, #3
 8005f0a:	801a      	strh	r2, [r3, #0]
	if (batteryLevel < 20) color = ST77XX_RED;
 8005f0c:	1dfb      	adds	r3, r7, #7
 8005f0e:	781b      	ldrb	r3, [r3, #0]
 8005f10:	2b13      	cmp	r3, #19
 8005f12:	d803      	bhi.n	8005f1c <drawBattery+0x78>
 8005f14:	230e      	movs	r3, #14
 8005f16:	18fb      	adds	r3, r7, r3
 8005f18:	4a2c      	ldr	r2, [pc, #176]	; (8005fcc <drawBattery+0x128>)
 8005f1a:	801a      	strh	r2, [r3, #0]
	fillRect(50, 28+(100-batteryLevel)/10, 4, batteryLevel/10, color, hspi);
 8005f1c:	1dfb      	adds	r3, r7, #7
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	2264      	movs	r2, #100	; 0x64
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	210a      	movs	r1, #10
 8005f26:	0018      	movs	r0, r3
 8005f28:	f7fa f980 	bl	800022c <__divsi3>
 8005f2c:	0003      	movs	r3, r0
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	331c      	adds	r3, #28
 8005f32:	b2dc      	uxtb	r4, r3
 8005f34:	1dfb      	adds	r3, r7, #7
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	210a      	movs	r1, #10
 8005f3a:	0018      	movs	r0, r3
 8005f3c:	f7fa f8ec 	bl	8000118 <__udivsi3>
 8005f40:	0003      	movs	r3, r0
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	9301      	str	r3, [sp, #4]
 8005f48:	230e      	movs	r3, #14
 8005f4a:	18fb      	adds	r3, r7, r3
 8005f4c:	881b      	ldrh	r3, [r3, #0]
 8005f4e:	9300      	str	r3, [sp, #0]
 8005f50:	0013      	movs	r3, r2
 8005f52:	2204      	movs	r2, #4
 8005f54:	0021      	movs	r1, r4
 8005f56:	2032      	movs	r0, #50	; 0x32
 8005f58:	f7fb ffb1 	bl	8001ebe <fillRect>
	fillRect(50, 28, 4, (100-batteryLevel)/10, ST77XX_WHITE, hspi);
 8005f5c:	1dfb      	adds	r3, r7, #7
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	2264      	movs	r2, #100	; 0x64
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	210a      	movs	r1, #10
 8005f66:	0018      	movs	r0, r3
 8005f68:	f7fa f960 	bl	800022c <__divsi3>
 8005f6c:	0003      	movs	r3, r0
 8005f6e:	b2da      	uxtb	r2, r3
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	9301      	str	r3, [sp, #4]
 8005f74:	4b16      	ldr	r3, [pc, #88]	; (8005fd0 <drawBattery+0x12c>)
 8005f76:	9300      	str	r3, [sp, #0]
 8005f78:	0013      	movs	r3, r2
 8005f7a:	2204      	movs	r2, #4
 8005f7c:	211c      	movs	r1, #28
 8005f7e:	2032      	movs	r0, #50	; 0x32
 8005f80:	f7fb ff9d 	bl	8001ebe <fillRect>

	setTextSize(1);
 8005f84:	2001      	movs	r0, #1
 8005f86:	f7fc fd9b 	bl	8002ac0 <setTextSize>
	if (batteryLevel >= 20) color = ST77XX_BLACK;		// reusing variable for more obfuscated code.
 8005f8a:	1dfb      	adds	r3, r7, #7
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	2b13      	cmp	r3, #19
 8005f90:	d903      	bls.n	8005f9a <drawBattery+0xf6>
 8005f92:	230e      	movs	r3, #14
 8005f94:	18fb      	adds	r3, r7, r3
 8005f96:	2200      	movs	r2, #0
 8005f98:	801a      	strh	r2, [r3, #0]
	setTextColor(color);
 8005f9a:	230e      	movs	r3, #14
 8005f9c:	18fb      	adds	r3, r7, r3
 8005f9e:	881b      	ldrh	r3, [r3, #0]
 8005fa0:	0018      	movs	r0, r3
 8005fa2:	f7fc fd9d 	bl	8002ae0 <setTextColor>
	sprintf(str, "%3d%%", batteryLevel);
 8005fa6:	1dfb      	adds	r3, r7, #7
 8005fa8:	781a      	ldrb	r2, [r3, #0]
 8005faa:	490a      	ldr	r1, [pc, #40]	; (8005fd4 <drawBattery+0x130>)
 8005fac:	2408      	movs	r4, #8
 8005fae:	193b      	adds	r3, r7, r4
 8005fb0:	0018      	movs	r0, r3
 8005fb2:	f004 fe55 	bl	800ac60 <siprintf>
	drawTextAt(55, 31, str, hspi);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	193a      	adds	r2, r7, r4
 8005fba:	211f      	movs	r1, #31
 8005fbc:	2037      	movs	r0, #55	; 0x37
 8005fbe:	f7fc fd0d 	bl	80029dc <drawTextAt>
}
 8005fc2:	46c0      	nop			; (mov r8, r8)
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	b005      	add	sp, #20
 8005fc8:	bd90      	pop	{r4, r7, pc}
 8005fca:	46c0      	nop			; (mov r8, r8)
 8005fcc:	fffff800 	.word	0xfffff800
 8005fd0:	0000ffff 	.word	0x0000ffff
 8005fd4:	0800b5bc 	.word	0x0800b5bc

08005fd8 <drawClock>:

// draw time and date
// should optimize to only redraw part that changed
void drawClock(struct dates *d, struct times *t, SPI_HandleTypeDef *hspi) {
 8005fd8:	b5b0      	push	{r4, r5, r7, lr}
 8005fda:	b090      	sub	sp, #64	; 0x40
 8005fdc:	af02      	add	r7, sp, #8
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
	// notes on paper.
	char str[40];

	// no need to draw padding for those that always have the same length
	// drawing hr and min, 12-hr format
	if (t->hr % 12 == 0) sprintf(str, "%2d:%02d", 12, t->min);
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	210c      	movs	r1, #12
 8005fea:	0018      	movs	r0, r3
 8005fec:	f7fa f91a 	bl	8000224 <__aeabi_uidivmod>
 8005ff0:	000b      	movs	r3, r1
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d108      	bne.n	800600a <drawClock+0x32>
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	785b      	ldrb	r3, [r3, #1]
 8005ffc:	493c      	ldr	r1, [pc, #240]	; (80060f0 <drawClock+0x118>)
 8005ffe:	2210      	movs	r2, #16
 8006000:	18b8      	adds	r0, r7, r2
 8006002:	220c      	movs	r2, #12
 8006004:	f004 fe2c 	bl	800ac60 <siprintf>
 8006008:	e00f      	b.n	800602a <drawClock+0x52>
	else sprintf(str, "%2d:%02d", t->hr%12, t->min);
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	210c      	movs	r1, #12
 8006010:	0018      	movs	r0, r3
 8006012:	f7fa f907 	bl	8000224 <__aeabi_uidivmod>
 8006016:	000b      	movs	r3, r1
 8006018:	b2db      	uxtb	r3, r3
 800601a:	001a      	movs	r2, r3
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	785b      	ldrb	r3, [r3, #1]
 8006020:	4933      	ldr	r1, [pc, #204]	; (80060f0 <drawClock+0x118>)
 8006022:	2010      	movs	r0, #16
 8006024:	1838      	adds	r0, r7, r0
 8006026:	f004 fe1b 	bl	800ac60 <siprintf>
	setTextSize(3);
 800602a:	2003      	movs	r0, #3
 800602c:	f7fc fd48 	bl	8002ac0 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006030:	2000      	movs	r0, #0
 8006032:	f7fc fd55 	bl	8002ae0 <setTextColor>
	drawCenteredText(52, 60, str, hspi);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2410      	movs	r4, #16
 800603a:	193a      	adds	r2, r7, r4
 800603c:	213c      	movs	r1, #60	; 0x3c
 800603e:	2034      	movs	r0, #52	; 0x34
 8006040:	f7fb ffec 	bl	800201c <drawCenteredText>

	// drawing sec
	sprintf(str, "%02d", t->sec);
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	789b      	ldrb	r3, [r3, #2]
 8006048:	001a      	movs	r2, r3
 800604a:	492a      	ldr	r1, [pc, #168]	; (80060f4 <drawClock+0x11c>)
 800604c:	193b      	adds	r3, r7, r4
 800604e:	0018      	movs	r0, r3
 8006050:	f004 fe06 	bl	800ac60 <siprintf>
	setTextSize(2);
 8006054:	2002      	movs	r0, #2
 8006056:	f7fc fd33 	bl	8002ac0 <setTextSize>
	drawCenteredText(109, 68, str, hspi);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	193a      	adds	r2, r7, r4
 800605e:	2144      	movs	r1, #68	; 0x44
 8006060:	206d      	movs	r0, #109	; 0x6d
 8006062:	f7fb ffdb 	bl	800201c <drawCenteredText>

	// drawing AM/PM text
	setTextSize(1);
 8006066:	2001      	movs	r0, #1
 8006068:	f7fc fd2a 	bl	8002ac0 <setTextSize>
	if (t->hr < 12) drawCenteredText(103, 60, "AM", hspi);
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	2b0b      	cmp	r3, #11
 8006072:	d806      	bhi.n	8006082 <drawClock+0xaa>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a20      	ldr	r2, [pc, #128]	; (80060f8 <drawClock+0x120>)
 8006078:	213c      	movs	r1, #60	; 0x3c
 800607a:	2067      	movs	r0, #103	; 0x67
 800607c:	f7fb ffce 	bl	800201c <drawCenteredText>
 8006080:	e005      	b.n	800608e <drawClock+0xb6>
	else drawCenteredText(103, 60, "PM", hspi);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a1d      	ldr	r2, [pc, #116]	; (80060fc <drawClock+0x124>)
 8006086:	213c      	movs	r1, #60	; 0x3c
 8006088:	2067      	movs	r0, #103	; 0x67
 800608a:	f7fb ffc7 	bl	800201c <drawCenteredText>

	// drawing date
	setTextSize(1);
 800608e:	2001      	movs	r0, #1
 8006090:	f7fc fd16 	bl	8002ac0 <setTextSize>
	sprintf(str, "%s %d %04d", monthNames[d->month], d->date, d->yr);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	789b      	ldrb	r3, [r3, #2]
 8006098:	001a      	movs	r2, r3
 800609a:	4b19      	ldr	r3, [pc, #100]	; (8006100 <drawClock+0x128>)
 800609c:	0092      	lsls	r2, r2, #2
 800609e:	58d2      	ldr	r2, [r2, r3]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	78db      	ldrb	r3, [r3, #3]
 80060a4:	001c      	movs	r4, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	881b      	ldrh	r3, [r3, #0]
 80060aa:	4916      	ldr	r1, [pc, #88]	; (8006104 <drawClock+0x12c>)
 80060ac:	2510      	movs	r5, #16
 80060ae:	1978      	adds	r0, r7, r5
 80060b0:	9300      	str	r3, [sp, #0]
 80060b2:	0023      	movs	r3, r4
 80060b4:	f004 fdd4 	bl	800ac60 <siprintf>
	drawCenteredTextWithPadding(WIDTH/2, 84, 11, str, hspi);
 80060b8:	197a      	adds	r2, r7, r5
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	0013      	movs	r3, r2
 80060c0:	220b      	movs	r2, #11
 80060c2:	2154      	movs	r1, #84	; 0x54
 80060c4:	2040      	movs	r0, #64	; 0x40
 80060c6:	f7fc f80b 	bl	80020e0 <drawCenteredTextWithPadding>

	// drawing weekday
	drawCenteredTextWithPadding(WIDTH/2, 92, 9, weekdayNames[d->weekday], hspi);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	791b      	ldrb	r3, [r3, #4]
 80060ce:	001a      	movs	r2, r3
 80060d0:	4b0d      	ldr	r3, [pc, #52]	; (8006108 <drawClock+0x130>)
 80060d2:	0092      	lsls	r2, r2, #2
 80060d4:	58d2      	ldr	r2, [r2, r3]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	9300      	str	r3, [sp, #0]
 80060da:	0013      	movs	r3, r2
 80060dc:	2209      	movs	r2, #9
 80060de:	215c      	movs	r1, #92	; 0x5c
 80060e0:	2040      	movs	r0, #64	; 0x40
 80060e2:	f7fb fffd 	bl	80020e0 <drawCenteredTextWithPadding>
}
 80060e6:	46c0      	nop			; (mov r8, r8)
 80060e8:	46bd      	mov	sp, r7
 80060ea:	b00e      	add	sp, #56	; 0x38
 80060ec:	bdb0      	pop	{r4, r5, r7, pc}
 80060ee:	46c0      	nop			; (mov r8, r8)
 80060f0:	0800b5c4 	.word	0x0800b5c4
 80060f4:	0800b5d0 	.word	0x0800b5d0
 80060f8:	0800b5d8 	.word	0x0800b5d8
 80060fc:	0800b5dc 	.word	0x0800b5dc
 8006100:	20000034 	.word	0x20000034
 8006104:	0800b5e0 	.word	0x0800b5e0
 8006108:	20000014 	.word	0x20000014

0800610c <drawTimer>:

void drawTimer(struct times *t, SPI_HandleTypeDef *hspi) {
 800610c:	b5b0      	push	{r4, r5, r7, lr}
 800610e:	b08e      	sub	sp, #56	; 0x38
 8006110:	af02      	add	r7, sp, #8
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
	char str[40];

	// only drawing hr:min:sec of timer
	setTextSize(2);
 8006116:	2002      	movs	r0, #2
 8006118:	f7fc fcd2 	bl	8002ac0 <setTextSize>
	sprintf(str, "%2d:%2d:%2d", t->hr, t->min, t->sec);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	781b      	ldrb	r3, [r3, #0]
 8006120:	001a      	movs	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	785b      	ldrb	r3, [r3, #1]
 8006126:	001c      	movs	r4, r3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	789b      	ldrb	r3, [r3, #2]
 800612c:	4908      	ldr	r1, [pc, #32]	; (8006150 <drawTimer+0x44>)
 800612e:	2508      	movs	r5, #8
 8006130:	1978      	adds	r0, r7, r5
 8006132:	9300      	str	r3, [sp, #0]
 8006134:	0023      	movs	r3, r4
 8006136:	f004 fd93 	bl	800ac60 <siprintf>
	drawCenteredText(WIDTH/2, HEIGHT/2-12, str, hspi);		// about y=68
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	197a      	adds	r2, r7, r5
 800613e:	2144      	movs	r1, #68	; 0x44
 8006140:	2040      	movs	r0, #64	; 0x40
 8006142:	f7fb ff6b 	bl	800201c <drawCenteredText>

	// leaving room to draw "timer set!/unset"
}
 8006146:	46c0      	nop			; (mov r8, r8)
 8006148:	46bd      	mov	sp, r7
 800614a:	b00c      	add	sp, #48	; 0x30
 800614c:	bdb0      	pop	{r4, r5, r7, pc}
 800614e:	46c0      	nop			; (mov r8, r8)
 8006150:	0800b5ec 	.word	0x0800b5ec

08006154 <drawAlarm>:

void drawAlarm(struct alarmTimes *a, SPI_HandleTypeDef *hspi) {
 8006154:	b5b0      	push	{r4, r5, r7, lr}
 8006156:	b08e      	sub	sp, #56	; 0x38
 8006158:	af02      	add	r7, sp, #8
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
	char str[40];

	// drawing hr:min:sec
	setTextSize(2);
 800615e:	2002      	movs	r0, #2
 8006160:	f7fc fcae 	bl	8002ac0 <setTextSize>
	sprintf(str, "%2d:%2d:%2d", a->hr, a->min, a->sec);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	001a      	movs	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	785b      	ldrb	r3, [r3, #1]
 800616e:	001c      	movs	r4, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	789b      	ldrb	r3, [r3, #2]
 8006174:	4910      	ldr	r1, [pc, #64]	; (80061b8 <drawAlarm+0x64>)
 8006176:	2508      	movs	r5, #8
 8006178:	1978      	adds	r0, r7, r5
 800617a:	9300      	str	r3, [sp, #0]
 800617c:	0023      	movs	r3, r4
 800617e:	f004 fd6f 	bl	800ac60 <siprintf>
	drawCenteredText(WIDTH/2, 68, str, hspi);
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	197a      	adds	r2, r7, r5
 8006186:	2144      	movs	r1, #68	; 0x44
 8006188:	2040      	movs	r0, #64	; 0x40
 800618a:	f7fb ff47 	bl	800201c <drawCenteredText>

	// drawing weekday
	setTextSize(1);
 800618e:	2001      	movs	r0, #1
 8006190:	f7fc fc96 	bl	8002ac0 <setTextSize>
	drawCenteredTextWithPadding(WIDTH/2, 84, 9, weekdayNames[a->weekday], hspi);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	78db      	ldrb	r3, [r3, #3]
 8006198:	001a      	movs	r2, r3
 800619a:	4b08      	ldr	r3, [pc, #32]	; (80061bc <drawAlarm+0x68>)
 800619c:	0092      	lsls	r2, r2, #2
 800619e:	58d2      	ldr	r2, [r2, r3]
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	0013      	movs	r3, r2
 80061a6:	2209      	movs	r2, #9
 80061a8:	2154      	movs	r1, #84	; 0x54
 80061aa:	2040      	movs	r0, #64	; 0x40
 80061ac:	f7fb ff98 	bl	80020e0 <drawCenteredTextWithPadding>
}
 80061b0:	46c0      	nop			; (mov r8, r8)
 80061b2:	46bd      	mov	sp, r7
 80061b4:	b00c      	add	sp, #48	; 0x30
 80061b6:	bdb0      	pop	{r4, r5, r7, pc}
 80061b8:	0800b5ec 	.word	0x0800b5ec
 80061bc:	20000014 	.word	0x20000014

080061c0 <drawStopwatch>:

void drawStopwatch(uint32_t seconds, SPI_HandleTypeDef *hspi) {
 80061c0:	b5b0      	push	{r4, r5, r7, lr}
 80061c2:	b090      	sub	sp, #64	; 0x40
 80061c4:	af02      	add	r7, sp, #8
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
	struct times t = {0};
 80061ca:	2134      	movs	r1, #52	; 0x34
 80061cc:	000c      	movs	r4, r1
 80061ce:	187b      	adds	r3, r7, r1
 80061d0:	0018      	movs	r0, r3
 80061d2:	2303      	movs	r3, #3
 80061d4:	001a      	movs	r2, r3
 80061d6:	2100      	movs	r1, #0
 80061d8:	f004 fcbb 	bl	800ab52 <memset>
	char str[40];

	secondsToTime(&t, seconds);
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	0021      	movs	r1, r4
 80061e0:	000c      	movs	r4, r1
 80061e2:	187b      	adds	r3, r7, r1
 80061e4:	0011      	movs	r1, r2
 80061e6:	0018      	movs	r0, r3
 80061e8:	f7fd f861 	bl	80032ae <secondsToTime>

	// drawing hr:min:sec
	setTextSize(2);
 80061ec:	2002      	movs	r0, #2
 80061ee:	f7fc fc67 	bl	8002ac0 <setTextSize>
	sprintf(str, "%2d:%2d:%2d", t.hr, t.min, t.sec);
 80061f2:	0021      	movs	r1, r4
 80061f4:	187b      	adds	r3, r7, r1
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	001a      	movs	r2, r3
 80061fa:	187b      	adds	r3, r7, r1
 80061fc:	785b      	ldrb	r3, [r3, #1]
 80061fe:	001c      	movs	r4, r3
 8006200:	187b      	adds	r3, r7, r1
 8006202:	789b      	ldrb	r3, [r3, #2]
 8006204:	4908      	ldr	r1, [pc, #32]	; (8006228 <drawStopwatch+0x68>)
 8006206:	250c      	movs	r5, #12
 8006208:	1978      	adds	r0, r7, r5
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	0023      	movs	r3, r4
 800620e:	f004 fd27 	bl	800ac60 <siprintf>
	drawCenteredText(WIDTH/2, 68, str, hspi);
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	197a      	adds	r2, r7, r5
 8006216:	2144      	movs	r1, #68	; 0x44
 8006218:	2040      	movs	r0, #64	; 0x40
 800621a:	f7fb feff 	bl	800201c <drawCenteredText>

	// leaving room for lap
}
 800621e:	46c0      	nop			; (mov r8, r8)
 8006220:	46bd      	mov	sp, r7
 8006222:	b00e      	add	sp, #56	; 0x38
 8006224:	bdb0      	pop	{r4, r5, r7, pc}
 8006226:	46c0      	nop			; (mov r8, r8)
 8006228:	0800b5ec 	.word	0x0800b5ec

0800622c <drawStopwatchLap>:

void drawStopwatchLap(uint32_t seconds, SPI_HandleTypeDef *hspi) {
 800622c:	b5b0      	push	{r4, r5, r7, lr}
 800622e:	b090      	sub	sp, #64	; 0x40
 8006230:	af02      	add	r7, sp, #8
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
	struct times t = {0};
 8006236:	2134      	movs	r1, #52	; 0x34
 8006238:	000c      	movs	r4, r1
 800623a:	187b      	adds	r3, r7, r1
 800623c:	0018      	movs	r0, r3
 800623e:	2303      	movs	r3, #3
 8006240:	001a      	movs	r2, r3
 8006242:	2100      	movs	r1, #0
 8006244:	f004 fc85 	bl	800ab52 <memset>
	char str[40];

	secondsToTime(&t, seconds);
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	0021      	movs	r1, r4
 800624c:	000c      	movs	r4, r1
 800624e:	187b      	adds	r3, r7, r1
 8006250:	0011      	movs	r1, r2
 8006252:	0018      	movs	r0, r3
 8006254:	f7fd f82b 	bl	80032ae <secondsToTime>

	// drawing hr:min:sec
	setTextSize(1);
 8006258:	2001      	movs	r0, #1
 800625a:	f7fc fc31 	bl	8002ac0 <setTextSize>
	sprintf(str, "lap: %2d:%2d:%2d", t.hr, t.min, t.sec);
 800625e:	0021      	movs	r1, r4
 8006260:	187b      	adds	r3, r7, r1
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	001a      	movs	r2, r3
 8006266:	187b      	adds	r3, r7, r1
 8006268:	785b      	ldrb	r3, [r3, #1]
 800626a:	001c      	movs	r4, r3
 800626c:	187b      	adds	r3, r7, r1
 800626e:	789b      	ldrb	r3, [r3, #2]
 8006270:	4908      	ldr	r1, [pc, #32]	; (8006294 <drawStopwatchLap+0x68>)
 8006272:	250c      	movs	r5, #12
 8006274:	1978      	adds	r0, r7, r5
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	0023      	movs	r3, r4
 800627a:	f004 fcf1 	bl	800ac60 <siprintf>
	drawCenteredText(WIDTH/2, 84, str, hspi);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	197a      	adds	r2, r7, r5
 8006282:	2154      	movs	r1, #84	; 0x54
 8006284:	2040      	movs	r0, #64	; 0x40
 8006286:	f7fb fec9 	bl	800201c <drawCenteredText>
}
 800628a:	46c0      	nop			; (mov r8, r8)
 800628c:	46bd      	mov	sp, r7
 800628e:	b00e      	add	sp, #56	; 0x38
 8006290:	bdb0      	pop	{r4, r5, r7, pc}
 8006292:	46c0      	nop			; (mov r8, r8)
 8006294:	0800b5f8 	.word	0x0800b5f8

08006298 <initFace>:
// ---- end of drawing functions ----

// initializes variables. should be called at the start of the run
void initFace() {
 8006298:	b580      	push	{r7, lr}
 800629a:	af00      	add	r7, sp, #0
	faceOnDisplay = faceClock;
 800629c:	4b14      	ldr	r3, [pc, #80]	; (80062f0 <initFace+0x58>)
 800629e:	2200      	movs	r2, #0
 80062a0:	701a      	strb	r2, [r3, #0]
	updateFace.clock = 1;
 80062a2:	4b14      	ldr	r3, [pc, #80]	; (80062f4 <initFace+0x5c>)
 80062a4:	2201      	movs	r2, #1
 80062a6:	701a      	strb	r2, [r3, #0]

	clockVars.dateToSet = (struct dates *)calloc(1, sizeof(struct dates *));
 80062a8:	2104      	movs	r1, #4
 80062aa:	2001      	movs	r0, #1
 80062ac:	f004 fc14 	bl	800aad8 <calloc>
 80062b0:	0003      	movs	r3, r0
 80062b2:	001a      	movs	r2, r3
 80062b4:	4b10      	ldr	r3, [pc, #64]	; (80062f8 <initFace+0x60>)
 80062b6:	605a      	str	r2, [r3, #4]
	clockVars.timeToSet = (struct times *)calloc(1, sizeof(struct times *));
 80062b8:	2104      	movs	r1, #4
 80062ba:	2001      	movs	r0, #1
 80062bc:	f004 fc0c 	bl	800aad8 <calloc>
 80062c0:	0003      	movs	r3, r0
 80062c2:	001a      	movs	r2, r3
 80062c4:	4b0c      	ldr	r3, [pc, #48]	; (80062f8 <initFace+0x60>)
 80062c6:	609a      	str	r2, [r3, #8]
	timerVars.timeToSet = (struct times *)calloc(1, sizeof(struct times *));
 80062c8:	2104      	movs	r1, #4
 80062ca:	2001      	movs	r0, #1
 80062cc:	f004 fc04 	bl	800aad8 <calloc>
 80062d0:	0003      	movs	r3, r0
 80062d2:	001a      	movs	r2, r3
 80062d4:	4b09      	ldr	r3, [pc, #36]	; (80062fc <initFace+0x64>)
 80062d6:	605a      	str	r2, [r3, #4]
	alarmVars.alarmToSet = (struct alarmTimes *)calloc(1, sizeof(struct alarmTimes *));
 80062d8:	2104      	movs	r1, #4
 80062da:	2001      	movs	r0, #1
 80062dc:	f004 fbfc 	bl	800aad8 <calloc>
 80062e0:	0003      	movs	r3, r0
 80062e2:	001a      	movs	r2, r3
 80062e4:	4b06      	ldr	r3, [pc, #24]	; (8006300 <initFace+0x68>)
 80062e6:	605a      	str	r2, [r3, #4]
}
 80062e8:	46c0      	nop			; (mov r8, r8)
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	46c0      	nop			; (mov r8, r8)
 80062f0:	20000134 	.word	0x20000134
 80062f4:	20000144 	.word	0x20000144
 80062f8:	20000110 	.word	0x20000110
 80062fc:	2000011c 	.word	0x2000011c
 8006300:	20000124 	.word	0x20000124

08006304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8006304:	480d      	ldr	r0, [pc, #52]	; (800633c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8006306:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8006308:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800630a:	e003      	b.n	8006314 <LoopCopyDataInit>

0800630c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800630c:	4b0c      	ldr	r3, [pc, #48]	; (8006340 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800630e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006310:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006312:	3104      	adds	r1, #4

08006314 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8006314:	480b      	ldr	r0, [pc, #44]	; (8006344 <LoopForever+0xa>)
  ldr  r3, =_edata
 8006316:	4b0c      	ldr	r3, [pc, #48]	; (8006348 <LoopForever+0xe>)
  adds  r2, r0, r1
 8006318:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800631a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800631c:	d3f6      	bcc.n	800630c <CopyDataInit>
  ldr  r2, =_sbss
 800631e:	4a0b      	ldr	r2, [pc, #44]	; (800634c <LoopForever+0x12>)
  b  LoopFillZerobss
 8006320:	e002      	b.n	8006328 <LoopFillZerobss>

08006322 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8006322:	2300      	movs	r3, #0
  str  r3, [r2]
 8006324:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006326:	3204      	adds	r2, #4

08006328 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8006328:	4b09      	ldr	r3, [pc, #36]	; (8006350 <LoopForever+0x16>)
  cmp  r2, r3
 800632a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800632c:	d3f9      	bcc.n	8006322 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800632e:	f7fe f891 	bl	8004454 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006332:	f004 fbe1 	bl	800aaf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006336:	f7fd f8a1 	bl	800347c <main>

0800633a <LoopForever>:

LoopForever:
    b LoopForever
 800633a:	e7fe      	b.n	800633a <LoopForever>
   ldr   r0, =_estack
 800633c:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8006340:	0800bf3c 	.word	0x0800bf3c
  ldr  r0, =_sdata
 8006344:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006348:	200000d0 	.word	0x200000d0
  ldr  r2, =_sbss
 800634c:	200000d0 	.word	0x200000d0
  ldr  r3, = _ebss
 8006350:	200003a8 	.word	0x200003a8

08006354 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006354:	e7fe      	b.n	8006354 <ADC1_COMP_IRQHandler>
	...

08006358 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800635e:	1dfb      	adds	r3, r7, #7
 8006360:	2200      	movs	r2, #0
 8006362:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8006364:	4b0b      	ldr	r3, [pc, #44]	; (8006394 <HAL_Init+0x3c>)
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	4b0a      	ldr	r3, [pc, #40]	; (8006394 <HAL_Init+0x3c>)
 800636a:	2140      	movs	r1, #64	; 0x40
 800636c:	430a      	orrs	r2, r1
 800636e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006370:	2000      	movs	r0, #0
 8006372:	f000 f811 	bl	8006398 <HAL_InitTick>
 8006376:	1e03      	subs	r3, r0, #0
 8006378:	d003      	beq.n	8006382 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800637a:	1dfb      	adds	r3, r7, #7
 800637c:	2201      	movs	r2, #1
 800637e:	701a      	strb	r2, [r3, #0]
 8006380:	e001      	b.n	8006386 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006382:	f7fd fde1 	bl	8003f48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006386:	1dfb      	adds	r3, r7, #7
 8006388:	781b      	ldrb	r3, [r3, #0]
}
 800638a:	0018      	movs	r0, r3
 800638c:	46bd      	mov	sp, r7
 800638e:	b002      	add	sp, #8
 8006390:	bd80      	pop	{r7, pc}
 8006392:	46c0      	nop			; (mov r8, r8)
 8006394:	40022000 	.word	0x40022000

08006398 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80063a0:	230f      	movs	r3, #15
 80063a2:	18fb      	adds	r3, r7, r3
 80063a4:	2200      	movs	r2, #0
 80063a6:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80063a8:	4b0f      	ldr	r3, [pc, #60]	; (80063e8 <HAL_InitTick+0x50>)
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	23fa      	movs	r3, #250	; 0xfa
 80063ae:	0099      	lsls	r1, r3, #2
 80063b0:	0010      	movs	r0, r2
 80063b2:	f7f9 feb1 	bl	8000118 <__udivsi3>
 80063b6:	0003      	movs	r3, r0
 80063b8:	0018      	movs	r0, r3
 80063ba:	f000 fde4 	bl	8006f86 <HAL_SYSTICK_Config>
 80063be:	1e03      	subs	r3, r0, #0
 80063c0:	d004      	beq.n	80063cc <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 80063c2:	230f      	movs	r3, #15
 80063c4:	18fb      	adds	r3, r7, r3
 80063c6:	2201      	movs	r2, #1
 80063c8:	701a      	strb	r2, [r3, #0]
 80063ca:	e006      	b.n	80063da <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80063cc:	6879      	ldr	r1, [r7, #4]
 80063ce:	2301      	movs	r3, #1
 80063d0:	425b      	negs	r3, r3
 80063d2:	2200      	movs	r2, #0
 80063d4:	0018      	movs	r0, r3
 80063d6:	f000 fda1 	bl	8006f1c <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 80063da:	230f      	movs	r3, #15
 80063dc:	18fb      	adds	r3, r7, r3
 80063de:	781b      	ldrb	r3, [r3, #0]
}
 80063e0:	0018      	movs	r0, r3
 80063e2:	46bd      	mov	sp, r7
 80063e4:	b004      	add	sp, #16
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	20000010 	.word	0x20000010

080063ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	af00      	add	r7, sp, #0
  uwTick++;
 80063f0:	4b03      	ldr	r3, [pc, #12]	; (8006400 <HAL_IncTick+0x14>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	1c5a      	adds	r2, r3, #1
 80063f6:	4b02      	ldr	r3, [pc, #8]	; (8006400 <HAL_IncTick+0x14>)
 80063f8:	601a      	str	r2, [r3, #0]
}
 80063fa:	46c0      	nop			; (mov r8, r8)
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	200003a0 	.word	0x200003a0

08006404 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	af00      	add	r7, sp, #0
  return uwTick;
 8006408:	4b02      	ldr	r3, [pc, #8]	; (8006414 <HAL_GetTick+0x10>)
 800640a:	681b      	ldr	r3, [r3, #0]
}
 800640c:	0018      	movs	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	46c0      	nop			; (mov r8, r8)
 8006414:	200003a0 	.word	0x200003a0

08006418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006420:	f7ff fff0 	bl	8006404 <HAL_GetTick>
 8006424:	0003      	movs	r3, r0
 8006426:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	3301      	adds	r3, #1
 8006430:	d002      	beq.n	8006438 <HAL_Delay+0x20>
  {
    wait++;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	3301      	adds	r3, #1
 8006436:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006438:	46c0      	nop			; (mov r8, r8)
 800643a:	f7ff ffe3 	bl	8006404 <HAL_GetTick>
 800643e:	0002      	movs	r2, r0
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	429a      	cmp	r2, r3
 8006448:	d8f7      	bhi.n	800643a <HAL_Delay+0x22>
  {
  }
}
 800644a:	46c0      	nop			; (mov r8, r8)
 800644c:	46bd      	mov	sp, r7
 800644e:	b004      	add	sp, #16
 8006450:	bd80      	pop	{r7, pc}
	...

08006454 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d101      	bne.n	8006466 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e159      	b.n	800671a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800646a:	2b00      	cmp	r3, #0
 800646c:	d10a      	bne.n	8006484 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2250      	movs	r2, #80	; 0x50
 8006478:	2100      	movs	r1, #0
 800647a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	0018      	movs	r0, r3
 8006480:	f7fd fd76 	bl	8003f70 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006488:	2210      	movs	r2, #16
 800648a:	4013      	ands	r3, r2
 800648c:	2b10      	cmp	r3, #16
 800648e:	d005      	beq.n	800649c <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	2204      	movs	r2, #4
 8006498:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800649a:	d00b      	beq.n	80064b4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064a0:	2210      	movs	r2, #16
 80064a2:	431a      	orrs	r2, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2250      	movs	r2, #80	; 0x50
 80064ac:	2100      	movs	r1, #0
 80064ae:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e132      	b.n	800671a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b8:	4a9a      	ldr	r2, [pc, #616]	; (8006724 <HAL_ADC_Init+0x2d0>)
 80064ba:	4013      	ands	r3, r2
 80064bc:	2202      	movs	r2, #2
 80064be:	431a      	orrs	r2, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	2203      	movs	r2, #3
 80064cc:	4013      	ands	r3, r2
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d108      	bne.n	80064e4 <HAL_ADC_Init+0x90>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	2201      	movs	r2, #1
 80064da:	4013      	ands	r3, r2
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d101      	bne.n	80064e4 <HAL_ADC_Init+0x90>
 80064e0:	2301      	movs	r3, #1
 80064e2:	e000      	b.n	80064e6 <HAL_ADC_Init+0x92>
 80064e4:	2300      	movs	r3, #0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d149      	bne.n	800657e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	685a      	ldr	r2, [r3, #4]
 80064ee:	23c0      	movs	r3, #192	; 0xc0
 80064f0:	061b      	lsls	r3, r3, #24
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d00b      	beq.n	800650e <HAL_ADC_Init+0xba>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	685a      	ldr	r2, [r3, #4]
 80064fa:	2380      	movs	r3, #128	; 0x80
 80064fc:	05db      	lsls	r3, r3, #23
 80064fe:	429a      	cmp	r2, r3
 8006500:	d005      	beq.n	800650e <HAL_ADC_Init+0xba>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	685a      	ldr	r2, [r3, #4]
 8006506:	2380      	movs	r3, #128	; 0x80
 8006508:	061b      	lsls	r3, r3, #24
 800650a:	429a      	cmp	r2, r3
 800650c:	d111      	bne.n	8006532 <HAL_ADC_Init+0xde>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	691a      	ldr	r2, [r3, #16]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	0092      	lsls	r2, r2, #2
 800651a:	0892      	lsrs	r2, r2, #2
 800651c:	611a      	str	r2, [r3, #16]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	6919      	ldr	r1, [r3, #16]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685a      	ldr	r2, [r3, #4]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	430a      	orrs	r2, r1
 800652e:	611a      	str	r2, [r3, #16]
 8006530:	e014      	b.n	800655c <HAL_ADC_Init+0x108>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	691a      	ldr	r2, [r3, #16]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	0092      	lsls	r2, r2, #2
 800653e:	0892      	lsrs	r2, r2, #2
 8006540:	611a      	str	r2, [r3, #16]
 8006542:	4b79      	ldr	r3, [pc, #484]	; (8006728 <HAL_ADC_Init+0x2d4>)
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	4b78      	ldr	r3, [pc, #480]	; (8006728 <HAL_ADC_Init+0x2d4>)
 8006548:	4978      	ldr	r1, [pc, #480]	; (800672c <HAL_ADC_Init+0x2d8>)
 800654a:	400a      	ands	r2, r1
 800654c:	601a      	str	r2, [r3, #0]
 800654e:	4b76      	ldr	r3, [pc, #472]	; (8006728 <HAL_ADC_Init+0x2d4>)
 8006550:	6819      	ldr	r1, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	685a      	ldr	r2, [r3, #4]
 8006556:	4b74      	ldr	r3, [pc, #464]	; (8006728 <HAL_ADC_Init+0x2d4>)
 8006558:	430a      	orrs	r2, r1
 800655a:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68da      	ldr	r2, [r3, #12]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2118      	movs	r1, #24
 8006568:	438a      	bics	r2, r1
 800656a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68d9      	ldr	r1, [r3, #12]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	689a      	ldr	r2, [r3, #8]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800657e:	4b6a      	ldr	r3, [pc, #424]	; (8006728 <HAL_ADC_Init+0x2d4>)
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	4b69      	ldr	r3, [pc, #420]	; (8006728 <HAL_ADC_Init+0x2d4>)
 8006584:	496a      	ldr	r1, [pc, #424]	; (8006730 <HAL_ADC_Init+0x2dc>)
 8006586:	400a      	ands	r2, r1
 8006588:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 800658a:	4b67      	ldr	r3, [pc, #412]	; (8006728 <HAL_ADC_Init+0x2d4>)
 800658c:	6819      	ldr	r1, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006592:	065a      	lsls	r2, r3, #25
 8006594:	4b64      	ldr	r3, [pc, #400]	; (8006728 <HAL_ADC_Init+0x2d4>)
 8006596:	430a      	orrs	r2, r1
 8006598:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	689a      	ldr	r2, [r3, #8]
 80065a0:	2380      	movs	r3, #128	; 0x80
 80065a2:	055b      	lsls	r3, r3, #21
 80065a4:	4013      	ands	r3, r2
 80065a6:	d108      	bne.n	80065ba <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689a      	ldr	r2, [r3, #8]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	2180      	movs	r1, #128	; 0x80
 80065b4:	0549      	lsls	r1, r1, #21
 80065b6:	430a      	orrs	r2, r1
 80065b8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68da      	ldr	r2, [r3, #12]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	495b      	ldr	r1, [pc, #364]	; (8006734 <HAL_ADC_Init+0x2e0>)
 80065c6:	400a      	ands	r2, r1
 80065c8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68d9      	ldr	r1, [r3, #12]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d101      	bne.n	80065e0 <HAL_ADC_Init+0x18c>
 80065dc:	2304      	movs	r3, #4
 80065de:	e000      	b.n	80065e2 <HAL_ADC_Init+0x18e>
 80065e0:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80065e2:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2020      	movs	r0, #32
 80065e8:	5c1b      	ldrb	r3, [r3, r0]
 80065ea:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80065ec:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	202c      	movs	r0, #44	; 0x2c
 80065f2:	5c1b      	ldrb	r3, [r3, r0]
 80065f4:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80065f6:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80065fc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8006604:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800660c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	430a      	orrs	r2, r1
 8006614:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800661a:	23c2      	movs	r3, #194	; 0xc2
 800661c:	33ff      	adds	r3, #255	; 0xff
 800661e:	429a      	cmp	r2, r3
 8006620:	d00b      	beq.n	800663a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68d9      	ldr	r1, [r3, #12]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8006630:	431a      	orrs	r2, r3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	430a      	orrs	r2, r1
 8006638:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2221      	movs	r2, #33	; 0x21
 800663e:	5c9b      	ldrb	r3, [r3, r2]
 8006640:	2b01      	cmp	r3, #1
 8006642:	d11a      	bne.n	800667a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2220      	movs	r2, #32
 8006648:	5c9b      	ldrb	r3, [r3, r2]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d109      	bne.n	8006662 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68da      	ldr	r2, [r3, #12]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2180      	movs	r1, #128	; 0x80
 800665a:	0249      	lsls	r1, r1, #9
 800665c:	430a      	orrs	r2, r1
 800665e:	60da      	str	r2, [r3, #12]
 8006660:	e00b      	b.n	800667a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006666:	2220      	movs	r2, #32
 8006668:	431a      	orrs	r2, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006672:	2201      	movs	r2, #1
 8006674:	431a      	orrs	r2, r3
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800667e:	2b01      	cmp	r3, #1
 8006680:	d11f      	bne.n	80066c2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	691a      	ldr	r2, [r3, #16]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	492a      	ldr	r1, [pc, #168]	; (8006738 <HAL_ADC_Init+0x2e4>)
 800668e:	400a      	ands	r2, r1
 8006690:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	6919      	ldr	r1, [r3, #16]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80066a0:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 80066a6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	691a      	ldr	r2, [r3, #16]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2101      	movs	r1, #1
 80066bc:	430a      	orrs	r2, r1
 80066be:	611a      	str	r2, [r3, #16]
 80066c0:	e00e      	b.n	80066e0 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	2201      	movs	r2, #1
 80066ca:	4013      	ands	r3, r2
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d107      	bne.n	80066e0 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	691a      	ldr	r2, [r3, #16]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2101      	movs	r1, #1
 80066dc:	438a      	bics	r2, r1
 80066de:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	695a      	ldr	r2, [r3, #20]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2107      	movs	r1, #7
 80066ec:	438a      	bics	r2, r1
 80066ee:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6959      	ldr	r1, [r3, #20]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	430a      	orrs	r2, r1
 8006700:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800670c:	2203      	movs	r2, #3
 800670e:	4393      	bics	r3, r2
 8006710:	2201      	movs	r2, #1
 8006712:	431a      	orrs	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8006718:	2300      	movs	r3, #0
}
 800671a:	0018      	movs	r0, r3
 800671c:	46bd      	mov	sp, r7
 800671e:	b002      	add	sp, #8
 8006720:	bd80      	pop	{r7, pc}
 8006722:	46c0      	nop			; (mov r8, r8)
 8006724:	fffffefd 	.word	0xfffffefd
 8006728:	40012708 	.word	0x40012708
 800672c:	ffc3ffff 	.word	0xffc3ffff
 8006730:	fdffffff 	.word	0xfdffffff
 8006734:	fffe0219 	.word	0xfffe0219
 8006738:	fffffc03 	.word	0xfffffc03

0800673c <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800673c:	b5b0      	push	{r4, r5, r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006744:	230f      	movs	r3, #15
 8006746:	18fb      	adds	r3, r7, r3
 8006748:	2200      	movs	r2, #0
 800674a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2250      	movs	r2, #80	; 0x50
 8006750:	5c9b      	ldrb	r3, [r3, r2]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d101      	bne.n	800675a <HAL_ADC_Stop+0x1e>
 8006756:	2302      	movs	r3, #2
 8006758:	e02a      	b.n	80067b0 <HAL_ADC_Stop+0x74>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2250      	movs	r2, #80	; 0x50
 800675e:	2101      	movs	r1, #1
 8006760:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8006762:	250f      	movs	r5, #15
 8006764:	197c      	adds	r4, r7, r5
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	0018      	movs	r0, r3
 800676a:	f000 fa9b 	bl	8006ca4 <ADC_ConversionStop>
 800676e:	0003      	movs	r3, r0
 8006770:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006772:	197b      	adds	r3, r7, r5
 8006774:	781b      	ldrb	r3, [r3, #0]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d113      	bne.n	80067a2 <HAL_ADC_Stop+0x66>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800677a:	250f      	movs	r5, #15
 800677c:	197c      	adds	r4, r7, r5
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	0018      	movs	r0, r3
 8006782:	f000 fa2f 	bl	8006be4 <ADC_Disable>
 8006786:	0003      	movs	r3, r0
 8006788:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800678a:	197b      	adds	r3, r7, r5
 800678c:	781b      	ldrb	r3, [r3, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d107      	bne.n	80067a2 <HAL_ADC_Stop+0x66>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006796:	4a08      	ldr	r2, [pc, #32]	; (80067b8 <HAL_ADC_Stop+0x7c>)
 8006798:	4013      	ands	r3, r2
 800679a:	2201      	movs	r2, #1
 800679c:	431a      	orrs	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2250      	movs	r2, #80	; 0x50
 80067a6:	2100      	movs	r1, #0
 80067a8:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80067aa:	230f      	movs	r3, #15
 80067ac:	18fb      	adds	r3, r7, r3
 80067ae:	781b      	ldrb	r3, [r3, #0]
}
 80067b0:	0018      	movs	r0, r3
 80067b2:	46bd      	mov	sp, r7
 80067b4:	b004      	add	sp, #16
 80067b6:	bdb0      	pop	{r4, r5, r7, pc}
 80067b8:	fffffefe 	.word	0xfffffefe

080067bc <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80067c6:	2300      	movs	r3, #0
 80067c8:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80067ca:	2300      	movs	r3, #0
 80067cc:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	2b08      	cmp	r3, #8
 80067d4:	d102      	bne.n	80067dc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80067d6:	2308      	movs	r3, #8
 80067d8:	60fb      	str	r3, [r7, #12]
 80067da:	e014      	b.n	8006806 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	2201      	movs	r2, #1
 80067e4:	4013      	ands	r3, r2
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d10b      	bne.n	8006802 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ee:	2220      	movs	r2, #32
 80067f0:	431a      	orrs	r2, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2250      	movs	r2, #80	; 0x50
 80067fa:	2100      	movs	r1, #0
 80067fc:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	e06c      	b.n	80068dc <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8006802:	230c      	movs	r3, #12
 8006804:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8006806:	f7ff fdfd 	bl	8006404 <HAL_GetTick>
 800680a:	0003      	movs	r3, r0
 800680c:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800680e:	e019      	b.n	8006844 <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	3301      	adds	r3, #1
 8006814:	d016      	beq.n	8006844 <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d007      	beq.n	800682c <HAL_ADC_PollForConversion+0x70>
 800681c:	f7ff fdf2 	bl	8006404 <HAL_GetTick>
 8006820:	0002      	movs	r2, r0
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	683a      	ldr	r2, [r7, #0]
 8006828:	429a      	cmp	r2, r3
 800682a:	d20b      	bcs.n	8006844 <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006830:	2204      	movs	r2, #4
 8006832:	431a      	orrs	r2, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2250      	movs	r2, #80	; 0x50
 800683c:	2100      	movs	r1, #0
 800683e:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8006840:	2303      	movs	r3, #3
 8006842:	e04b      	b.n	80068dc <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	4013      	ands	r3, r2
 800684e:	d0df      	beq.n	8006810 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006854:	2280      	movs	r2, #128	; 0x80
 8006856:	0092      	lsls	r2, r2, #2
 8006858:	431a      	orrs	r2, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68da      	ldr	r2, [r3, #12]
 8006864:	23c0      	movs	r3, #192	; 0xc0
 8006866:	011b      	lsls	r3, r3, #4
 8006868:	4013      	ands	r3, r2
 800686a:	d12e      	bne.n	80068ca <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2220      	movs	r2, #32
 8006870:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006872:	2b00      	cmp	r3, #0
 8006874:	d129      	bne.n	80068ca <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2208      	movs	r2, #8
 800687e:	4013      	ands	r3, r2
 8006880:	2b08      	cmp	r3, #8
 8006882:	d122      	bne.n	80068ca <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	2204      	movs	r2, #4
 800688c:	4013      	ands	r3, r2
 800688e:	d110      	bne.n	80068b2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	685a      	ldr	r2, [r3, #4]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	210c      	movs	r1, #12
 800689c:	438a      	bics	r2, r1
 800689e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068a4:	4a0f      	ldr	r2, [pc, #60]	; (80068e4 <HAL_ADC_PollForConversion+0x128>)
 80068a6:	4013      	ands	r3, r2
 80068a8:	2201      	movs	r2, #1
 80068aa:	431a      	orrs	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	655a      	str	r2, [r3, #84]	; 0x54
 80068b0:	e00b      	b.n	80068ca <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068b6:	2220      	movs	r2, #32
 80068b8:	431a      	orrs	r2, r3
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068c2:	2201      	movs	r2, #1
 80068c4:	431a      	orrs	r2, r3
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d103      	bne.n	80068da <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	220c      	movs	r2, #12
 80068d8:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	0018      	movs	r0, r3
 80068de:	46bd      	mov	sp, r7
 80068e0:	b004      	add	sp, #16
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	fffffefe 	.word	0xfffffefe

080068e8 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80068e8:	b590      	push	{r4, r7, lr}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80068f0:	230f      	movs	r3, #15
 80068f2:	18fb      	adds	r3, r7, r3
 80068f4:	2200      	movs	r2, #0
 80068f6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	2204      	movs	r2, #4
 8006900:	4013      	ands	r3, r2
 8006902:	d156      	bne.n	80069b2 <HAL_ADC_Start_IT+0xca>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2250      	movs	r2, #80	; 0x50
 8006908:	5c9b      	ldrb	r3, [r3, r2]
 800690a:	2b01      	cmp	r3, #1
 800690c:	d101      	bne.n	8006912 <HAL_ADC_Start_IT+0x2a>
 800690e:	2302      	movs	r3, #2
 8006910:	e056      	b.n	80069c0 <HAL_ADC_Start_IT+0xd8>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2250      	movs	r2, #80	; 0x50
 8006916:	2101      	movs	r1, #1
 8006918:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	69db      	ldr	r3, [r3, #28]
 800691e:	2b01      	cmp	r3, #1
 8006920:	d007      	beq.n	8006932 <HAL_ADC_Start_IT+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8006922:	230f      	movs	r3, #15
 8006924:	18fc      	adds	r4, r7, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	0018      	movs	r0, r3
 800692a:	f000 f8fb 	bl	8006b24 <ADC_Enable>
 800692e:	0003      	movs	r3, r0
 8006930:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006932:	230f      	movs	r3, #15
 8006934:	18fb      	adds	r3, r7, r3
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d13e      	bne.n	80069ba <HAL_ADC_Start_IT+0xd2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006940:	4a21      	ldr	r2, [pc, #132]	; (80069c8 <HAL_ADC_Start_IT+0xe0>)
 8006942:	4013      	ands	r3, r2
 8006944:	2280      	movs	r2, #128	; 0x80
 8006946:	0052      	lsls	r2, r2, #1
 8006948:	431a      	orrs	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2250      	movs	r2, #80	; 0x50
 8006958:	2100      	movs	r1, #0
 800695a:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	221c      	movs	r2, #28
 8006962:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	2b08      	cmp	r3, #8
 800696a:	d110      	bne.n	800698e <HAL_ADC_Start_IT+0xa6>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685a      	ldr	r2, [r3, #4]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2104      	movs	r1, #4
 8006978:	438a      	bics	r2, r1
 800697a:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS | ADC_IT_OVR));
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2118      	movs	r1, #24
 8006988:	430a      	orrs	r2, r1
 800698a:	605a      	str	r2, [r3, #4]
          break;
 800698c:	e008      	b.n	80069a0 <HAL_ADC_Start_IT+0xb8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685a      	ldr	r2, [r3, #4]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	211c      	movs	r1, #28
 800699a:	430a      	orrs	r2, r1
 800699c:	605a      	str	r2, [r3, #4]
          break;
 800699e:	46c0      	nop			; (mov r8, r8)
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689a      	ldr	r2, [r3, #8]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2104      	movs	r1, #4
 80069ac:	430a      	orrs	r2, r1
 80069ae:	609a      	str	r2, [r3, #8]
 80069b0:	e003      	b.n	80069ba <HAL_ADC_Start_IT+0xd2>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80069b2:	230f      	movs	r3, #15
 80069b4:	18fb      	adds	r3, r7, r3
 80069b6:	2202      	movs	r2, #2
 80069b8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80069ba:	230f      	movs	r3, #15
 80069bc:	18fb      	adds	r3, r7, r3
 80069be:	781b      	ldrb	r3, [r3, #0]
}
 80069c0:	0018      	movs	r0, r3
 80069c2:	46bd      	mov	sp, r7
 80069c4:	b005      	add	sp, #20
 80069c6:	bd90      	pop	{r4, r7, pc}
 80069c8:	fffff0fe 	.word	0xfffff0fe

080069cc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80069da:	0018      	movs	r0, r3
 80069dc:	46bd      	mov	sp, r7
 80069de:	b002      	add	sp, #8
 80069e0:	bd80      	pop	{r7, pc}
	...

080069e4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b082      	sub	sp, #8
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2250      	movs	r2, #80	; 0x50
 80069f2:	5c9b      	ldrb	r3, [r3, r2]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d101      	bne.n	80069fc <HAL_ADC_ConfigChannel+0x18>
 80069f8:	2302      	movs	r3, #2
 80069fa:	e085      	b.n	8006b08 <HAL_ADC_ConfigChannel+0x124>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2250      	movs	r2, #80	; 0x50
 8006a00:	2101      	movs	r1, #1
 8006a02:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	2204      	movs	r2, #4
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	d00b      	beq.n	8006a28 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a14:	2220      	movs	r2, #32
 8006a16:	431a      	orrs	r2, r3
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2250      	movs	r2, #80	; 0x50
 8006a20:	2100      	movs	r1, #0
 8006a22:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e06f      	b.n	8006b08 <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	4a38      	ldr	r2, [pc, #224]	; (8006b10 <HAL_ADC_ConfigChannel+0x12c>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d035      	beq.n	8006a9e <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	035b      	lsls	r3, r3, #13
 8006a3e:	0b5a      	lsrs	r2, r3, #13
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	2380      	movs	r3, #128	; 0x80
 8006a4e:	02db      	lsls	r3, r3, #11
 8006a50:	4013      	ands	r3, r2
 8006a52:	d009      	beq.n	8006a68 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8006a54:	4b2f      	ldr	r3, [pc, #188]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	4b2e      	ldr	r3, [pc, #184]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006a5a:	2180      	movs	r1, #128	; 0x80
 8006a5c:	0409      	lsls	r1, r1, #16
 8006a5e:	430a      	orrs	r2, r1
 8006a60:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8006a62:	200a      	movs	r0, #10
 8006a64:	f000 f964 	bl	8006d30 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	2380      	movs	r3, #128	; 0x80
 8006a6e:	029b      	lsls	r3, r3, #10
 8006a70:	4013      	ands	r3, r2
 8006a72:	d006      	beq.n	8006a82 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8006a74:	4b27      	ldr	r3, [pc, #156]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	4b26      	ldr	r3, [pc, #152]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006a7a:	2180      	movs	r1, #128	; 0x80
 8006a7c:	03c9      	lsls	r1, r1, #15
 8006a7e:	430a      	orrs	r2, r1
 8006a80:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	2380      	movs	r3, #128	; 0x80
 8006a88:	025b      	lsls	r3, r3, #9
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	d037      	beq.n	8006afe <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8006a8e:	4b21      	ldr	r3, [pc, #132]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	4b20      	ldr	r3, [pc, #128]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006a94:	2180      	movs	r1, #128	; 0x80
 8006a96:	0449      	lsls	r1, r1, #17
 8006a98:	430a      	orrs	r2, r1
 8006a9a:	601a      	str	r2, [r3, #0]
 8006a9c:	e02f      	b.n	8006afe <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	035b      	lsls	r3, r3, #13
 8006aaa:	0b5b      	lsrs	r3, r3, #13
 8006aac:	43d9      	mvns	r1, r3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	400a      	ands	r2, r1
 8006ab4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	2380      	movs	r3, #128	; 0x80
 8006abc:	02db      	lsls	r3, r3, #11
 8006abe:	4013      	ands	r3, r2
 8006ac0:	d005      	beq.n	8006ace <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8006ac2:	4b14      	ldr	r3, [pc, #80]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	4b13      	ldr	r3, [pc, #76]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006ac8:	4913      	ldr	r1, [pc, #76]	; (8006b18 <HAL_ADC_ConfigChannel+0x134>)
 8006aca:	400a      	ands	r2, r1
 8006acc:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	2380      	movs	r3, #128	; 0x80
 8006ad4:	029b      	lsls	r3, r3, #10
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	d005      	beq.n	8006ae6 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8006ada:	4b0e      	ldr	r3, [pc, #56]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	4b0d      	ldr	r3, [pc, #52]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006ae0:	490e      	ldr	r1, [pc, #56]	; (8006b1c <HAL_ADC_ConfigChannel+0x138>)
 8006ae2:	400a      	ands	r2, r1
 8006ae4:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	2380      	movs	r3, #128	; 0x80
 8006aec:	025b      	lsls	r3, r3, #9
 8006aee:	4013      	ands	r3, r2
 8006af0:	d005      	beq.n	8006afe <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8006af2:	4b08      	ldr	r3, [pc, #32]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	4b07      	ldr	r3, [pc, #28]	; (8006b14 <HAL_ADC_ConfigChannel+0x130>)
 8006af8:	4909      	ldr	r1, [pc, #36]	; (8006b20 <HAL_ADC_ConfigChannel+0x13c>)
 8006afa:	400a      	ands	r2, r1
 8006afc:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2250      	movs	r2, #80	; 0x50
 8006b02:	2100      	movs	r1, #0
 8006b04:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	0018      	movs	r0, r3
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	b002      	add	sp, #8
 8006b0e:	bd80      	pop	{r7, pc}
 8006b10:	00001001 	.word	0x00001001
 8006b14:	40012708 	.word	0x40012708
 8006b18:	ff7fffff 	.word	0xff7fffff
 8006b1c:	ffbfffff 	.word	0xffbfffff
 8006b20:	feffffff 	.word	0xfeffffff

08006b24 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	2203      	movs	r2, #3
 8006b38:	4013      	ands	r3, r2
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d108      	bne.n	8006b50 <ADC_Enable+0x2c>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2201      	movs	r2, #1
 8006b46:	4013      	ands	r3, r2
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d101      	bne.n	8006b50 <ADC_Enable+0x2c>
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e000      	b.n	8006b52 <ADC_Enable+0x2e>
 8006b50:	2300      	movs	r3, #0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d13f      	bne.n	8006bd6 <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	4a20      	ldr	r2, [pc, #128]	; (8006be0 <ADC_Enable+0xbc>)
 8006b5e:	4013      	ands	r3, r2
 8006b60:	d00d      	beq.n	8006b7e <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b66:	2210      	movs	r2, #16
 8006b68:	431a      	orrs	r2, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b72:	2201      	movs	r2, #1
 8006b74:	431a      	orrs	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e02c      	b.n	8006bd8 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	689a      	ldr	r2, [r3, #8]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2101      	movs	r1, #1
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8006b8e:	2001      	movs	r0, #1
 8006b90:	f000 f8ce 	bl	8006d30 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8006b94:	f7ff fc36 	bl	8006404 <HAL_GetTick>
 8006b98:	0003      	movs	r3, r0
 8006b9a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8006b9c:	e014      	b.n	8006bc8 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006b9e:	f7ff fc31 	bl	8006404 <HAL_GetTick>
 8006ba2:	0002      	movs	r2, r0
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	1ad3      	subs	r3, r2, r3
 8006ba8:	2b0a      	cmp	r3, #10
 8006baa:	d90d      	bls.n	8006bc8 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bb0:	2210      	movs	r2, #16
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e007      	b.n	8006bd8 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d1e3      	bne.n	8006b9e <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	0018      	movs	r0, r3
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	b004      	add	sp, #16
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	80000017 	.word	0x80000017

08006be4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006bec:	2300      	movs	r3, #0
 8006bee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	2203      	movs	r2, #3
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d108      	bne.n	8006c10 <ADC_Disable+0x2c>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2201      	movs	r2, #1
 8006c06:	4013      	ands	r3, r2
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d101      	bne.n	8006c10 <ADC_Disable+0x2c>
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e000      	b.n	8006c12 <ADC_Disable+0x2e>
 8006c10:	2300      	movs	r3, #0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d041      	beq.n	8006c9a <ADC_Disable+0xb6>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	2205      	movs	r2, #5
 8006c1e:	4013      	ands	r3, r2
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d110      	bne.n	8006c46 <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	689a      	ldr	r2, [r3, #8]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2102      	movs	r1, #2
 8006c30:	430a      	orrs	r2, r1
 8006c32:	609a      	str	r2, [r3, #8]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	2203      	movs	r2, #3
 8006c3a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006c3c:	f7ff fbe2 	bl	8006404 <HAL_GetTick>
 8006c40:	0003      	movs	r3, r0
 8006c42:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8006c44:	e022      	b.n	8006c8c <ADC_Disable+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c4a:	2210      	movs	r2, #16
 8006c4c:	431a      	orrs	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c56:	2201      	movs	r2, #1
 8006c58:	431a      	orrs	r2, r3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e01c      	b.n	8006c9c <ADC_Disable+0xb8>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006c62:	f7ff fbcf 	bl	8006404 <HAL_GetTick>
 8006c66:	0002      	movs	r2, r0
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	2b0a      	cmp	r3, #10
 8006c6e:	d90d      	bls.n	8006c8c <ADC_Disable+0xa8>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c74:	2210      	movs	r2, #16
 8006c76:	431a      	orrs	r2, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c80:	2201      	movs	r2, #1
 8006c82:	431a      	orrs	r2, r3
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e007      	b.n	8006c9c <ADC_Disable+0xb8>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	2201      	movs	r2, #1
 8006c94:	4013      	ands	r3, r2
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d0e3      	beq.n	8006c62 <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006c9a:	2300      	movs	r3, #0
}
 8006c9c:	0018      	movs	r0, r3
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	b004      	add	sp, #16
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b084      	sub	sp, #16
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006cac:	2300      	movs	r3, #0
 8006cae:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	2204      	movs	r2, #4
 8006cb8:	4013      	ands	r3, r2
 8006cba:	d034      	beq.n	8006d26 <ADC_ConversionStop+0x82>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	2204      	movs	r2, #4
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	2b04      	cmp	r3, #4
 8006cc8:	d10d      	bne.n	8006ce6 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	2202      	movs	r2, #2
 8006cd2:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8006cd4:	d107      	bne.n	8006ce6 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	689a      	ldr	r2, [r3, #8]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2110      	movs	r1, #16
 8006ce2:	430a      	orrs	r2, r1
 8006ce4:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006ce6:	f7ff fb8d 	bl	8006404 <HAL_GetTick>
 8006cea:	0003      	movs	r3, r0
 8006cec:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8006cee:	e014      	b.n	8006d1a <ADC_ConversionStop+0x76>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006cf0:	f7ff fb88 	bl	8006404 <HAL_GetTick>
 8006cf4:	0002      	movs	r2, r0
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	2b0a      	cmp	r3, #10
 8006cfc:	d90d      	bls.n	8006d1a <ADC_ConversionStop+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d02:	2210      	movs	r2, #16
 8006d04:	431a      	orrs	r2, r3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d0e:	2201      	movs	r2, #1
 8006d10:	431a      	orrs	r2, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e006      	b.n	8006d28 <ADC_ConversionStop+0x84>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	2204      	movs	r2, #4
 8006d22:	4013      	ands	r3, r2
 8006d24:	d1e4      	bne.n	8006cf0 <ADC_ConversionStop+0x4c>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006d26:	2300      	movs	r3, #0
}
 8006d28:	0018      	movs	r0, r3
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	b004      	add	sp, #16
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8006d38:	4b0a      	ldr	r3, [pc, #40]	; (8006d64 <ADC_DelayMicroSecond+0x34>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	490a      	ldr	r1, [pc, #40]	; (8006d68 <ADC_DelayMicroSecond+0x38>)
 8006d3e:	0018      	movs	r0, r3
 8006d40:	f7f9 f9ea 	bl	8000118 <__udivsi3>
 8006d44:	0003      	movs	r3, r0
 8006d46:	001a      	movs	r2, r3
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4353      	muls	r3, r2
 8006d4c:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8006d4e:	e002      	b.n	8006d56 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	3b01      	subs	r3, #1
 8006d54:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1f9      	bne.n	8006d50 <ADC_DelayMicroSecond+0x20>
  } 
}
 8006d5c:	46c0      	nop			; (mov r8, r8)
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	b004      	add	sp, #16
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	20000010 	.word	0x20000010
 8006d68:	000f4240 	.word	0x000f4240

08006d6c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b082      	sub	sp, #8
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	0002      	movs	r2, r0
 8006d74:	1dfb      	adds	r3, r7, #7
 8006d76:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8006d78:	1dfb      	adds	r3, r7, #7
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	001a      	movs	r2, r3
 8006d7e:	231f      	movs	r3, #31
 8006d80:	401a      	ands	r2, r3
 8006d82:	4b04      	ldr	r3, [pc, #16]	; (8006d94 <NVIC_EnableIRQ+0x28>)
 8006d84:	2101      	movs	r1, #1
 8006d86:	4091      	lsls	r1, r2
 8006d88:	000a      	movs	r2, r1
 8006d8a:	601a      	str	r2, [r3, #0]
}
 8006d8c:	46c0      	nop			; (mov r8, r8)
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	b002      	add	sp, #8
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	e000e100 	.word	0xe000e100

08006d98 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b082      	sub	sp, #8
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	0002      	movs	r2, r0
 8006da0:	1dfb      	adds	r3, r7, #7
 8006da2:	701a      	strb	r2, [r3, #0]
  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8006da4:	1dfb      	adds	r3, r7, #7
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	001a      	movs	r2, r3
 8006daa:	231f      	movs	r3, #31
 8006dac:	4013      	ands	r3, r2
 8006dae:	4905      	ldr	r1, [pc, #20]	; (8006dc4 <NVIC_DisableIRQ+0x2c>)
 8006db0:	2201      	movs	r2, #1
 8006db2:	409a      	lsls	r2, r3
 8006db4:	0013      	movs	r3, r2
 8006db6:	2280      	movs	r2, #128	; 0x80
 8006db8:	508b      	str	r3, [r1, r2]
}
 8006dba:	46c0      	nop			; (mov r8, r8)
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	b002      	add	sp, #8
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	46c0      	nop			; (mov r8, r8)
 8006dc4:	e000e100 	.word	0xe000e100

08006dc8 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b082      	sub	sp, #8
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	0002      	movs	r2, r0
 8006dd0:	1dfb      	adds	r3, r7, #7
 8006dd2:	701a      	strb	r2, [r3, #0]
  NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8006dd4:	1dfb      	adds	r3, r7, #7
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	001a      	movs	r2, r3
 8006dda:	231f      	movs	r3, #31
 8006ddc:	4013      	ands	r3, r2
 8006dde:	4905      	ldr	r1, [pc, #20]	; (8006df4 <NVIC_ClearPendingIRQ+0x2c>)
 8006de0:	2201      	movs	r2, #1
 8006de2:	409a      	lsls	r2, r3
 8006de4:	23c0      	movs	r3, #192	; 0xc0
 8006de6:	005b      	lsls	r3, r3, #1
 8006de8:	50ca      	str	r2, [r1, r3]
}
 8006dea:	46c0      	nop			; (mov r8, r8)
 8006dec:	46bd      	mov	sp, r7
 8006dee:	b002      	add	sp, #8
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	46c0      	nop			; (mov r8, r8)
 8006df4:	e000e100 	.word	0xe000e100

08006df8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006df8:	b590      	push	{r4, r7, lr}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	0002      	movs	r2, r0
 8006e00:	6039      	str	r1, [r7, #0]
 8006e02:	1dfb      	adds	r3, r7, #7
 8006e04:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8006e06:	1dfb      	adds	r3, r7, #7
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	2b7f      	cmp	r3, #127	; 0x7f
 8006e0c:	d932      	bls.n	8006e74 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006e0e:	4a2f      	ldr	r2, [pc, #188]	; (8006ecc <NVIC_SetPriority+0xd4>)
 8006e10:	1dfb      	adds	r3, r7, #7
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	0019      	movs	r1, r3
 8006e16:	230f      	movs	r3, #15
 8006e18:	400b      	ands	r3, r1
 8006e1a:	3b08      	subs	r3, #8
 8006e1c:	089b      	lsrs	r3, r3, #2
 8006e1e:	3306      	adds	r3, #6
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	18d3      	adds	r3, r2, r3
 8006e24:	3304      	adds	r3, #4
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	1dfa      	adds	r2, r7, #7
 8006e2a:	7812      	ldrb	r2, [r2, #0]
 8006e2c:	0011      	movs	r1, r2
 8006e2e:	2203      	movs	r2, #3
 8006e30:	400a      	ands	r2, r1
 8006e32:	00d2      	lsls	r2, r2, #3
 8006e34:	21ff      	movs	r1, #255	; 0xff
 8006e36:	4091      	lsls	r1, r2
 8006e38:	000a      	movs	r2, r1
 8006e3a:	43d2      	mvns	r2, r2
 8006e3c:	401a      	ands	r2, r3
 8006e3e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	019b      	lsls	r3, r3, #6
 8006e44:	22ff      	movs	r2, #255	; 0xff
 8006e46:	401a      	ands	r2, r3
 8006e48:	1dfb      	adds	r3, r7, #7
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	0018      	movs	r0, r3
 8006e4e:	2303      	movs	r3, #3
 8006e50:	4003      	ands	r3, r0
 8006e52:	00db      	lsls	r3, r3, #3
 8006e54:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006e56:	481d      	ldr	r0, [pc, #116]	; (8006ecc <NVIC_SetPriority+0xd4>)
 8006e58:	1dfb      	adds	r3, r7, #7
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	001c      	movs	r4, r3
 8006e5e:	230f      	movs	r3, #15
 8006e60:	4023      	ands	r3, r4
 8006e62:	3b08      	subs	r3, #8
 8006e64:	089b      	lsrs	r3, r3, #2
 8006e66:	430a      	orrs	r2, r1
 8006e68:	3306      	adds	r3, #6
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	18c3      	adds	r3, r0, r3
 8006e6e:	3304      	adds	r3, #4
 8006e70:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8006e72:	e027      	b.n	8006ec4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006e74:	4a16      	ldr	r2, [pc, #88]	; (8006ed0 <NVIC_SetPriority+0xd8>)
 8006e76:	1dfb      	adds	r3, r7, #7
 8006e78:	781b      	ldrb	r3, [r3, #0]
 8006e7a:	b25b      	sxtb	r3, r3
 8006e7c:	089b      	lsrs	r3, r3, #2
 8006e7e:	33c0      	adds	r3, #192	; 0xc0
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	589b      	ldr	r3, [r3, r2]
 8006e84:	1dfa      	adds	r2, r7, #7
 8006e86:	7812      	ldrb	r2, [r2, #0]
 8006e88:	0011      	movs	r1, r2
 8006e8a:	2203      	movs	r2, #3
 8006e8c:	400a      	ands	r2, r1
 8006e8e:	00d2      	lsls	r2, r2, #3
 8006e90:	21ff      	movs	r1, #255	; 0xff
 8006e92:	4091      	lsls	r1, r2
 8006e94:	000a      	movs	r2, r1
 8006e96:	43d2      	mvns	r2, r2
 8006e98:	401a      	ands	r2, r3
 8006e9a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	019b      	lsls	r3, r3, #6
 8006ea0:	22ff      	movs	r2, #255	; 0xff
 8006ea2:	401a      	ands	r2, r3
 8006ea4:	1dfb      	adds	r3, r7, #7
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	0018      	movs	r0, r3
 8006eaa:	2303      	movs	r3, #3
 8006eac:	4003      	ands	r3, r0
 8006eae:	00db      	lsls	r3, r3, #3
 8006eb0:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006eb2:	4807      	ldr	r0, [pc, #28]	; (8006ed0 <NVIC_SetPriority+0xd8>)
 8006eb4:	1dfb      	adds	r3, r7, #7
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	b25b      	sxtb	r3, r3
 8006eba:	089b      	lsrs	r3, r3, #2
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	33c0      	adds	r3, #192	; 0xc0
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	501a      	str	r2, [r3, r0]
}
 8006ec4:	46c0      	nop			; (mov r8, r8)
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	b003      	add	sp, #12
 8006eca:	bd90      	pop	{r4, r7, pc}
 8006ecc:	e000ed00 	.word	0xe000ed00
 8006ed0:	e000e100 	.word	0xe000e100

08006ed4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	4a0c      	ldr	r2, [pc, #48]	; (8006f14 <SysTick_Config+0x40>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d901      	bls.n	8006eea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e010      	b.n	8006f0c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006eea:	4b0b      	ldr	r3, [pc, #44]	; (8006f18 <SysTick_Config+0x44>)
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	3a01      	subs	r2, #1
 8006ef0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	425b      	negs	r3, r3
 8006ef6:	2103      	movs	r1, #3
 8006ef8:	0018      	movs	r0, r3
 8006efa:	f7ff ff7d 	bl	8006df8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006efe:	4b06      	ldr	r3, [pc, #24]	; (8006f18 <SysTick_Config+0x44>)
 8006f00:	2200      	movs	r2, #0
 8006f02:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f04:	4b04      	ldr	r3, [pc, #16]	; (8006f18 <SysTick_Config+0x44>)
 8006f06:	2207      	movs	r2, #7
 8006f08:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	0018      	movs	r0, r3
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	b002      	add	sp, #8
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	00ffffff 	.word	0x00ffffff
 8006f18:	e000e010 	.word	0xe000e010

08006f1c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	60b9      	str	r1, [r7, #8]
 8006f24:	607a      	str	r2, [r7, #4]
 8006f26:	210f      	movs	r1, #15
 8006f28:	187b      	adds	r3, r7, r1
 8006f2a:	1c02      	adds	r2, r0, #0
 8006f2c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8006f2e:	68ba      	ldr	r2, [r7, #8]
 8006f30:	187b      	adds	r3, r7, r1
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	b25b      	sxtb	r3, r3
 8006f36:	0011      	movs	r1, r2
 8006f38:	0018      	movs	r0, r3
 8006f3a:	f7ff ff5d 	bl	8006df8 <NVIC_SetPriority>
}
 8006f3e:	46c0      	nop			; (mov r8, r8)
 8006f40:	46bd      	mov	sp, r7
 8006f42:	b004      	add	sp, #16
 8006f44:	bd80      	pop	{r7, pc}

08006f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b082      	sub	sp, #8
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	0002      	movs	r2, r0
 8006f4e:	1dfb      	adds	r3, r7, #7
 8006f50:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f52:	1dfb      	adds	r3, r7, #7
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	b25b      	sxtb	r3, r3
 8006f58:	0018      	movs	r0, r3
 8006f5a:	f7ff ff07 	bl	8006d6c <NVIC_EnableIRQ>
}
 8006f5e:	46c0      	nop			; (mov r8, r8)
 8006f60:	46bd      	mov	sp, r7
 8006f62:	b002      	add	sp, #8
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b082      	sub	sp, #8
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	0002      	movs	r2, r0
 8006f6e:	1dfb      	adds	r3, r7, #7
 8006f70:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006f72:	1dfb      	adds	r3, r7, #7
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	b25b      	sxtb	r3, r3
 8006f78:	0018      	movs	r0, r3
 8006f7a:	f7ff ff0d 	bl	8006d98 <NVIC_DisableIRQ>
}
 8006f7e:	46c0      	nop			; (mov r8, r8)
 8006f80:	46bd      	mov	sp, r7
 8006f82:	b002      	add	sp, #8
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b082      	sub	sp, #8
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	0018      	movs	r0, r3
 8006f92:	f7ff ff9f 	bl	8006ed4 <SysTick_Config>
 8006f96:	0003      	movs	r3, r0
}
 8006f98:	0018      	movs	r0, r3
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	b002      	add	sp, #8
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{ 
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b082      	sub	sp, #8
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	0002      	movs	r2, r0
 8006fa8:	1dfb      	adds	r3, r7, #7
 8006faa:	701a      	strb	r2, [r3, #0]
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8006fac:	1dfb      	adds	r3, r7, #7
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	b25b      	sxtb	r3, r3
 8006fb2:	0018      	movs	r0, r3
 8006fb4:	f7ff ff08 	bl	8006dc8 <NVIC_ClearPendingIRQ>
}
 8006fb8:	46c0      	nop			; (mov r8, r8)
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	b002      	add	sp, #8
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d101      	bne.n	8006fd2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e061      	b.n	8007096 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a32      	ldr	r2, [pc, #200]	; (80070a0 <HAL_DMA_Init+0xe0>)
 8006fd8:	4694      	mov	ip, r2
 8006fda:	4463      	add	r3, ip
 8006fdc:	2114      	movs	r1, #20
 8006fde:	0018      	movs	r0, r3
 8006fe0:	f7f9 f89a 	bl	8000118 <__udivsi3>
 8006fe4:	0003      	movs	r3, r0
 8006fe6:	009a      	lsls	r2, r3, #2
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a2d      	ldr	r2, [pc, #180]	; (80070a4 <HAL_DMA_Init+0xe4>)
 8006ff0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2225      	movs	r2, #37	; 0x25
 8006ff6:	2102      	movs	r1, #2
 8006ff8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	4a28      	ldr	r2, [pc, #160]	; (80070a8 <HAL_DMA_Init+0xe8>)
 8007006:	4013      	ands	r3, r2
 8007008:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007012:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800701e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800702a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6a1b      	ldr	r3, [r3, #32]
 8007030:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	4313      	orrs	r3, r2
 8007036:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	689a      	ldr	r2, [r3, #8]
 8007044:	2380      	movs	r3, #128	; 0x80
 8007046:	01db      	lsls	r3, r3, #7
 8007048:	429a      	cmp	r2, r3
 800704a:	d018      	beq.n	800707e <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800704c:	4b17      	ldr	r3, [pc, #92]	; (80070ac <HAL_DMA_Init+0xec>)
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007054:	211c      	movs	r1, #28
 8007056:	400b      	ands	r3, r1
 8007058:	210f      	movs	r1, #15
 800705a:	4099      	lsls	r1, r3
 800705c:	000b      	movs	r3, r1
 800705e:	43d9      	mvns	r1, r3
 8007060:	4b12      	ldr	r3, [pc, #72]	; (80070ac <HAL_DMA_Init+0xec>)
 8007062:	400a      	ands	r2, r1
 8007064:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007066:	4b11      	ldr	r3, [pc, #68]	; (80070ac <HAL_DMA_Init+0xec>)
 8007068:	6819      	ldr	r1, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	685a      	ldr	r2, [r3, #4]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007072:	201c      	movs	r0, #28
 8007074:	4003      	ands	r3, r0
 8007076:	409a      	lsls	r2, r3
 8007078:	4b0c      	ldr	r3, [pc, #48]	; (80070ac <HAL_DMA_Init+0xec>)
 800707a:	430a      	orrs	r2, r1
 800707c:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2225      	movs	r2, #37	; 0x25
 8007088:	2101      	movs	r1, #1
 800708a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2224      	movs	r2, #36	; 0x24
 8007090:	2100      	movs	r1, #0
 8007092:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	0018      	movs	r0, r3
 8007098:	46bd      	mov	sp, r7
 800709a:	b004      	add	sp, #16
 800709c:	bd80      	pop	{r7, pc}
 800709e:	46c0      	nop			; (mov r8, r8)
 80070a0:	bffdfff8 	.word	0xbffdfff8
 80070a4:	40020000 	.word	0x40020000
 80070a8:	ffff800f 	.word	0xffff800f
 80070ac:	400200a8 	.word	0x400200a8

080070b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070b8:	230f      	movs	r3, #15
 80070ba:	18fb      	adds	r3, r7, r3
 80070bc:	2200      	movs	r2, #0
 80070be:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2225      	movs	r2, #37	; 0x25
 80070c4:	5c9b      	ldrb	r3, [r3, r2]
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	2b02      	cmp	r3, #2
 80070ca:	d007      	beq.n	80070dc <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2204      	movs	r2, #4
 80070d0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80070d2:	230f      	movs	r3, #15
 80070d4:	18fb      	adds	r3, r7, r3
 80070d6:	2201      	movs	r2, #1
 80070d8:	701a      	strb	r2, [r3, #0]
 80070da:	e02a      	b.n	8007132 <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	210e      	movs	r1, #14
 80070e8:	438a      	bics	r2, r1
 80070ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2101      	movs	r1, #1
 80070f8:	438a      	bics	r2, r1
 80070fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007100:	221c      	movs	r2, #28
 8007102:	401a      	ands	r2, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007108:	2101      	movs	r1, #1
 800710a:	4091      	lsls	r1, r2
 800710c:	000a      	movs	r2, r1
 800710e:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2225      	movs	r2, #37	; 0x25
 8007114:	2101      	movs	r1, #1
 8007116:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2224      	movs	r2, #36	; 0x24
 800711c:	2100      	movs	r1, #0
 800711e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007124:	2b00      	cmp	r3, #0
 8007126:	d004      	beq.n	8007132 <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	0010      	movs	r0, r2
 8007130:	4798      	blx	r3
    }
  }
  return status;
 8007132:	230f      	movs	r3, #15
 8007134:	18fb      	adds	r3, r7, r3
 8007136:	781b      	ldrb	r3, [r3, #0]
}
 8007138:	0018      	movs	r0, r3
 800713a:	46bd      	mov	sp, r7
 800713c:	b004      	add	sp, #16
 800713e:	bd80      	pop	{r7, pc}

08007140 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800715c:	221c      	movs	r2, #28
 800715e:	4013      	ands	r3, r2
 8007160:	2204      	movs	r2, #4
 8007162:	409a      	lsls	r2, r3
 8007164:	0013      	movs	r3, r2
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	4013      	ands	r3, r2
 800716a:	d026      	beq.n	80071ba <HAL_DMA_IRQHandler+0x7a>
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	2204      	movs	r2, #4
 8007170:	4013      	ands	r3, r2
 8007172:	d022      	beq.n	80071ba <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2220      	movs	r2, #32
 800717c:	4013      	ands	r3, r2
 800717e:	d107      	bne.n	8007190 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2104      	movs	r1, #4
 800718c:	438a      	bics	r2, r1
 800718e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007194:	221c      	movs	r2, #28
 8007196:	401a      	ands	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800719c:	2104      	movs	r1, #4
 800719e:	4091      	lsls	r1, r2
 80071a0:	000a      	movs	r2, r1
 80071a2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d100      	bne.n	80071ae <HAL_DMA_IRQHandler+0x6e>
 80071ac:	e071      	b.n	8007292 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	0010      	movs	r0, r2
 80071b6:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80071b8:	e06b      	b.n	8007292 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071be:	221c      	movs	r2, #28
 80071c0:	4013      	ands	r3, r2
 80071c2:	2202      	movs	r2, #2
 80071c4:	409a      	lsls	r2, r3
 80071c6:	0013      	movs	r3, r2
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	4013      	ands	r3, r2
 80071cc:	d02d      	beq.n	800722a <HAL_DMA_IRQHandler+0xea>
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2202      	movs	r2, #2
 80071d2:	4013      	ands	r3, r2
 80071d4:	d029      	beq.n	800722a <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2220      	movs	r2, #32
 80071de:	4013      	ands	r3, r2
 80071e0:	d10b      	bne.n	80071fa <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	210a      	movs	r1, #10
 80071ee:	438a      	bics	r2, r1
 80071f0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2225      	movs	r2, #37	; 0x25
 80071f6:	2101      	movs	r1, #1
 80071f8:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071fe:	221c      	movs	r2, #28
 8007200:	401a      	ands	r2, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007206:	2102      	movs	r1, #2
 8007208:	4091      	lsls	r1, r2
 800720a:	000a      	movs	r2, r1
 800720c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2224      	movs	r2, #36	; 0x24
 8007212:	2100      	movs	r1, #0
 8007214:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800721a:	2b00      	cmp	r3, #0
 800721c:	d039      	beq.n	8007292 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	0010      	movs	r0, r2
 8007226:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007228:	e033      	b.n	8007292 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800722e:	221c      	movs	r2, #28
 8007230:	4013      	ands	r3, r2
 8007232:	2208      	movs	r2, #8
 8007234:	409a      	lsls	r2, r3
 8007236:	0013      	movs	r3, r2
 8007238:	68fa      	ldr	r2, [r7, #12]
 800723a:	4013      	ands	r3, r2
 800723c:	d02a      	beq.n	8007294 <HAL_DMA_IRQHandler+0x154>
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	2208      	movs	r2, #8
 8007242:	4013      	ands	r3, r2
 8007244:	d026      	beq.n	8007294 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	210e      	movs	r1, #14
 8007252:	438a      	bics	r2, r1
 8007254:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800725a:	221c      	movs	r2, #28
 800725c:	401a      	ands	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007262:	2101      	movs	r1, #1
 8007264:	4091      	lsls	r1, r2
 8007266:	000a      	movs	r2, r1
 8007268:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2201      	movs	r2, #1
 800726e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2225      	movs	r2, #37	; 0x25
 8007274:	2101      	movs	r1, #1
 8007276:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2224      	movs	r2, #36	; 0x24
 800727c:	2100      	movs	r1, #0
 800727e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007284:	2b00      	cmp	r3, #0
 8007286:	d005      	beq.n	8007294 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	0010      	movs	r0, r2
 8007290:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007292:	46c0      	nop			; (mov r8, r8)
 8007294:	46c0      	nop			; (mov r8, r8)
}
 8007296:	46bd      	mov	sp, r7
 8007298:	b004      	add	sp, #16
 800729a:	bd80      	pop	{r7, pc}

0800729c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b086      	sub	sp, #24
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80072a6:	2300      	movs	r3, #0
 80072a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80072aa:	2300      	movs	r3, #0
 80072ac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80072ae:	2300      	movs	r3, #0
 80072b0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80072b2:	e155      	b.n	8007560 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2101      	movs	r1, #1
 80072ba:	697a      	ldr	r2, [r7, #20]
 80072bc:	4091      	lsls	r1, r2
 80072be:	000a      	movs	r2, r1
 80072c0:	4013      	ands	r3, r2
 80072c2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d100      	bne.n	80072cc <HAL_GPIO_Init+0x30>
 80072ca:	e146      	b.n	800755a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	2b02      	cmp	r3, #2
 80072d2:	d003      	beq.n	80072dc <HAL_GPIO_Init+0x40>
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	2b12      	cmp	r3, #18
 80072da:	d123      	bne.n	8007324 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	08da      	lsrs	r2, r3, #3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	3208      	adds	r2, #8
 80072e4:	0092      	lsls	r2, r2, #2
 80072e6:	58d3      	ldr	r3, [r2, r3]
 80072e8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	2207      	movs	r2, #7
 80072ee:	4013      	ands	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	220f      	movs	r2, #15
 80072f4:	409a      	lsls	r2, r3
 80072f6:	0013      	movs	r3, r2
 80072f8:	43da      	mvns	r2, r3
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	4013      	ands	r3, r2
 80072fe:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	691a      	ldr	r2, [r3, #16]
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	2107      	movs	r1, #7
 8007308:	400b      	ands	r3, r1
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	409a      	lsls	r2, r3
 800730e:	0013      	movs	r3, r2
 8007310:	693a      	ldr	r2, [r7, #16]
 8007312:	4313      	orrs	r3, r2
 8007314:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	08da      	lsrs	r2, r3, #3
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	3208      	adds	r2, #8
 800731e:	0092      	lsls	r2, r2, #2
 8007320:	6939      	ldr	r1, [r7, #16]
 8007322:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d00b      	beq.n	8007344 <HAL_GPIO_Init+0xa8>
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	2b02      	cmp	r3, #2
 8007332:	d007      	beq.n	8007344 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007338:	2b11      	cmp	r3, #17
 800733a:	d003      	beq.n	8007344 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	2b12      	cmp	r3, #18
 8007342:	d130      	bne.n	80073a6 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	005b      	lsls	r3, r3, #1
 800734e:	2203      	movs	r2, #3
 8007350:	409a      	lsls	r2, r3
 8007352:	0013      	movs	r3, r2
 8007354:	43da      	mvns	r2, r3
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	4013      	ands	r3, r2
 800735a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	68da      	ldr	r2, [r3, #12]
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	005b      	lsls	r3, r3, #1
 8007364:	409a      	lsls	r2, r3
 8007366:	0013      	movs	r3, r2
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	4313      	orrs	r3, r2
 800736c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800737a:	2201      	movs	r2, #1
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	409a      	lsls	r2, r3
 8007380:	0013      	movs	r3, r2
 8007382:	43da      	mvns	r2, r3
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	4013      	ands	r3, r2
 8007388:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	091b      	lsrs	r3, r3, #4
 8007390:	2201      	movs	r2, #1
 8007392:	401a      	ands	r2, r3
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	409a      	lsls	r2, r3
 8007398:	0013      	movs	r3, r2
 800739a:	693a      	ldr	r2, [r7, #16]
 800739c:	4313      	orrs	r3, r2
 800739e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	005b      	lsls	r3, r3, #1
 80073b0:	2203      	movs	r2, #3
 80073b2:	409a      	lsls	r2, r3
 80073b4:	0013      	movs	r3, r2
 80073b6:	43da      	mvns	r2, r3
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	4013      	ands	r3, r2
 80073bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	2203      	movs	r2, #3
 80073c4:	401a      	ands	r2, r3
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	005b      	lsls	r3, r3, #1
 80073ca:	409a      	lsls	r2, r3
 80073cc:	0013      	movs	r3, r2
 80073ce:	693a      	ldr	r2, [r7, #16]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	005b      	lsls	r3, r3, #1
 80073e4:	2203      	movs	r2, #3
 80073e6:	409a      	lsls	r2, r3
 80073e8:	0013      	movs	r3, r2
 80073ea:	43da      	mvns	r2, r3
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	4013      	ands	r3, r2
 80073f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	689a      	ldr	r2, [r3, #8]
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	005b      	lsls	r3, r3, #1
 80073fa:	409a      	lsls	r2, r3
 80073fc:	0013      	movs	r3, r2
 80073fe:	693a      	ldr	r2, [r7, #16]
 8007400:	4313      	orrs	r3, r2
 8007402:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	693a      	ldr	r2, [r7, #16]
 8007408:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	685a      	ldr	r2, [r3, #4]
 800740e:	2380      	movs	r3, #128	; 0x80
 8007410:	055b      	lsls	r3, r3, #21
 8007412:	4013      	ands	r3, r2
 8007414:	d100      	bne.n	8007418 <HAL_GPIO_Init+0x17c>
 8007416:	e0a0      	b.n	800755a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007418:	4b57      	ldr	r3, [pc, #348]	; (8007578 <HAL_GPIO_Init+0x2dc>)
 800741a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800741c:	4b56      	ldr	r3, [pc, #344]	; (8007578 <HAL_GPIO_Init+0x2dc>)
 800741e:	2101      	movs	r1, #1
 8007420:	430a      	orrs	r2, r1
 8007422:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8007424:	4a55      	ldr	r2, [pc, #340]	; (800757c <HAL_GPIO_Init+0x2e0>)
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	089b      	lsrs	r3, r3, #2
 800742a:	3302      	adds	r3, #2
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	589b      	ldr	r3, [r3, r2]
 8007430:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	2203      	movs	r2, #3
 8007436:	4013      	ands	r3, r2
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	220f      	movs	r2, #15
 800743c:	409a      	lsls	r2, r3
 800743e:	0013      	movs	r3, r2
 8007440:	43da      	mvns	r2, r3
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	4013      	ands	r3, r2
 8007446:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	23a0      	movs	r3, #160	; 0xa0
 800744c:	05db      	lsls	r3, r3, #23
 800744e:	429a      	cmp	r2, r3
 8007450:	d01f      	beq.n	8007492 <HAL_GPIO_Init+0x1f6>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	4a4a      	ldr	r2, [pc, #296]	; (8007580 <HAL_GPIO_Init+0x2e4>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d019      	beq.n	800748e <HAL_GPIO_Init+0x1f2>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	4a49      	ldr	r2, [pc, #292]	; (8007584 <HAL_GPIO_Init+0x2e8>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d013      	beq.n	800748a <HAL_GPIO_Init+0x1ee>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	4a48      	ldr	r2, [pc, #288]	; (8007588 <HAL_GPIO_Init+0x2ec>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d00d      	beq.n	8007486 <HAL_GPIO_Init+0x1ea>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	4a47      	ldr	r2, [pc, #284]	; (800758c <HAL_GPIO_Init+0x2f0>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d007      	beq.n	8007482 <HAL_GPIO_Init+0x1e6>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	4a46      	ldr	r2, [pc, #280]	; (8007590 <HAL_GPIO_Init+0x2f4>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d101      	bne.n	800747e <HAL_GPIO_Init+0x1e2>
 800747a:	2305      	movs	r3, #5
 800747c:	e00a      	b.n	8007494 <HAL_GPIO_Init+0x1f8>
 800747e:	2306      	movs	r3, #6
 8007480:	e008      	b.n	8007494 <HAL_GPIO_Init+0x1f8>
 8007482:	2304      	movs	r3, #4
 8007484:	e006      	b.n	8007494 <HAL_GPIO_Init+0x1f8>
 8007486:	2303      	movs	r3, #3
 8007488:	e004      	b.n	8007494 <HAL_GPIO_Init+0x1f8>
 800748a:	2302      	movs	r3, #2
 800748c:	e002      	b.n	8007494 <HAL_GPIO_Init+0x1f8>
 800748e:	2301      	movs	r3, #1
 8007490:	e000      	b.n	8007494 <HAL_GPIO_Init+0x1f8>
 8007492:	2300      	movs	r3, #0
 8007494:	697a      	ldr	r2, [r7, #20]
 8007496:	2103      	movs	r1, #3
 8007498:	400a      	ands	r2, r1
 800749a:	0092      	lsls	r2, r2, #2
 800749c:	4093      	lsls	r3, r2
 800749e:	693a      	ldr	r2, [r7, #16]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80074a4:	4935      	ldr	r1, [pc, #212]	; (800757c <HAL_GPIO_Init+0x2e0>)
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	089b      	lsrs	r3, r3, #2
 80074aa:	3302      	adds	r3, #2
 80074ac:	009b      	lsls	r3, r3, #2
 80074ae:	693a      	ldr	r2, [r7, #16]
 80074b0:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80074b2:	4b38      	ldr	r3, [pc, #224]	; (8007594 <HAL_GPIO_Init+0x2f8>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	43da      	mvns	r2, r3
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	4013      	ands	r3, r2
 80074c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	685a      	ldr	r2, [r3, #4]
 80074c6:	2380      	movs	r3, #128	; 0x80
 80074c8:	025b      	lsls	r3, r3, #9
 80074ca:	4013      	ands	r3, r2
 80074cc:	d003      	beq.n	80074d6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80074ce:	693a      	ldr	r2, [r7, #16]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80074d6:	4b2f      	ldr	r3, [pc, #188]	; (8007594 <HAL_GPIO_Init+0x2f8>)
 80074d8:	693a      	ldr	r2, [r7, #16]
 80074da:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80074dc:	4b2d      	ldr	r3, [pc, #180]	; (8007594 <HAL_GPIO_Init+0x2f8>)
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	43da      	mvns	r2, r3
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	4013      	ands	r3, r2
 80074ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	685a      	ldr	r2, [r3, #4]
 80074f0:	2380      	movs	r3, #128	; 0x80
 80074f2:	029b      	lsls	r3, r3, #10
 80074f4:	4013      	ands	r3, r2
 80074f6:	d003      	beq.n	8007500 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80074f8:	693a      	ldr	r2, [r7, #16]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8007500:	4b24      	ldr	r3, [pc, #144]	; (8007594 <HAL_GPIO_Init+0x2f8>)
 8007502:	693a      	ldr	r2, [r7, #16]
 8007504:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007506:	4b23      	ldr	r3, [pc, #140]	; (8007594 <HAL_GPIO_Init+0x2f8>)
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	43da      	mvns	r2, r3
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	4013      	ands	r3, r2
 8007514:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	685a      	ldr	r2, [r3, #4]
 800751a:	2380      	movs	r3, #128	; 0x80
 800751c:	035b      	lsls	r3, r3, #13
 800751e:	4013      	ands	r3, r2
 8007520:	d003      	beq.n	800752a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	4313      	orrs	r3, r2
 8007528:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800752a:	4b1a      	ldr	r3, [pc, #104]	; (8007594 <HAL_GPIO_Init+0x2f8>)
 800752c:	693a      	ldr	r2, [r7, #16]
 800752e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8007530:	4b18      	ldr	r3, [pc, #96]	; (8007594 <HAL_GPIO_Init+0x2f8>)
 8007532:	68db      	ldr	r3, [r3, #12]
 8007534:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	43da      	mvns	r2, r3
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	4013      	ands	r3, r2
 800753e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	685a      	ldr	r2, [r3, #4]
 8007544:	2380      	movs	r3, #128	; 0x80
 8007546:	039b      	lsls	r3, r3, #14
 8007548:	4013      	ands	r3, r2
 800754a:	d003      	beq.n	8007554 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800754c:	693a      	ldr	r2, [r7, #16]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	4313      	orrs	r3, r2
 8007552:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8007554:	4b0f      	ldr	r3, [pc, #60]	; (8007594 <HAL_GPIO_Init+0x2f8>)
 8007556:	693a      	ldr	r2, [r7, #16]
 8007558:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	3301      	adds	r3, #1
 800755e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	40da      	lsrs	r2, r3
 8007568:	1e13      	subs	r3, r2, #0
 800756a:	d000      	beq.n	800756e <HAL_GPIO_Init+0x2d2>
 800756c:	e6a2      	b.n	80072b4 <HAL_GPIO_Init+0x18>
  }
}
 800756e:	46c0      	nop			; (mov r8, r8)
 8007570:	46bd      	mov	sp, r7
 8007572:	b006      	add	sp, #24
 8007574:	bd80      	pop	{r7, pc}
 8007576:	46c0      	nop			; (mov r8, r8)
 8007578:	40021000 	.word	0x40021000
 800757c:	40010000 	.word	0x40010000
 8007580:	50000400 	.word	0x50000400
 8007584:	50000800 	.word	0x50000800
 8007588:	50000c00 	.word	0x50000c00
 800758c:	50001000 	.word	0x50001000
 8007590:	50001c00 	.word	0x50001c00
 8007594:	40010400 	.word	0x40010400

08007598 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	000a      	movs	r2, r1
 80075a2:	1cbb      	adds	r3, r7, #2
 80075a4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	691b      	ldr	r3, [r3, #16]
 80075aa:	1cba      	adds	r2, r7, #2
 80075ac:	8812      	ldrh	r2, [r2, #0]
 80075ae:	4013      	ands	r3, r2
 80075b0:	d004      	beq.n	80075bc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80075b2:	230f      	movs	r3, #15
 80075b4:	18fb      	adds	r3, r7, r3
 80075b6:	2201      	movs	r2, #1
 80075b8:	701a      	strb	r2, [r3, #0]
 80075ba:	e003      	b.n	80075c4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80075bc:	230f      	movs	r3, #15
 80075be:	18fb      	adds	r3, r7, r3
 80075c0:	2200      	movs	r2, #0
 80075c2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80075c4:	230f      	movs	r3, #15
 80075c6:	18fb      	adds	r3, r7, r3
 80075c8:	781b      	ldrb	r3, [r3, #0]
}
 80075ca:	0018      	movs	r0, r3
 80075cc:	46bd      	mov	sp, r7
 80075ce:	b004      	add	sp, #16
 80075d0:	bd80      	pop	{r7, pc}

080075d2 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b082      	sub	sp, #8
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
 80075da:	0008      	movs	r0, r1
 80075dc:	0011      	movs	r1, r2
 80075de:	1cbb      	adds	r3, r7, #2
 80075e0:	1c02      	adds	r2, r0, #0
 80075e2:	801a      	strh	r2, [r3, #0]
 80075e4:	1c7b      	adds	r3, r7, #1
 80075e6:	1c0a      	adds	r2, r1, #0
 80075e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80075ea:	1c7b      	adds	r3, r7, #1
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d004      	beq.n	80075fc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80075f2:	1cbb      	adds	r3, r7, #2
 80075f4:	881a      	ldrh	r2, [r3, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80075fa:	e003      	b.n	8007604 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80075fc:	1cbb      	adds	r3, r7, #2
 80075fe:	881a      	ldrh	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007604:	46c0      	nop			; (mov r8, r8)
 8007606:	46bd      	mov	sp, r7
 8007608:	b002      	add	sp, #8
 800760a:	bd80      	pop	{r7, pc}

0800760c <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	000a      	movs	r2, r1
 8007616:	1cbb      	adds	r3, r7, #2
 8007618:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	695a      	ldr	r2, [r3, #20]
 800761e:	1cbb      	adds	r3, r7, #2
 8007620:	881b      	ldrh	r3, [r3, #0]
 8007622:	405a      	eors	r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	615a      	str	r2, [r3, #20]
}
 8007628:	46c0      	nop			; (mov r8, r8)
 800762a:	46bd      	mov	sp, r7
 800762c:	b002      	add	sp, #8
 800762e:	bd80      	pop	{r7, pc}

08007630 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b082      	sub	sp, #8
 8007634:	af00      	add	r7, sp, #0
 8007636:	0002      	movs	r2, r0
 8007638:	1dbb      	adds	r3, r7, #6
 800763a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 800763c:	4b09      	ldr	r3, [pc, #36]	; (8007664 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800763e:	695b      	ldr	r3, [r3, #20]
 8007640:	1dba      	adds	r2, r7, #6
 8007642:	8812      	ldrh	r2, [r2, #0]
 8007644:	4013      	ands	r3, r2
 8007646:	d008      	beq.n	800765a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007648:	4b06      	ldr	r3, [pc, #24]	; (8007664 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800764a:	1dba      	adds	r2, r7, #6
 800764c:	8812      	ldrh	r2, [r2, #0]
 800764e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007650:	1dbb      	adds	r3, r7, #6
 8007652:	881b      	ldrh	r3, [r3, #0]
 8007654:	0018      	movs	r0, r3
 8007656:	f7fd f999 	bl	800498c <HAL_GPIO_EXTI_Callback>
  }
}
 800765a:	46c0      	nop			; (mov r8, r8)
 800765c:	46bd      	mov	sp, r7
 800765e:	b002      	add	sp, #8
 8007660:	bd80      	pop	{r7, pc}
 8007662:	46c0      	nop			; (mov r8, r8)
 8007664:	40010400 	.word	0x40010400

08007668 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d101      	bne.n	800767a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e06c      	b.n	8007754 <HAL_LPTIM_Init+0xec>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	222e      	movs	r2, #46	; 0x2e
 800767e:	5c9b      	ldrb	r3, [r3, r2]
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b00      	cmp	r3, #0
 8007684:	d107      	bne.n	8007696 <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	222d      	movs	r2, #45	; 0x2d
 800768a:	2100      	movs	r1, #0
 800768c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	0018      	movs	r0, r3
 8007692:	f7fc fcab 	bl	8003fec <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	222e      	movs	r2, #46	; 0x2e
 800769a:	2102      	movs	r1, #2
 800769c:	5499      	strb	r1, [r3, r2]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d005      	beq.n	80076ba <HAL_LPTIM_Init+0x52>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076b2:	2380      	movs	r3, #128	; 0x80
 80076b4:	041b      	lsls	r3, r3, #16
 80076b6:	429a      	cmp	r2, r3
 80076b8:	d103      	bne.n	80076c2 <HAL_LPTIM_Init+0x5a>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	221e      	movs	r2, #30
 80076be:	4393      	bics	r3, r2
 80076c0:	60fb      	str	r3, [r7, #12]
  }
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	695b      	ldr	r3, [r3, #20]
 80076c6:	4a25      	ldr	r2, [pc, #148]	; (800775c <HAL_LPTIM_Init+0xf4>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d003      	beq.n	80076d4 <HAL_LPTIM_Init+0x6c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	4a24      	ldr	r2, [pc, #144]	; (8007760 <HAL_LPTIM_Init+0xf8>)
 80076d0:	4013      	ands	r3, r2
 80076d2:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	4a23      	ldr	r2, [pc, #140]	; (8007764 <HAL_LPTIM_Init+0xfc>)
 80076d8:	4013      	ands	r3, r2
 80076da:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80076e4:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80076ea:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 80076f0:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 80076f6:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80076f8:	68fa      	ldr	r2, [r7, #12]
 80076fa:	4313      	orrs	r3, r2
 80076fc:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	2b01      	cmp	r3, #1
 8007704:	d005      	beq.n	8007712 <HAL_LPTIM_Init+0xaa>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800770a:	2380      	movs	r3, #128	; 0x80
 800770c:	041b      	lsls	r3, r3, #16
 800770e:	429a      	cmp	r2, r3
 8007710:	d107      	bne.n	8007722 <HAL_LPTIM_Init+0xba>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800771a:	4313      	orrs	r3, r2
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	4313      	orrs	r3, r2
 8007720:	60fb      	str	r3, [r7, #12]
  }

  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	4a0d      	ldr	r2, [pc, #52]	; (800775c <HAL_LPTIM_Init+0xf4>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d00a      	beq.n	8007742 <HAL_LPTIM_Init+0xda>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8007734:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800773a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	4313      	orrs	r3, r2
 8007740:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	68fa      	ldr	r2, [r7, #12]
 8007748:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	222e      	movs	r2, #46	; 0x2e
 800774e:	2101      	movs	r1, #1
 8007750:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	0018      	movs	r0, r3
 8007756:	46bd      	mov	sp, r7
 8007758:	b004      	add	sp, #16
 800775a:	bd80      	pop	{r7, pc}
 800775c:	0000ffff 	.word	0x0000ffff
 8007760:	ffff1f3f 	.word	0xffff1f3f
 8007764:	ff19f1f8 	.word	0xff19f1f8

08007768 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2201      	movs	r2, #1
 8007778:	4013      	ands	r3, r2
 800777a:	2b01      	cmp	r3, #1
 800777c:	d10e      	bne.n	800779c <HAL_LPTIM_IRQHandler+0x34>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	2201      	movs	r2, #1
 8007786:	4013      	ands	r3, r2
 8007788:	2b01      	cmp	r3, #1
 800778a:	d107      	bne.n	800779c <HAL_LPTIM_IRQHandler+0x34>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2201      	movs	r2, #1
 8007792:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	0018      	movs	r0, r3
 8007798:	f000 f888 	bl	80078ac <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2202      	movs	r2, #2
 80077a4:	4013      	ands	r3, r2
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	d10e      	bne.n	80077c8 <HAL_LPTIM_IRQHandler+0x60>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	2202      	movs	r2, #2
 80077b2:	4013      	ands	r3, r2
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d107      	bne.n	80077c8 <HAL_LPTIM_IRQHandler+0x60>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	2202      	movs	r2, #2
 80077be:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	0018      	movs	r0, r3
 80077c4:	f000 f87a 	bl	80078bc <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	2204      	movs	r2, #4
 80077d0:	4013      	ands	r3, r2
 80077d2:	2b04      	cmp	r3, #4
 80077d4:	d10e      	bne.n	80077f4 <HAL_LPTIM_IRQHandler+0x8c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	2204      	movs	r2, #4
 80077de:	4013      	ands	r3, r2
 80077e0:	2b04      	cmp	r3, #4
 80077e2:	d107      	bne.n	80077f4 <HAL_LPTIM_IRQHandler+0x8c>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2204      	movs	r2, #4
 80077ea:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	0018      	movs	r0, r3
 80077f0:	f000 f86c 	bl	80078cc <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2208      	movs	r2, #8
 80077fc:	4013      	ands	r3, r2
 80077fe:	2b08      	cmp	r3, #8
 8007800:	d10e      	bne.n	8007820 <HAL_LPTIM_IRQHandler+0xb8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	2208      	movs	r2, #8
 800780a:	4013      	ands	r3, r2
 800780c:	2b08      	cmp	r3, #8
 800780e:	d107      	bne.n	8007820 <HAL_LPTIM_IRQHandler+0xb8>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	2208      	movs	r2, #8
 8007816:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	0018      	movs	r0, r3
 800781c:	f000 f85e 	bl	80078dc <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2210      	movs	r2, #16
 8007828:	4013      	ands	r3, r2
 800782a:	2b10      	cmp	r3, #16
 800782c:	d10e      	bne.n	800784c <HAL_LPTIM_IRQHandler+0xe4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	2210      	movs	r2, #16
 8007836:	4013      	ands	r3, r2
 8007838:	2b10      	cmp	r3, #16
 800783a:	d107      	bne.n	800784c <HAL_LPTIM_IRQHandler+0xe4>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2210      	movs	r2, #16
 8007842:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	0018      	movs	r0, r3
 8007848:	f000 f850 	bl	80078ec <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	2220      	movs	r2, #32
 8007854:	4013      	ands	r3, r2
 8007856:	2b20      	cmp	r3, #32
 8007858:	d10e      	bne.n	8007878 <HAL_LPTIM_IRQHandler+0x110>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	2220      	movs	r2, #32
 8007862:	4013      	ands	r3, r2
 8007864:	2b20      	cmp	r3, #32
 8007866:	d107      	bne.n	8007878 <HAL_LPTIM_IRQHandler+0x110>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2220      	movs	r2, #32
 800786e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	0018      	movs	r0, r3
 8007874:	f000 f842 	bl	80078fc <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2240      	movs	r2, #64	; 0x40
 8007880:	4013      	ands	r3, r2
 8007882:	2b40      	cmp	r3, #64	; 0x40
 8007884:	d10e      	bne.n	80078a4 <HAL_LPTIM_IRQHandler+0x13c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	2240      	movs	r2, #64	; 0x40
 800788e:	4013      	ands	r3, r2
 8007890:	2b40      	cmp	r3, #64	; 0x40
 8007892:	d107      	bne.n	80078a4 <HAL_LPTIM_IRQHandler+0x13c>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2240      	movs	r2, #64	; 0x40
 800789a:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	0018      	movs	r0, r3
 80078a0:	f000 f834 	bl	800790c <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80078a4:	46c0      	nop			; (mov r8, r8)
 80078a6:	46bd      	mov	sp, r7
 80078a8:	b002      	add	sp, #8
 80078aa:	bd80      	pop	{r7, pc}

080078ac <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80078b4:	46c0      	nop			; (mov r8, r8)
 80078b6:	46bd      	mov	sp, r7
 80078b8:	b002      	add	sp, #8
 80078ba:	bd80      	pop	{r7, pc}

080078bc <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b082      	sub	sp, #8
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 80078c4:	46c0      	nop			; (mov r8, r8)
 80078c6:	46bd      	mov	sp, r7
 80078c8:	b002      	add	sp, #8
 80078ca:	bd80      	pop	{r7, pc}

080078cc <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80078d4:	46c0      	nop			; (mov r8, r8)
 80078d6:	46bd      	mov	sp, r7
 80078d8:	b002      	add	sp, #8
 80078da:	bd80      	pop	{r7, pc}

080078dc <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80078e4:	46c0      	nop			; (mov r8, r8)
 80078e6:	46bd      	mov	sp, r7
 80078e8:	b002      	add	sp, #8
 80078ea:	bd80      	pop	{r7, pc}

080078ec <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80078f4:	46c0      	nop			; (mov r8, r8)
 80078f6:	46bd      	mov	sp, r7
 80078f8:	b002      	add	sp, #8
 80078fa:	bd80      	pop	{r7, pc}

080078fc <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b082      	sub	sp, #8
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8007904:	46c0      	nop			; (mov r8, r8)
 8007906:	46bd      	mov	sp, r7
 8007908:	b002      	add	sp, #8
 800790a:	bd80      	pop	{r7, pc}

0800790c <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8007914:	46c0      	nop			; (mov r8, r8)
 8007916:	46bd      	mov	sp, r7
 8007918:	b002      	add	sp, #8
 800791a:	bd80      	pop	{r7, pc}

0800791c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8007920:	4b04      	ldr	r3, [pc, #16]	; (8007934 <HAL_PWR_EnableBkUpAccess+0x18>)
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	4b03      	ldr	r3, [pc, #12]	; (8007934 <HAL_PWR_EnableBkUpAccess+0x18>)
 8007926:	2180      	movs	r1, #128	; 0x80
 8007928:	0049      	lsls	r1, r1, #1
 800792a:	430a      	orrs	r2, r1
 800792c:	601a      	str	r2, [r3, #0]
}
 800792e:	46c0      	nop			; (mov r8, r8)
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	40007000 	.word	0x40007000

08007938 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007938:	b5b0      	push	{r4, r5, r7, lr}
 800793a:	b08a      	sub	sp, #40	; 0x28
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d102      	bne.n	800794c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	f000 fbbc 	bl	80080c4 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800794c:	4bc8      	ldr	r3, [pc, #800]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	220c      	movs	r2, #12
 8007952:	4013      	ands	r3, r2
 8007954:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007956:	4bc6      	ldr	r3, [pc, #792]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007958:	68da      	ldr	r2, [r3, #12]
 800795a:	2380      	movs	r3, #128	; 0x80
 800795c:	025b      	lsls	r3, r3, #9
 800795e:	4013      	ands	r3, r2
 8007960:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2201      	movs	r2, #1
 8007968:	4013      	ands	r3, r2
 800796a:	d100      	bne.n	800796e <HAL_RCC_OscConfig+0x36>
 800796c:	e07e      	b.n	8007a6c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	2b08      	cmp	r3, #8
 8007972:	d007      	beq.n	8007984 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	2b0c      	cmp	r3, #12
 8007978:	d112      	bne.n	80079a0 <HAL_RCC_OscConfig+0x68>
 800797a:	69ba      	ldr	r2, [r7, #24]
 800797c:	2380      	movs	r3, #128	; 0x80
 800797e:	025b      	lsls	r3, r3, #9
 8007980:	429a      	cmp	r2, r3
 8007982:	d10d      	bne.n	80079a0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007984:	4bba      	ldr	r3, [pc, #744]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	2380      	movs	r3, #128	; 0x80
 800798a:	029b      	lsls	r3, r3, #10
 800798c:	4013      	ands	r3, r2
 800798e:	d100      	bne.n	8007992 <HAL_RCC_OscConfig+0x5a>
 8007990:	e06b      	b.n	8007a6a <HAL_RCC_OscConfig+0x132>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d167      	bne.n	8007a6a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	f000 fb92 	bl	80080c4 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	685a      	ldr	r2, [r3, #4]
 80079a4:	2380      	movs	r3, #128	; 0x80
 80079a6:	025b      	lsls	r3, r3, #9
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d107      	bne.n	80079bc <HAL_RCC_OscConfig+0x84>
 80079ac:	4bb0      	ldr	r3, [pc, #704]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	4baf      	ldr	r3, [pc, #700]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 80079b2:	2180      	movs	r1, #128	; 0x80
 80079b4:	0249      	lsls	r1, r1, #9
 80079b6:	430a      	orrs	r2, r1
 80079b8:	601a      	str	r2, [r3, #0]
 80079ba:	e027      	b.n	8007a0c <HAL_RCC_OscConfig+0xd4>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	685a      	ldr	r2, [r3, #4]
 80079c0:	23a0      	movs	r3, #160	; 0xa0
 80079c2:	02db      	lsls	r3, r3, #11
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d10e      	bne.n	80079e6 <HAL_RCC_OscConfig+0xae>
 80079c8:	4ba9      	ldr	r3, [pc, #676]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	4ba8      	ldr	r3, [pc, #672]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 80079ce:	2180      	movs	r1, #128	; 0x80
 80079d0:	02c9      	lsls	r1, r1, #11
 80079d2:	430a      	orrs	r2, r1
 80079d4:	601a      	str	r2, [r3, #0]
 80079d6:	4ba6      	ldr	r3, [pc, #664]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	4ba5      	ldr	r3, [pc, #660]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 80079dc:	2180      	movs	r1, #128	; 0x80
 80079de:	0249      	lsls	r1, r1, #9
 80079e0:	430a      	orrs	r2, r1
 80079e2:	601a      	str	r2, [r3, #0]
 80079e4:	e012      	b.n	8007a0c <HAL_RCC_OscConfig+0xd4>
 80079e6:	4ba2      	ldr	r3, [pc, #648]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	4ba1      	ldr	r3, [pc, #644]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 80079ec:	49a1      	ldr	r1, [pc, #644]	; (8007c74 <HAL_RCC_OscConfig+0x33c>)
 80079ee:	400a      	ands	r2, r1
 80079f0:	601a      	str	r2, [r3, #0]
 80079f2:	4b9f      	ldr	r3, [pc, #636]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	2380      	movs	r3, #128	; 0x80
 80079f8:	025b      	lsls	r3, r3, #9
 80079fa:	4013      	ands	r3, r2
 80079fc:	60fb      	str	r3, [r7, #12]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	4b9b      	ldr	r3, [pc, #620]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	4b9a      	ldr	r3, [pc, #616]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007a06:	499c      	ldr	r1, [pc, #624]	; (8007c78 <HAL_RCC_OscConfig+0x340>)
 8007a08:	400a      	ands	r2, r1
 8007a0a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d015      	beq.n	8007a40 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a14:	f7fe fcf6 	bl	8006404 <HAL_GetTick>
 8007a18:	0003      	movs	r3, r0
 8007a1a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007a1c:	e009      	b.n	8007a32 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a1e:	f7fe fcf1 	bl	8006404 <HAL_GetTick>
 8007a22:	0002      	movs	r2, r0
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	2b64      	cmp	r3, #100	; 0x64
 8007a2a:	d902      	bls.n	8007a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	f000 fb49 	bl	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007a32:	4b8f      	ldr	r3, [pc, #572]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007a34:	681a      	ldr	r2, [r3, #0]
 8007a36:	2380      	movs	r3, #128	; 0x80
 8007a38:	029b      	lsls	r3, r3, #10
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	d0ef      	beq.n	8007a1e <HAL_RCC_OscConfig+0xe6>
 8007a3e:	e015      	b.n	8007a6c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a40:	f7fe fce0 	bl	8006404 <HAL_GetTick>
 8007a44:	0003      	movs	r3, r0
 8007a46:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007a48:	e008      	b.n	8007a5c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a4a:	f7fe fcdb 	bl	8006404 <HAL_GetTick>
 8007a4e:	0002      	movs	r2, r0
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	1ad3      	subs	r3, r2, r3
 8007a54:	2b64      	cmp	r3, #100	; 0x64
 8007a56:	d901      	bls.n	8007a5c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8007a58:	2303      	movs	r3, #3
 8007a5a:	e333      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007a5c:	4b84      	ldr	r3, [pc, #528]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	2380      	movs	r3, #128	; 0x80
 8007a62:	029b      	lsls	r3, r3, #10
 8007a64:	4013      	ands	r3, r2
 8007a66:	d1f0      	bne.n	8007a4a <HAL_RCC_OscConfig+0x112>
 8007a68:	e000      	b.n	8007a6c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a6a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2202      	movs	r2, #2
 8007a72:	4013      	ands	r3, r2
 8007a74:	d100      	bne.n	8007a78 <HAL_RCC_OscConfig+0x140>
 8007a76:	e098      	b.n	8007baa <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	68db      	ldr	r3, [r3, #12]
 8007a7c:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8007a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a80:	2220      	movs	r2, #32
 8007a82:	4013      	ands	r3, r2
 8007a84:	d009      	beq.n	8007a9a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8007a86:	4b7a      	ldr	r3, [pc, #488]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	4b79      	ldr	r3, [pc, #484]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007a8c:	2120      	movs	r1, #32
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8007a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a94:	2220      	movs	r2, #32
 8007a96:	4393      	bics	r3, r2
 8007a98:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007a9a:	69fb      	ldr	r3, [r7, #28]
 8007a9c:	2b04      	cmp	r3, #4
 8007a9e:	d005      	beq.n	8007aac <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	2b0c      	cmp	r3, #12
 8007aa4:	d13d      	bne.n	8007b22 <HAL_RCC_OscConfig+0x1ea>
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d13a      	bne.n	8007b22 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8007aac:	4b70      	ldr	r3, [pc, #448]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2204      	movs	r2, #4
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	d004      	beq.n	8007ac0 <HAL_RCC_OscConfig+0x188>
 8007ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d101      	bne.n	8007ac0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e301      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ac0:	4b6b      	ldr	r3, [pc, #428]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	4a6d      	ldr	r2, [pc, #436]	; (8007c7c <HAL_RCC_OscConfig+0x344>)
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	0019      	movs	r1, r3
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	021a      	lsls	r2, r3, #8
 8007ad0:	4b67      	ldr	r3, [pc, #412]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007ad2:	430a      	orrs	r2, r1
 8007ad4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007ad6:	4b66      	ldr	r3, [pc, #408]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	2209      	movs	r2, #9
 8007adc:	4393      	bics	r3, r2
 8007ade:	0019      	movs	r1, r3
 8007ae0:	4b63      	ldr	r3, [pc, #396]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007ae2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007ae8:	f000 fc20 	bl	800832c <HAL_RCC_GetSysClockFreq>
 8007aec:	0001      	movs	r1, r0
 8007aee:	4b60      	ldr	r3, [pc, #384]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	091b      	lsrs	r3, r3, #4
 8007af4:	220f      	movs	r2, #15
 8007af6:	4013      	ands	r3, r2
 8007af8:	4a61      	ldr	r2, [pc, #388]	; (8007c80 <HAL_RCC_OscConfig+0x348>)
 8007afa:	5cd3      	ldrb	r3, [r2, r3]
 8007afc:	000a      	movs	r2, r1
 8007afe:	40da      	lsrs	r2, r3
 8007b00:	4b60      	ldr	r3, [pc, #384]	; (8007c84 <HAL_RCC_OscConfig+0x34c>)
 8007b02:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8007b04:	2513      	movs	r5, #19
 8007b06:	197c      	adds	r4, r7, r5
 8007b08:	2000      	movs	r0, #0
 8007b0a:	f7fe fc45 	bl	8006398 <HAL_InitTick>
 8007b0e:	0003      	movs	r3, r0
 8007b10:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8007b12:	197b      	adds	r3, r7, r5
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d047      	beq.n	8007baa <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8007b1a:	2313      	movs	r3, #19
 8007b1c:	18fb      	adds	r3, r7, r3
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	e2d0      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8007b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d027      	beq.n	8007b78 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007b28:	4b51      	ldr	r3, [pc, #324]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2209      	movs	r2, #9
 8007b2e:	4393      	bics	r3, r2
 8007b30:	0019      	movs	r1, r3
 8007b32:	4b4f      	ldr	r3, [pc, #316]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b36:	430a      	orrs	r2, r1
 8007b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b3a:	f7fe fc63 	bl	8006404 <HAL_GetTick>
 8007b3e:	0003      	movs	r3, r0
 8007b40:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b42:	e008      	b.n	8007b56 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b44:	f7fe fc5e 	bl	8006404 <HAL_GetTick>
 8007b48:	0002      	movs	r2, r0
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d901      	bls.n	8007b56 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8007b52:	2303      	movs	r3, #3
 8007b54:	e2b6      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b56:	4b46      	ldr	r3, [pc, #280]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2204      	movs	r2, #4
 8007b5c:	4013      	ands	r3, r2
 8007b5e:	d0f1      	beq.n	8007b44 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b60:	4b43      	ldr	r3, [pc, #268]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	4a45      	ldr	r2, [pc, #276]	; (8007c7c <HAL_RCC_OscConfig+0x344>)
 8007b66:	4013      	ands	r3, r2
 8007b68:	0019      	movs	r1, r3
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	021a      	lsls	r2, r3, #8
 8007b70:	4b3f      	ldr	r3, [pc, #252]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007b72:	430a      	orrs	r2, r1
 8007b74:	605a      	str	r2, [r3, #4]
 8007b76:	e018      	b.n	8007baa <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b78:	4b3d      	ldr	r3, [pc, #244]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	4b3c      	ldr	r3, [pc, #240]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007b7e:	2101      	movs	r1, #1
 8007b80:	438a      	bics	r2, r1
 8007b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b84:	f7fe fc3e 	bl	8006404 <HAL_GetTick>
 8007b88:	0003      	movs	r3, r0
 8007b8a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007b8c:	e008      	b.n	8007ba0 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b8e:	f7fe fc39 	bl	8006404 <HAL_GetTick>
 8007b92:	0002      	movs	r2, r0
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	1ad3      	subs	r3, r2, r3
 8007b98:	2b02      	cmp	r3, #2
 8007b9a:	d901      	bls.n	8007ba0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	e291      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007ba0:	4b33      	ldr	r3, [pc, #204]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2204      	movs	r2, #4
 8007ba6:	4013      	ands	r3, r2
 8007ba8:	d1f1      	bne.n	8007b8e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2210      	movs	r2, #16
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	d100      	bne.n	8007bb6 <HAL_RCC_OscConfig+0x27e>
 8007bb4:	e09f      	b.n	8007cf6 <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8007bb6:	69fb      	ldr	r3, [r7, #28]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d13f      	bne.n	8007c3c <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007bbc:	4b2c      	ldr	r3, [pc, #176]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007bbe:	681a      	ldr	r2, [r3, #0]
 8007bc0:	2380      	movs	r3, #128	; 0x80
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4013      	ands	r3, r2
 8007bc6:	d005      	beq.n	8007bd4 <HAL_RCC_OscConfig+0x29c>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	69db      	ldr	r3, [r3, #28]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d101      	bne.n	8007bd4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	e277      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007bd4:	4b26      	ldr	r3, [pc, #152]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	4a2b      	ldr	r2, [pc, #172]	; (8007c88 <HAL_RCC_OscConfig+0x350>)
 8007bda:	4013      	ands	r3, r2
 8007bdc:	0019      	movs	r1, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007be2:	4b23      	ldr	r3, [pc, #140]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007be4:	430a      	orrs	r2, r1
 8007be6:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007be8:	4b21      	ldr	r3, [pc, #132]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	021b      	lsls	r3, r3, #8
 8007bee:	0a19      	lsrs	r1, r3, #8
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6a1b      	ldr	r3, [r3, #32]
 8007bf4:	061a      	lsls	r2, r3, #24
 8007bf6:	4b1e      	ldr	r3, [pc, #120]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007bf8:	430a      	orrs	r2, r1
 8007bfa:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c00:	0b5b      	lsrs	r3, r3, #13
 8007c02:	3301      	adds	r3, #1
 8007c04:	2280      	movs	r2, #128	; 0x80
 8007c06:	0212      	lsls	r2, r2, #8
 8007c08:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8007c0a:	4b19      	ldr	r3, [pc, #100]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	091b      	lsrs	r3, r3, #4
 8007c10:	210f      	movs	r1, #15
 8007c12:	400b      	ands	r3, r1
 8007c14:	491a      	ldr	r1, [pc, #104]	; (8007c80 <HAL_RCC_OscConfig+0x348>)
 8007c16:	5ccb      	ldrb	r3, [r1, r3]
 8007c18:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8007c1a:	4b1a      	ldr	r3, [pc, #104]	; (8007c84 <HAL_RCC_OscConfig+0x34c>)
 8007c1c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8007c1e:	2513      	movs	r5, #19
 8007c20:	197c      	adds	r4, r7, r5
 8007c22:	2000      	movs	r0, #0
 8007c24:	f7fe fbb8 	bl	8006398 <HAL_InitTick>
 8007c28:	0003      	movs	r3, r0
 8007c2a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8007c2c:	197b      	adds	r3, r7, r5
 8007c2e:	781b      	ldrb	r3, [r3, #0]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d060      	beq.n	8007cf6 <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 8007c34:	2313      	movs	r3, #19
 8007c36:	18fb      	adds	r3, r7, r3
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	e243      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	69db      	ldr	r3, [r3, #28]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d03e      	beq.n	8007cc2 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007c44:	4b0a      	ldr	r3, [pc, #40]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	4b09      	ldr	r3, [pc, #36]	; (8007c70 <HAL_RCC_OscConfig+0x338>)
 8007c4a:	2180      	movs	r1, #128	; 0x80
 8007c4c:	0049      	lsls	r1, r1, #1
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c52:	f7fe fbd7 	bl	8006404 <HAL_GetTick>
 8007c56:	0003      	movs	r3, r0
 8007c58:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007c5a:	e017      	b.n	8007c8c <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007c5c:	f7fe fbd2 	bl	8006404 <HAL_GetTick>
 8007c60:	0002      	movs	r2, r0
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	1ad3      	subs	r3, r2, r3
 8007c66:	2b02      	cmp	r3, #2
 8007c68:	d910      	bls.n	8007c8c <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 8007c6a:	2303      	movs	r3, #3
 8007c6c:	e22a      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
 8007c6e:	46c0      	nop			; (mov r8, r8)
 8007c70:	40021000 	.word	0x40021000
 8007c74:	fffeffff 	.word	0xfffeffff
 8007c78:	fffbffff 	.word	0xfffbffff
 8007c7c:	ffffe0ff 	.word	0xffffe0ff
 8007c80:	0800be58 	.word	0x0800be58
 8007c84:	20000010 	.word	0x20000010
 8007c88:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007c8c:	4bc6      	ldr	r3, [pc, #792]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	2380      	movs	r3, #128	; 0x80
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	4013      	ands	r3, r2
 8007c96:	d0e1      	beq.n	8007c5c <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007c98:	4bc3      	ldr	r3, [pc, #780]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	4ac3      	ldr	r2, [pc, #780]	; (8007fac <HAL_RCC_OscConfig+0x674>)
 8007c9e:	4013      	ands	r3, r2
 8007ca0:	0019      	movs	r1, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ca6:	4bc0      	ldr	r3, [pc, #768]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007cac:	4bbe      	ldr	r3, [pc, #760]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	021b      	lsls	r3, r3, #8
 8007cb2:	0a19      	lsrs	r1, r3, #8
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6a1b      	ldr	r3, [r3, #32]
 8007cb8:	061a      	lsls	r2, r3, #24
 8007cba:	4bbb      	ldr	r3, [pc, #748]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007cbc:	430a      	orrs	r2, r1
 8007cbe:	605a      	str	r2, [r3, #4]
 8007cc0:	e019      	b.n	8007cf6 <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007cc2:	4bb9      	ldr	r3, [pc, #740]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	4bb8      	ldr	r3, [pc, #736]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007cc8:	49b9      	ldr	r1, [pc, #740]	; (8007fb0 <HAL_RCC_OscConfig+0x678>)
 8007cca:	400a      	ands	r2, r1
 8007ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cce:	f7fe fb99 	bl	8006404 <HAL_GetTick>
 8007cd2:	0003      	movs	r3, r0
 8007cd4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007cd6:	e008      	b.n	8007cea <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007cd8:	f7fe fb94 	bl	8006404 <HAL_GetTick>
 8007cdc:	0002      	movs	r2, r0
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	1ad3      	subs	r3, r2, r3
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d901      	bls.n	8007cea <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e1ec      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8007cea:	4baf      	ldr	r3, [pc, #700]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	2380      	movs	r3, #128	; 0x80
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	4013      	ands	r3, r2
 8007cf4:	d1f0      	bne.n	8007cd8 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2208      	movs	r2, #8
 8007cfc:	4013      	ands	r3, r2
 8007cfe:	d036      	beq.n	8007d6e <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	695b      	ldr	r3, [r3, #20]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d019      	beq.n	8007d3c <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d08:	4ba7      	ldr	r3, [pc, #668]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007d0a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007d0c:	4ba6      	ldr	r3, [pc, #664]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007d0e:	2101      	movs	r1, #1
 8007d10:	430a      	orrs	r2, r1
 8007d12:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d14:	f7fe fb76 	bl	8006404 <HAL_GetTick>
 8007d18:	0003      	movs	r3, r0
 8007d1a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007d1c:	e008      	b.n	8007d30 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d1e:	f7fe fb71 	bl	8006404 <HAL_GetTick>
 8007d22:	0002      	movs	r2, r0
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	1ad3      	subs	r3, r2, r3
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d901      	bls.n	8007d30 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e1c9      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007d30:	4b9d      	ldr	r3, [pc, #628]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d34:	2202      	movs	r2, #2
 8007d36:	4013      	ands	r3, r2
 8007d38:	d0f1      	beq.n	8007d1e <HAL_RCC_OscConfig+0x3e6>
 8007d3a:	e018      	b.n	8007d6e <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d3c:	4b9a      	ldr	r3, [pc, #616]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007d3e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007d40:	4b99      	ldr	r3, [pc, #612]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007d42:	2101      	movs	r1, #1
 8007d44:	438a      	bics	r2, r1
 8007d46:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d48:	f7fe fb5c 	bl	8006404 <HAL_GetTick>
 8007d4c:	0003      	movs	r3, r0
 8007d4e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007d50:	e008      	b.n	8007d64 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d52:	f7fe fb57 	bl	8006404 <HAL_GetTick>
 8007d56:	0002      	movs	r2, r0
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	1ad3      	subs	r3, r2, r3
 8007d5c:	2b02      	cmp	r3, #2
 8007d5e:	d901      	bls.n	8007d64 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8007d60:	2303      	movs	r3, #3
 8007d62:	e1af      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007d64:	4b90      	ldr	r3, [pc, #576]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007d66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d68:	2202      	movs	r2, #2
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	d1f1      	bne.n	8007d52 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	2204      	movs	r2, #4
 8007d74:	4013      	ands	r3, r2
 8007d76:	d100      	bne.n	8007d7a <HAL_RCC_OscConfig+0x442>
 8007d78:	e0af      	b.n	8007eda <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d7a:	2323      	movs	r3, #35	; 0x23
 8007d7c:	18fb      	adds	r3, r7, r3
 8007d7e:	2200      	movs	r2, #0
 8007d80:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d82:	4b89      	ldr	r3, [pc, #548]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007d84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d86:	2380      	movs	r3, #128	; 0x80
 8007d88:	055b      	lsls	r3, r3, #21
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	d10a      	bne.n	8007da4 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d8e:	4b86      	ldr	r3, [pc, #536]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007d90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d92:	4b85      	ldr	r3, [pc, #532]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007d94:	2180      	movs	r1, #128	; 0x80
 8007d96:	0549      	lsls	r1, r1, #21
 8007d98:	430a      	orrs	r2, r1
 8007d9a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8007d9c:	2323      	movs	r3, #35	; 0x23
 8007d9e:	18fb      	adds	r3, r7, r3
 8007da0:	2201      	movs	r2, #1
 8007da2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007da4:	4b83      	ldr	r3, [pc, #524]	; (8007fb4 <HAL_RCC_OscConfig+0x67c>)
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	2380      	movs	r3, #128	; 0x80
 8007daa:	005b      	lsls	r3, r3, #1
 8007dac:	4013      	ands	r3, r2
 8007dae:	d11a      	bne.n	8007de6 <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007db0:	4b80      	ldr	r3, [pc, #512]	; (8007fb4 <HAL_RCC_OscConfig+0x67c>)
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	4b7f      	ldr	r3, [pc, #508]	; (8007fb4 <HAL_RCC_OscConfig+0x67c>)
 8007db6:	2180      	movs	r1, #128	; 0x80
 8007db8:	0049      	lsls	r1, r1, #1
 8007dba:	430a      	orrs	r2, r1
 8007dbc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007dbe:	f7fe fb21 	bl	8006404 <HAL_GetTick>
 8007dc2:	0003      	movs	r3, r0
 8007dc4:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dc6:	e008      	b.n	8007dda <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007dc8:	f7fe fb1c 	bl	8006404 <HAL_GetTick>
 8007dcc:	0002      	movs	r2, r0
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	1ad3      	subs	r3, r2, r3
 8007dd2:	2b64      	cmp	r3, #100	; 0x64
 8007dd4:	d901      	bls.n	8007dda <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8007dd6:	2303      	movs	r3, #3
 8007dd8:	e174      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dda:	4b76      	ldr	r3, [pc, #472]	; (8007fb4 <HAL_RCC_OscConfig+0x67c>)
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	2380      	movs	r3, #128	; 0x80
 8007de0:	005b      	lsls	r3, r3, #1
 8007de2:	4013      	ands	r3, r2
 8007de4:	d0f0      	beq.n	8007dc8 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	689a      	ldr	r2, [r3, #8]
 8007dea:	2380      	movs	r3, #128	; 0x80
 8007dec:	005b      	lsls	r3, r3, #1
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d107      	bne.n	8007e02 <HAL_RCC_OscConfig+0x4ca>
 8007df2:	4b6d      	ldr	r3, [pc, #436]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007df4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007df6:	4b6c      	ldr	r3, [pc, #432]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007df8:	2180      	movs	r1, #128	; 0x80
 8007dfa:	0049      	lsls	r1, r1, #1
 8007dfc:	430a      	orrs	r2, r1
 8007dfe:	651a      	str	r2, [r3, #80]	; 0x50
 8007e00:	e031      	b.n	8007e66 <HAL_RCC_OscConfig+0x52e>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d10c      	bne.n	8007e24 <HAL_RCC_OscConfig+0x4ec>
 8007e0a:	4b67      	ldr	r3, [pc, #412]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e0e:	4b66      	ldr	r3, [pc, #408]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e10:	4967      	ldr	r1, [pc, #412]	; (8007fb0 <HAL_RCC_OscConfig+0x678>)
 8007e12:	400a      	ands	r2, r1
 8007e14:	651a      	str	r2, [r3, #80]	; 0x50
 8007e16:	4b64      	ldr	r3, [pc, #400]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e1a:	4b63      	ldr	r3, [pc, #396]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e1c:	4966      	ldr	r1, [pc, #408]	; (8007fb8 <HAL_RCC_OscConfig+0x680>)
 8007e1e:	400a      	ands	r2, r1
 8007e20:	651a      	str	r2, [r3, #80]	; 0x50
 8007e22:	e020      	b.n	8007e66 <HAL_RCC_OscConfig+0x52e>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	689a      	ldr	r2, [r3, #8]
 8007e28:	23a0      	movs	r3, #160	; 0xa0
 8007e2a:	00db      	lsls	r3, r3, #3
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d10e      	bne.n	8007e4e <HAL_RCC_OscConfig+0x516>
 8007e30:	4b5d      	ldr	r3, [pc, #372]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e32:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e34:	4b5c      	ldr	r3, [pc, #368]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e36:	2180      	movs	r1, #128	; 0x80
 8007e38:	00c9      	lsls	r1, r1, #3
 8007e3a:	430a      	orrs	r2, r1
 8007e3c:	651a      	str	r2, [r3, #80]	; 0x50
 8007e3e:	4b5a      	ldr	r3, [pc, #360]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e42:	4b59      	ldr	r3, [pc, #356]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e44:	2180      	movs	r1, #128	; 0x80
 8007e46:	0049      	lsls	r1, r1, #1
 8007e48:	430a      	orrs	r2, r1
 8007e4a:	651a      	str	r2, [r3, #80]	; 0x50
 8007e4c:	e00b      	b.n	8007e66 <HAL_RCC_OscConfig+0x52e>
 8007e4e:	4b56      	ldr	r3, [pc, #344]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e52:	4b55      	ldr	r3, [pc, #340]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e54:	4956      	ldr	r1, [pc, #344]	; (8007fb0 <HAL_RCC_OscConfig+0x678>)
 8007e56:	400a      	ands	r2, r1
 8007e58:	651a      	str	r2, [r3, #80]	; 0x50
 8007e5a:	4b53      	ldr	r3, [pc, #332]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e5e:	4b52      	ldr	r3, [pc, #328]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e60:	4955      	ldr	r1, [pc, #340]	; (8007fb8 <HAL_RCC_OscConfig+0x680>)
 8007e62:	400a      	ands	r2, r1
 8007e64:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d015      	beq.n	8007e9a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e6e:	f7fe fac9 	bl	8006404 <HAL_GetTick>
 8007e72:	0003      	movs	r3, r0
 8007e74:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e76:	e009      	b.n	8007e8c <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e78:	f7fe fac4 	bl	8006404 <HAL_GetTick>
 8007e7c:	0002      	movs	r2, r0
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	1ad3      	subs	r3, r2, r3
 8007e82:	4a4e      	ldr	r2, [pc, #312]	; (8007fbc <HAL_RCC_OscConfig+0x684>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d901      	bls.n	8007e8c <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8007e88:	2303      	movs	r3, #3
 8007e8a:	e11b      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e8c:	4b46      	ldr	r3, [pc, #280]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007e8e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007e90:	2380      	movs	r3, #128	; 0x80
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	4013      	ands	r3, r2
 8007e96:	d0ef      	beq.n	8007e78 <HAL_RCC_OscConfig+0x540>
 8007e98:	e014      	b.n	8007ec4 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e9a:	f7fe fab3 	bl	8006404 <HAL_GetTick>
 8007e9e:	0003      	movs	r3, r0
 8007ea0:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007ea2:	e009      	b.n	8007eb8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ea4:	f7fe faae 	bl	8006404 <HAL_GetTick>
 8007ea8:	0002      	movs	r2, r0
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	1ad3      	subs	r3, r2, r3
 8007eae:	4a43      	ldr	r2, [pc, #268]	; (8007fbc <HAL_RCC_OscConfig+0x684>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d901      	bls.n	8007eb8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007eb4:	2303      	movs	r3, #3
 8007eb6:	e105      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007eb8:	4b3b      	ldr	r3, [pc, #236]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007eba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007ebc:	2380      	movs	r3, #128	; 0x80
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	d1ef      	bne.n	8007ea4 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007ec4:	2323      	movs	r3, #35	; 0x23
 8007ec6:	18fb      	adds	r3, r7, r3
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d105      	bne.n	8007eda <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ece:	4b36      	ldr	r3, [pc, #216]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007ed0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ed2:	4b35      	ldr	r3, [pc, #212]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007ed4:	493a      	ldr	r1, [pc, #232]	; (8007fc0 <HAL_RCC_OscConfig+0x688>)
 8007ed6:	400a      	ands	r2, r1
 8007ed8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2220      	movs	r2, #32
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	d049      	beq.n	8007f78 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	699b      	ldr	r3, [r3, #24]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d026      	beq.n	8007f3a <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8007eec:	4b2e      	ldr	r3, [pc, #184]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007eee:	689a      	ldr	r2, [r3, #8]
 8007ef0:	4b2d      	ldr	r3, [pc, #180]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007ef2:	2101      	movs	r1, #1
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	609a      	str	r2, [r3, #8]
 8007ef8:	4b2b      	ldr	r3, [pc, #172]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007efa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007efc:	4b2a      	ldr	r3, [pc, #168]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007efe:	2101      	movs	r1, #1
 8007f00:	430a      	orrs	r2, r1
 8007f02:	635a      	str	r2, [r3, #52]	; 0x34
 8007f04:	4b2f      	ldr	r3, [pc, #188]	; (8007fc4 <HAL_RCC_OscConfig+0x68c>)
 8007f06:	6a1a      	ldr	r2, [r3, #32]
 8007f08:	4b2e      	ldr	r3, [pc, #184]	; (8007fc4 <HAL_RCC_OscConfig+0x68c>)
 8007f0a:	2180      	movs	r1, #128	; 0x80
 8007f0c:	0189      	lsls	r1, r1, #6
 8007f0e:	430a      	orrs	r2, r1
 8007f10:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f12:	f7fe fa77 	bl	8006404 <HAL_GetTick>
 8007f16:	0003      	movs	r3, r0
 8007f18:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007f1a:	e008      	b.n	8007f2e <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007f1c:	f7fe fa72 	bl	8006404 <HAL_GetTick>
 8007f20:	0002      	movs	r2, r0
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d901      	bls.n	8007f2e <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e0ca      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007f2e:	4b1e      	ldr	r3, [pc, #120]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	2202      	movs	r2, #2
 8007f34:	4013      	ands	r3, r2
 8007f36:	d0f1      	beq.n	8007f1c <HAL_RCC_OscConfig+0x5e4>
 8007f38:	e01e      	b.n	8007f78 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8007f3a:	4b1b      	ldr	r3, [pc, #108]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007f3c:	689a      	ldr	r2, [r3, #8]
 8007f3e:	4b1a      	ldr	r3, [pc, #104]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007f40:	2101      	movs	r1, #1
 8007f42:	438a      	bics	r2, r1
 8007f44:	609a      	str	r2, [r3, #8]
 8007f46:	4b1f      	ldr	r3, [pc, #124]	; (8007fc4 <HAL_RCC_OscConfig+0x68c>)
 8007f48:	6a1a      	ldr	r2, [r3, #32]
 8007f4a:	4b1e      	ldr	r3, [pc, #120]	; (8007fc4 <HAL_RCC_OscConfig+0x68c>)
 8007f4c:	491e      	ldr	r1, [pc, #120]	; (8007fc8 <HAL_RCC_OscConfig+0x690>)
 8007f4e:	400a      	ands	r2, r1
 8007f50:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f52:	f7fe fa57 	bl	8006404 <HAL_GetTick>
 8007f56:	0003      	movs	r3, r0
 8007f58:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007f5a:	e008      	b.n	8007f6e <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007f5c:	f7fe fa52 	bl	8006404 <HAL_GetTick>
 8007f60:	0002      	movs	r2, r0
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	1ad3      	subs	r3, r2, r3
 8007f66:	2b02      	cmp	r3, #2
 8007f68:	d901      	bls.n	8007f6e <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8007f6a:	2303      	movs	r3, #3
 8007f6c:	e0aa      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007f6e:	4b0e      	ldr	r3, [pc, #56]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	2202      	movs	r2, #2
 8007f74:	4013      	ands	r3, r2
 8007f76:	d1f1      	bne.n	8007f5c <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d100      	bne.n	8007f82 <HAL_RCC_OscConfig+0x64a>
 8007f80:	e09f      	b.n	80080c2 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	2b0c      	cmp	r3, #12
 8007f86:	d100      	bne.n	8007f8a <HAL_RCC_OscConfig+0x652>
 8007f88:	e078      	b.n	800807c <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d159      	bne.n	8008046 <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f92:	4b05      	ldr	r3, [pc, #20]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	4b04      	ldr	r3, [pc, #16]	; (8007fa8 <HAL_RCC_OscConfig+0x670>)
 8007f98:	490c      	ldr	r1, [pc, #48]	; (8007fcc <HAL_RCC_OscConfig+0x694>)
 8007f9a:	400a      	ands	r2, r1
 8007f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f9e:	f7fe fa31 	bl	8006404 <HAL_GetTick>
 8007fa2:	0003      	movs	r3, r0
 8007fa4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007fa6:	e01c      	b.n	8007fe2 <HAL_RCC_OscConfig+0x6aa>
 8007fa8:	40021000 	.word	0x40021000
 8007fac:	ffff1fff 	.word	0xffff1fff
 8007fb0:	fffffeff 	.word	0xfffffeff
 8007fb4:	40007000 	.word	0x40007000
 8007fb8:	fffffbff 	.word	0xfffffbff
 8007fbc:	00001388 	.word	0x00001388
 8007fc0:	efffffff 	.word	0xefffffff
 8007fc4:	40010000 	.word	0x40010000
 8007fc8:	ffffdfff 	.word	0xffffdfff
 8007fcc:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fd0:	f7fe fa18 	bl	8006404 <HAL_GetTick>
 8007fd4:	0002      	movs	r2, r0
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	1ad3      	subs	r3, r2, r3
 8007fda:	2b02      	cmp	r3, #2
 8007fdc:	d901      	bls.n	8007fe2 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8007fde:	2303      	movs	r3, #3
 8007fe0:	e070      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007fe2:	4b3a      	ldr	r3, [pc, #232]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	2380      	movs	r3, #128	; 0x80
 8007fe8:	049b      	lsls	r3, r3, #18
 8007fea:	4013      	ands	r3, r2
 8007fec:	d1f0      	bne.n	8007fd0 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007fee:	4b37      	ldr	r3, [pc, #220]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 8007ff0:	68db      	ldr	r3, [r3, #12]
 8007ff2:	4a37      	ldr	r2, [pc, #220]	; (80080d0 <HAL_RCC_OscConfig+0x798>)
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	0019      	movs	r1, r3
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008000:	431a      	orrs	r2, r3
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008006:	431a      	orrs	r2, r3
 8008008:	4b30      	ldr	r3, [pc, #192]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 800800a:	430a      	orrs	r2, r1
 800800c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800800e:	4b2f      	ldr	r3, [pc, #188]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	4b2e      	ldr	r3, [pc, #184]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 8008014:	2180      	movs	r1, #128	; 0x80
 8008016:	0449      	lsls	r1, r1, #17
 8008018:	430a      	orrs	r2, r1
 800801a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800801c:	f7fe f9f2 	bl	8006404 <HAL_GetTick>
 8008020:	0003      	movs	r3, r0
 8008022:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8008024:	e008      	b.n	8008038 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008026:	f7fe f9ed 	bl	8006404 <HAL_GetTick>
 800802a:	0002      	movs	r2, r0
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	2b02      	cmp	r3, #2
 8008032:	d901      	bls.n	8008038 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8008034:	2303      	movs	r3, #3
 8008036:	e045      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8008038:	4b24      	ldr	r3, [pc, #144]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	2380      	movs	r3, #128	; 0x80
 800803e:	049b      	lsls	r3, r3, #18
 8008040:	4013      	ands	r3, r2
 8008042:	d0f0      	beq.n	8008026 <HAL_RCC_OscConfig+0x6ee>
 8008044:	e03d      	b.n	80080c2 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008046:	4b21      	ldr	r3, [pc, #132]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	4b20      	ldr	r3, [pc, #128]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 800804c:	4921      	ldr	r1, [pc, #132]	; (80080d4 <HAL_RCC_OscConfig+0x79c>)
 800804e:	400a      	ands	r2, r1
 8008050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008052:	f7fe f9d7 	bl	8006404 <HAL_GetTick>
 8008056:	0003      	movs	r3, r0
 8008058:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800805a:	e008      	b.n	800806e <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800805c:	f7fe f9d2 	bl	8006404 <HAL_GetTick>
 8008060:	0002      	movs	r2, r0
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	1ad3      	subs	r3, r2, r3
 8008066:	2b02      	cmp	r3, #2
 8008068:	d901      	bls.n	800806e <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e02a      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800806e:	4b17      	ldr	r3, [pc, #92]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	2380      	movs	r3, #128	; 0x80
 8008074:	049b      	lsls	r3, r3, #18
 8008076:	4013      	ands	r3, r2
 8008078:	d1f0      	bne.n	800805c <HAL_RCC_OscConfig+0x724>
 800807a:	e022      	b.n	80080c2 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008080:	2b01      	cmp	r3, #1
 8008082:	d101      	bne.n	8008088 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8008084:	2301      	movs	r3, #1
 8008086:	e01d      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008088:	4b10      	ldr	r3, [pc, #64]	; (80080cc <HAL_RCC_OscConfig+0x794>)
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800808e:	69ba      	ldr	r2, [r7, #24]
 8008090:	2380      	movs	r3, #128	; 0x80
 8008092:	025b      	lsls	r3, r3, #9
 8008094:	401a      	ands	r2, r3
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800809a:	429a      	cmp	r2, r3
 800809c:	d10f      	bne.n	80080be <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800809e:	69ba      	ldr	r2, [r7, #24]
 80080a0:	23f0      	movs	r3, #240	; 0xf0
 80080a2:	039b      	lsls	r3, r3, #14
 80080a4:	401a      	ands	r2, r3
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d107      	bne.n	80080be <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80080ae:	69ba      	ldr	r2, [r7, #24]
 80080b0:	23c0      	movs	r3, #192	; 0xc0
 80080b2:	041b      	lsls	r3, r3, #16
 80080b4:	401a      	ands	r2, r3
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d001      	beq.n	80080c2 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 80080be:	2301      	movs	r3, #1
 80080c0:	e000      	b.n	80080c4 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 80080c2:	2300      	movs	r3, #0
}
 80080c4:	0018      	movs	r0, r3
 80080c6:	46bd      	mov	sp, r7
 80080c8:	b00a      	add	sp, #40	; 0x28
 80080ca:	bdb0      	pop	{r4, r5, r7, pc}
 80080cc:	40021000 	.word	0x40021000
 80080d0:	ff02ffff 	.word	0xff02ffff
 80080d4:	feffffff 	.word	0xfeffffff

080080d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80080d8:	b5b0      	push	{r4, r5, r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d101      	bne.n	80080ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	e10d      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80080ec:	4b88      	ldr	r3, [pc, #544]	; (8008310 <HAL_RCC_ClockConfig+0x238>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2201      	movs	r2, #1
 80080f2:	4013      	ands	r3, r2
 80080f4:	683a      	ldr	r2, [r7, #0]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d911      	bls.n	800811e <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080fa:	4b85      	ldr	r3, [pc, #532]	; (8008310 <HAL_RCC_ClockConfig+0x238>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	2201      	movs	r2, #1
 8008100:	4393      	bics	r3, r2
 8008102:	0019      	movs	r1, r3
 8008104:	4b82      	ldr	r3, [pc, #520]	; (8008310 <HAL_RCC_ClockConfig+0x238>)
 8008106:	683a      	ldr	r2, [r7, #0]
 8008108:	430a      	orrs	r2, r1
 800810a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800810c:	4b80      	ldr	r3, [pc, #512]	; (8008310 <HAL_RCC_ClockConfig+0x238>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2201      	movs	r2, #1
 8008112:	4013      	ands	r3, r2
 8008114:	683a      	ldr	r2, [r7, #0]
 8008116:	429a      	cmp	r2, r3
 8008118:	d001      	beq.n	800811e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800811a:	2301      	movs	r3, #1
 800811c:	e0f4      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	2202      	movs	r2, #2
 8008124:	4013      	ands	r3, r2
 8008126:	d009      	beq.n	800813c <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008128:	4b7a      	ldr	r3, [pc, #488]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 800812a:	68db      	ldr	r3, [r3, #12]
 800812c:	22f0      	movs	r2, #240	; 0xf0
 800812e:	4393      	bics	r3, r2
 8008130:	0019      	movs	r1, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	689a      	ldr	r2, [r3, #8]
 8008136:	4b77      	ldr	r3, [pc, #476]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 8008138:	430a      	orrs	r2, r1
 800813a:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2201      	movs	r2, #1
 8008142:	4013      	ands	r3, r2
 8008144:	d100      	bne.n	8008148 <HAL_RCC_ClockConfig+0x70>
 8008146:	e089      	b.n	800825c <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	2b02      	cmp	r3, #2
 800814e:	d107      	bne.n	8008160 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008150:	4b70      	ldr	r3, [pc, #448]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 8008152:	681a      	ldr	r2, [r3, #0]
 8008154:	2380      	movs	r3, #128	; 0x80
 8008156:	029b      	lsls	r3, r3, #10
 8008158:	4013      	ands	r3, r2
 800815a:	d120      	bne.n	800819e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e0d3      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	2b03      	cmp	r3, #3
 8008166:	d107      	bne.n	8008178 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008168:	4b6a      	ldr	r3, [pc, #424]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	2380      	movs	r3, #128	; 0x80
 800816e:	049b      	lsls	r3, r3, #18
 8008170:	4013      	ands	r3, r2
 8008172:	d114      	bne.n	800819e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008174:	2301      	movs	r3, #1
 8008176:	e0c7      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	2b01      	cmp	r3, #1
 800817e:	d106      	bne.n	800818e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008180:	4b64      	ldr	r3, [pc, #400]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2204      	movs	r2, #4
 8008186:	4013      	ands	r3, r2
 8008188:	d109      	bne.n	800819e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e0bc      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800818e:	4b61      	ldr	r3, [pc, #388]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 8008190:	681a      	ldr	r2, [r3, #0]
 8008192:	2380      	movs	r3, #128	; 0x80
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	4013      	ands	r3, r2
 8008198:	d101      	bne.n	800819e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	e0b4      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800819e:	4b5d      	ldr	r3, [pc, #372]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	2203      	movs	r2, #3
 80081a4:	4393      	bics	r3, r2
 80081a6:	0019      	movs	r1, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685a      	ldr	r2, [r3, #4]
 80081ac:	4b59      	ldr	r3, [pc, #356]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 80081ae:	430a      	orrs	r2, r1
 80081b0:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80081b2:	f7fe f927 	bl	8006404 <HAL_GetTick>
 80081b6:	0003      	movs	r3, r0
 80081b8:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	2b02      	cmp	r3, #2
 80081c0:	d111      	bne.n	80081e6 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80081c2:	e009      	b.n	80081d8 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081c4:	f7fe f91e 	bl	8006404 <HAL_GetTick>
 80081c8:	0002      	movs	r2, r0
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	1ad3      	subs	r3, r2, r3
 80081ce:	4a52      	ldr	r2, [pc, #328]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d901      	bls.n	80081d8 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 80081d4:	2303      	movs	r3, #3
 80081d6:	e097      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80081d8:	4b4e      	ldr	r3, [pc, #312]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	220c      	movs	r2, #12
 80081de:	4013      	ands	r3, r2
 80081e0:	2b08      	cmp	r3, #8
 80081e2:	d1ef      	bne.n	80081c4 <HAL_RCC_ClockConfig+0xec>
 80081e4:	e03a      	b.n	800825c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	2b03      	cmp	r3, #3
 80081ec:	d111      	bne.n	8008212 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80081ee:	e009      	b.n	8008204 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081f0:	f7fe f908 	bl	8006404 <HAL_GetTick>
 80081f4:	0002      	movs	r2, r0
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	1ad3      	subs	r3, r2, r3
 80081fa:	4a47      	ldr	r2, [pc, #284]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d901      	bls.n	8008204 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8008200:	2303      	movs	r3, #3
 8008202:	e081      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008204:	4b43      	ldr	r3, [pc, #268]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	220c      	movs	r2, #12
 800820a:	4013      	ands	r3, r2
 800820c:	2b0c      	cmp	r3, #12
 800820e:	d1ef      	bne.n	80081f0 <HAL_RCC_ClockConfig+0x118>
 8008210:	e024      	b.n	800825c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	2b01      	cmp	r3, #1
 8008218:	d11b      	bne.n	8008252 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800821a:	e009      	b.n	8008230 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800821c:	f7fe f8f2 	bl	8006404 <HAL_GetTick>
 8008220:	0002      	movs	r2, r0
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	1ad3      	subs	r3, r2, r3
 8008226:	4a3c      	ldr	r2, [pc, #240]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d901      	bls.n	8008230 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 800822c:	2303      	movs	r3, #3
 800822e:	e06b      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008230:	4b38      	ldr	r3, [pc, #224]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	220c      	movs	r2, #12
 8008236:	4013      	ands	r3, r2
 8008238:	2b04      	cmp	r3, #4
 800823a:	d1ef      	bne.n	800821c <HAL_RCC_ClockConfig+0x144>
 800823c:	e00e      	b.n	800825c <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800823e:	f7fe f8e1 	bl	8006404 <HAL_GetTick>
 8008242:	0002      	movs	r2, r0
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	4a33      	ldr	r2, [pc, #204]	; (8008318 <HAL_RCC_ClockConfig+0x240>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d901      	bls.n	8008252 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 800824e:	2303      	movs	r3, #3
 8008250:	e05a      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008252:	4b30      	ldr	r3, [pc, #192]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	220c      	movs	r2, #12
 8008258:	4013      	ands	r3, r2
 800825a:	d1f0      	bne.n	800823e <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800825c:	4b2c      	ldr	r3, [pc, #176]	; (8008310 <HAL_RCC_ClockConfig+0x238>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2201      	movs	r2, #1
 8008262:	4013      	ands	r3, r2
 8008264:	683a      	ldr	r2, [r7, #0]
 8008266:	429a      	cmp	r2, r3
 8008268:	d211      	bcs.n	800828e <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800826a:	4b29      	ldr	r3, [pc, #164]	; (8008310 <HAL_RCC_ClockConfig+0x238>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	2201      	movs	r2, #1
 8008270:	4393      	bics	r3, r2
 8008272:	0019      	movs	r1, r3
 8008274:	4b26      	ldr	r3, [pc, #152]	; (8008310 <HAL_RCC_ClockConfig+0x238>)
 8008276:	683a      	ldr	r2, [r7, #0]
 8008278:	430a      	orrs	r2, r1
 800827a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800827c:	4b24      	ldr	r3, [pc, #144]	; (8008310 <HAL_RCC_ClockConfig+0x238>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2201      	movs	r2, #1
 8008282:	4013      	ands	r3, r2
 8008284:	683a      	ldr	r2, [r7, #0]
 8008286:	429a      	cmp	r2, r3
 8008288:	d001      	beq.n	800828e <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	e03c      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	2204      	movs	r2, #4
 8008294:	4013      	ands	r3, r2
 8008296:	d009      	beq.n	80082ac <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008298:	4b1e      	ldr	r3, [pc, #120]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	4a1f      	ldr	r2, [pc, #124]	; (800831c <HAL_RCC_ClockConfig+0x244>)
 800829e:	4013      	ands	r3, r2
 80082a0:	0019      	movs	r1, r3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	68da      	ldr	r2, [r3, #12]
 80082a6:	4b1b      	ldr	r3, [pc, #108]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 80082a8:	430a      	orrs	r2, r1
 80082aa:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2208      	movs	r2, #8
 80082b2:	4013      	ands	r3, r2
 80082b4:	d00a      	beq.n	80082cc <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80082b6:	4b17      	ldr	r3, [pc, #92]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	4a19      	ldr	r2, [pc, #100]	; (8008320 <HAL_RCC_ClockConfig+0x248>)
 80082bc:	4013      	ands	r3, r2
 80082be:	0019      	movs	r1, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	00da      	lsls	r2, r3, #3
 80082c6:	4b13      	ldr	r3, [pc, #76]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 80082c8:	430a      	orrs	r2, r1
 80082ca:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80082cc:	f000 f82e 	bl	800832c <HAL_RCC_GetSysClockFreq>
 80082d0:	0001      	movs	r1, r0
 80082d2:	4b10      	ldr	r3, [pc, #64]	; (8008314 <HAL_RCC_ClockConfig+0x23c>)
 80082d4:	68db      	ldr	r3, [r3, #12]
 80082d6:	091b      	lsrs	r3, r3, #4
 80082d8:	220f      	movs	r2, #15
 80082da:	4013      	ands	r3, r2
 80082dc:	4a11      	ldr	r2, [pc, #68]	; (8008324 <HAL_RCC_ClockConfig+0x24c>)
 80082de:	5cd3      	ldrb	r3, [r2, r3]
 80082e0:	000a      	movs	r2, r1
 80082e2:	40da      	lsrs	r2, r3
 80082e4:	4b10      	ldr	r3, [pc, #64]	; (8008328 <HAL_RCC_ClockConfig+0x250>)
 80082e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80082e8:	250b      	movs	r5, #11
 80082ea:	197c      	adds	r4, r7, r5
 80082ec:	2000      	movs	r0, #0
 80082ee:	f7fe f853 	bl	8006398 <HAL_InitTick>
 80082f2:	0003      	movs	r3, r0
 80082f4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80082f6:	197b      	adds	r3, r7, r5
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d003      	beq.n	8008306 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 80082fe:	230b      	movs	r3, #11
 8008300:	18fb      	adds	r3, r7, r3
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	e000      	b.n	8008308 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8008306:	2300      	movs	r3, #0
}
 8008308:	0018      	movs	r0, r3
 800830a:	46bd      	mov	sp, r7
 800830c:	b004      	add	sp, #16
 800830e:	bdb0      	pop	{r4, r5, r7, pc}
 8008310:	40022000 	.word	0x40022000
 8008314:	40021000 	.word	0x40021000
 8008318:	00001388 	.word	0x00001388
 800831c:	fffff8ff 	.word	0xfffff8ff
 8008320:	ffffc7ff 	.word	0xffffc7ff
 8008324:	0800be58 	.word	0x0800be58
 8008328:	20000010 	.word	0x20000010

0800832c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b086      	sub	sp, #24
 8008330:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8008332:	4b3b      	ldr	r3, [pc, #236]	; (8008420 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008334:	68db      	ldr	r3, [r3, #12]
 8008336:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	220c      	movs	r2, #12
 800833c:	4013      	ands	r3, r2
 800833e:	2b08      	cmp	r3, #8
 8008340:	d00e      	beq.n	8008360 <HAL_RCC_GetSysClockFreq+0x34>
 8008342:	2b0c      	cmp	r3, #12
 8008344:	d00f      	beq.n	8008366 <HAL_RCC_GetSysClockFreq+0x3a>
 8008346:	2b04      	cmp	r3, #4
 8008348:	d157      	bne.n	80083fa <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800834a:	4b35      	ldr	r3, [pc, #212]	; (8008420 <HAL_RCC_GetSysClockFreq+0xf4>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2210      	movs	r2, #16
 8008350:	4013      	ands	r3, r2
 8008352:	d002      	beq.n	800835a <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8008354:	4b33      	ldr	r3, [pc, #204]	; (8008424 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008356:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8008358:	e05d      	b.n	8008416 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 800835a:	4b33      	ldr	r3, [pc, #204]	; (8008428 <HAL_RCC_GetSysClockFreq+0xfc>)
 800835c:	613b      	str	r3, [r7, #16]
      break;
 800835e:	e05a      	b.n	8008416 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008360:	4b32      	ldr	r3, [pc, #200]	; (800842c <HAL_RCC_GetSysClockFreq+0x100>)
 8008362:	613b      	str	r3, [r7, #16]
      break;
 8008364:	e057      	b.n	8008416 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	0c9b      	lsrs	r3, r3, #18
 800836a:	220f      	movs	r2, #15
 800836c:	4013      	ands	r3, r2
 800836e:	4a30      	ldr	r2, [pc, #192]	; (8008430 <HAL_RCC_GetSysClockFreq+0x104>)
 8008370:	5cd3      	ldrb	r3, [r2, r3]
 8008372:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	0d9b      	lsrs	r3, r3, #22
 8008378:	2203      	movs	r2, #3
 800837a:	4013      	ands	r3, r2
 800837c:	3301      	adds	r3, #1
 800837e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008380:	4b27      	ldr	r3, [pc, #156]	; (8008420 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008382:	68da      	ldr	r2, [r3, #12]
 8008384:	2380      	movs	r3, #128	; 0x80
 8008386:	025b      	lsls	r3, r3, #9
 8008388:	4013      	ands	r3, r2
 800838a:	d00f      	beq.n	80083ac <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 800838c:	68b9      	ldr	r1, [r7, #8]
 800838e:	000a      	movs	r2, r1
 8008390:	0152      	lsls	r2, r2, #5
 8008392:	1a52      	subs	r2, r2, r1
 8008394:	0193      	lsls	r3, r2, #6
 8008396:	1a9b      	subs	r3, r3, r2
 8008398:	00db      	lsls	r3, r3, #3
 800839a:	185b      	adds	r3, r3, r1
 800839c:	025b      	lsls	r3, r3, #9
 800839e:	6879      	ldr	r1, [r7, #4]
 80083a0:	0018      	movs	r0, r3
 80083a2:	f7f7 feb9 	bl	8000118 <__udivsi3>
 80083a6:	0003      	movs	r3, r0
 80083a8:	617b      	str	r3, [r7, #20]
 80083aa:	e023      	b.n	80083f4 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80083ac:	4b1c      	ldr	r3, [pc, #112]	; (8008420 <HAL_RCC_GetSysClockFreq+0xf4>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	2210      	movs	r2, #16
 80083b2:	4013      	ands	r3, r2
 80083b4:	d00f      	beq.n	80083d6 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80083b6:	68b9      	ldr	r1, [r7, #8]
 80083b8:	000a      	movs	r2, r1
 80083ba:	0152      	lsls	r2, r2, #5
 80083bc:	1a52      	subs	r2, r2, r1
 80083be:	0193      	lsls	r3, r2, #6
 80083c0:	1a9b      	subs	r3, r3, r2
 80083c2:	00db      	lsls	r3, r3, #3
 80083c4:	185b      	adds	r3, r3, r1
 80083c6:	021b      	lsls	r3, r3, #8
 80083c8:	6879      	ldr	r1, [r7, #4]
 80083ca:	0018      	movs	r0, r3
 80083cc:	f7f7 fea4 	bl	8000118 <__udivsi3>
 80083d0:	0003      	movs	r3, r0
 80083d2:	617b      	str	r3, [r7, #20]
 80083d4:	e00e      	b.n	80083f4 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 80083d6:	68b9      	ldr	r1, [r7, #8]
 80083d8:	000a      	movs	r2, r1
 80083da:	0152      	lsls	r2, r2, #5
 80083dc:	1a52      	subs	r2, r2, r1
 80083de:	0193      	lsls	r3, r2, #6
 80083e0:	1a9b      	subs	r3, r3, r2
 80083e2:	00db      	lsls	r3, r3, #3
 80083e4:	185b      	adds	r3, r3, r1
 80083e6:	029b      	lsls	r3, r3, #10
 80083e8:	6879      	ldr	r1, [r7, #4]
 80083ea:	0018      	movs	r0, r3
 80083ec:	f7f7 fe94 	bl	8000118 <__udivsi3>
 80083f0:	0003      	movs	r3, r0
 80083f2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	613b      	str	r3, [r7, #16]
      break;
 80083f8:	e00d      	b.n	8008416 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80083fa:	4b09      	ldr	r3, [pc, #36]	; (8008420 <HAL_RCC_GetSysClockFreq+0xf4>)
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	0b5b      	lsrs	r3, r3, #13
 8008400:	2207      	movs	r2, #7
 8008402:	4013      	ands	r3, r2
 8008404:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	3301      	adds	r3, #1
 800840a:	2280      	movs	r2, #128	; 0x80
 800840c:	0212      	lsls	r2, r2, #8
 800840e:	409a      	lsls	r2, r3
 8008410:	0013      	movs	r3, r2
 8008412:	613b      	str	r3, [r7, #16]
      break;
 8008414:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8008416:	693b      	ldr	r3, [r7, #16]
}
 8008418:	0018      	movs	r0, r3
 800841a:	46bd      	mov	sp, r7
 800841c:	b006      	add	sp, #24
 800841e:	bd80      	pop	{r7, pc}
 8008420:	40021000 	.word	0x40021000
 8008424:	003d0900 	.word	0x003d0900
 8008428:	00f42400 	.word	0x00f42400
 800842c:	007a1200 	.word	0x007a1200
 8008430:	0800be68 	.word	0x0800be68

08008434 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b086      	sub	sp, #24
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2220      	movs	r2, #32
 8008442:	4013      	ands	r3, r2
 8008444:	d106      	bne.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	2380      	movs	r3, #128	; 0x80
 800844c:	011b      	lsls	r3, r3, #4
 800844e:	4013      	ands	r3, r2
 8008450:	d100      	bne.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8008452:	e0dd      	b.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8008454:	2317      	movs	r3, #23
 8008456:	18fb      	adds	r3, r7, r3
 8008458:	2200      	movs	r2, #0
 800845a:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800845c:	4ba4      	ldr	r3, [pc, #656]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800845e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008460:	2380      	movs	r3, #128	; 0x80
 8008462:	055b      	lsls	r3, r3, #21
 8008464:	4013      	ands	r3, r2
 8008466:	d10a      	bne.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008468:	4ba1      	ldr	r3, [pc, #644]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800846a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800846c:	4ba0      	ldr	r3, [pc, #640]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800846e:	2180      	movs	r1, #128	; 0x80
 8008470:	0549      	lsls	r1, r1, #21
 8008472:	430a      	orrs	r2, r1
 8008474:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8008476:	2317      	movs	r3, #23
 8008478:	18fb      	adds	r3, r7, r3
 800847a:	2201      	movs	r2, #1
 800847c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800847e:	4b9d      	ldr	r3, [pc, #628]	; (80086f4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	2380      	movs	r3, #128	; 0x80
 8008484:	005b      	lsls	r3, r3, #1
 8008486:	4013      	ands	r3, r2
 8008488:	d11a      	bne.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800848a:	4b9a      	ldr	r3, [pc, #616]	; (80086f4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800848c:	681a      	ldr	r2, [r3, #0]
 800848e:	4b99      	ldr	r3, [pc, #612]	; (80086f4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008490:	2180      	movs	r1, #128	; 0x80
 8008492:	0049      	lsls	r1, r1, #1
 8008494:	430a      	orrs	r2, r1
 8008496:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008498:	f7fd ffb4 	bl	8006404 <HAL_GetTick>
 800849c:	0003      	movs	r3, r0
 800849e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80084a0:	e008      	b.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80084a2:	f7fd ffaf 	bl	8006404 <HAL_GetTick>
 80084a6:	0002      	movs	r2, r0
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	1ad3      	subs	r3, r2, r3
 80084ac:	2b64      	cmp	r3, #100	; 0x64
 80084ae:	d901      	bls.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	e118      	b.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80084b4:	4b8f      	ldr	r3, [pc, #572]	; (80086f4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	2380      	movs	r3, #128	; 0x80
 80084ba:	005b      	lsls	r3, r3, #1
 80084bc:	4013      	ands	r3, r2
 80084be:	d0f0      	beq.n	80084a2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80084c0:	4b8b      	ldr	r3, [pc, #556]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	23c0      	movs	r3, #192	; 0xc0
 80084c6:	039b      	lsls	r3, r3, #14
 80084c8:	4013      	ands	r3, r2
 80084ca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	685a      	ldr	r2, [r3, #4]
 80084d0:	23c0      	movs	r3, #192	; 0xc0
 80084d2:	039b      	lsls	r3, r3, #14
 80084d4:	4013      	ands	r3, r2
 80084d6:	68fa      	ldr	r2, [r7, #12]
 80084d8:	429a      	cmp	r2, r3
 80084da:	d107      	bne.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	689a      	ldr	r2, [r3, #8]
 80084e0:	23c0      	movs	r3, #192	; 0xc0
 80084e2:	039b      	lsls	r3, r3, #14
 80084e4:	4013      	ands	r3, r2
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d013      	beq.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	685a      	ldr	r2, [r3, #4]
 80084f0:	23c0      	movs	r3, #192	; 0xc0
 80084f2:	029b      	lsls	r3, r3, #10
 80084f4:	401a      	ands	r2, r3
 80084f6:	23c0      	movs	r3, #192	; 0xc0
 80084f8:	029b      	lsls	r3, r3, #10
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d10a      	bne.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80084fe:	4b7c      	ldr	r3, [pc, #496]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008500:	681a      	ldr	r2, [r3, #0]
 8008502:	2380      	movs	r3, #128	; 0x80
 8008504:	029b      	lsls	r3, r3, #10
 8008506:	401a      	ands	r2, r3
 8008508:	2380      	movs	r3, #128	; 0x80
 800850a:	029b      	lsls	r3, r3, #10
 800850c:	429a      	cmp	r2, r3
 800850e:	d101      	bne.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e0e8      	b.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8008514:	4b76      	ldr	r3, [pc, #472]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008516:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008518:	23c0      	movs	r3, #192	; 0xc0
 800851a:	029b      	lsls	r3, r3, #10
 800851c:	4013      	ands	r3, r2
 800851e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d049      	beq.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x186>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	685a      	ldr	r2, [r3, #4]
 800852a:	23c0      	movs	r3, #192	; 0xc0
 800852c:	029b      	lsls	r3, r3, #10
 800852e:	4013      	ands	r3, r2
 8008530:	68fa      	ldr	r2, [r7, #12]
 8008532:	429a      	cmp	r2, r3
 8008534:	d004      	beq.n	8008540 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	2220      	movs	r2, #32
 800853c:	4013      	ands	r3, r2
 800853e:	d10d      	bne.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	689a      	ldr	r2, [r3, #8]
 8008544:	23c0      	movs	r3, #192	; 0xc0
 8008546:	029b      	lsls	r3, r3, #10
 8008548:	4013      	ands	r3, r2
 800854a:	68fa      	ldr	r2, [r7, #12]
 800854c:	429a      	cmp	r2, r3
 800854e:	d034      	beq.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	2380      	movs	r3, #128	; 0x80
 8008556:	011b      	lsls	r3, r3, #4
 8008558:	4013      	ands	r3, r2
 800855a:	d02e      	beq.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800855c:	4b64      	ldr	r3, [pc, #400]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800855e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008560:	4a65      	ldr	r2, [pc, #404]	; (80086f8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008562:	4013      	ands	r3, r2
 8008564:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008566:	4b62      	ldr	r3, [pc, #392]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008568:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800856a:	4b61      	ldr	r3, [pc, #388]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800856c:	2180      	movs	r1, #128	; 0x80
 800856e:	0309      	lsls	r1, r1, #12
 8008570:	430a      	orrs	r2, r1
 8008572:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008574:	4b5e      	ldr	r3, [pc, #376]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008576:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008578:	4b5d      	ldr	r3, [pc, #372]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800857a:	4960      	ldr	r1, [pc, #384]	; (80086fc <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800857c:	400a      	ands	r2, r1
 800857e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8008580:	4b5b      	ldr	r3, [pc, #364]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008582:	68fa      	ldr	r2, [r7, #12]
 8008584:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8008586:	68fa      	ldr	r2, [r7, #12]
 8008588:	2380      	movs	r3, #128	; 0x80
 800858a:	005b      	lsls	r3, r3, #1
 800858c:	4013      	ands	r3, r2
 800858e:	d014      	beq.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008590:	f7fd ff38 	bl	8006404 <HAL_GetTick>
 8008594:	0003      	movs	r3, r0
 8008596:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008598:	e009      	b.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800859a:	f7fd ff33 	bl	8006404 <HAL_GetTick>
 800859e:	0002      	movs	r2, r0
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	4a56      	ldr	r2, [pc, #344]	; (8008700 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d901      	bls.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80085aa:	2303      	movs	r3, #3
 80085ac:	e09b      	b.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80085ae:	4b50      	ldr	r3, [pc, #320]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80085b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80085b2:	2380      	movs	r3, #128	; 0x80
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	4013      	ands	r3, r2
 80085b8:	d0ef      	beq.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	685a      	ldr	r2, [r3, #4]
 80085be:	23c0      	movs	r3, #192	; 0xc0
 80085c0:	029b      	lsls	r3, r3, #10
 80085c2:	401a      	ands	r2, r3
 80085c4:	23c0      	movs	r3, #192	; 0xc0
 80085c6:	029b      	lsls	r3, r3, #10
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d10c      	bne.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80085cc:	4b48      	ldr	r3, [pc, #288]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a4c      	ldr	r2, [pc, #304]	; (8008704 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80085d2:	4013      	ands	r3, r2
 80085d4:	0019      	movs	r1, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	685a      	ldr	r2, [r3, #4]
 80085da:	23c0      	movs	r3, #192	; 0xc0
 80085dc:	039b      	lsls	r3, r3, #14
 80085de:	401a      	ands	r2, r3
 80085e0:	4b43      	ldr	r3, [pc, #268]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80085e2:	430a      	orrs	r2, r1
 80085e4:	601a      	str	r2, [r3, #0]
 80085e6:	4b42      	ldr	r3, [pc, #264]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80085e8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	685a      	ldr	r2, [r3, #4]
 80085ee:	23c0      	movs	r3, #192	; 0xc0
 80085f0:	029b      	lsls	r3, r3, #10
 80085f2:	401a      	ands	r2, r3
 80085f4:	4b3e      	ldr	r3, [pc, #248]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80085f6:	430a      	orrs	r2, r1
 80085f8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80085fa:	2317      	movs	r3, #23
 80085fc:	18fb      	adds	r3, r7, r3
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	2b01      	cmp	r3, #1
 8008602:	d105      	bne.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008604:	4b3a      	ldr	r3, [pc, #232]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008606:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008608:	4b39      	ldr	r3, [pc, #228]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800860a:	493f      	ldr	r1, [pc, #252]	; (8008708 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800860c:	400a      	ands	r2, r1
 800860e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	2201      	movs	r2, #1
 8008616:	4013      	ands	r3, r2
 8008618:	d009      	beq.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800861a:	4b35      	ldr	r3, [pc, #212]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800861c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800861e:	2203      	movs	r2, #3
 8008620:	4393      	bics	r3, r2
 8008622:	0019      	movs	r1, r3
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	68da      	ldr	r2, [r3, #12]
 8008628:	4b31      	ldr	r3, [pc, #196]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800862a:	430a      	orrs	r2, r1
 800862c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2202      	movs	r2, #2
 8008634:	4013      	ands	r3, r2
 8008636:	d009      	beq.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008638:	4b2d      	ldr	r3, [pc, #180]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800863a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800863c:	220c      	movs	r2, #12
 800863e:	4393      	bics	r3, r2
 8008640:	0019      	movs	r1, r3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	691a      	ldr	r2, [r3, #16]
 8008646:	4b2a      	ldr	r3, [pc, #168]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008648:	430a      	orrs	r2, r1
 800864a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2204      	movs	r2, #4
 8008652:	4013      	ands	r3, r2
 8008654:	d009      	beq.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008656:	4b26      	ldr	r3, [pc, #152]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800865a:	4a2c      	ldr	r2, [pc, #176]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800865c:	4013      	ands	r3, r2
 800865e:	0019      	movs	r1, r3
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	695a      	ldr	r2, [r3, #20]
 8008664:	4b22      	ldr	r3, [pc, #136]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008666:	430a      	orrs	r2, r1
 8008668:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2208      	movs	r2, #8
 8008670:	4013      	ands	r3, r2
 8008672:	d009      	beq.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008674:	4b1e      	ldr	r3, [pc, #120]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008676:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008678:	4a25      	ldr	r2, [pc, #148]	; (8008710 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800867a:	4013      	ands	r3, r2
 800867c:	0019      	movs	r1, r3
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	699a      	ldr	r2, [r3, #24]
 8008682:	4b1b      	ldr	r3, [pc, #108]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008684:	430a      	orrs	r2, r1
 8008686:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681a      	ldr	r2, [r3, #0]
 800868c:	2380      	movs	r3, #128	; 0x80
 800868e:	005b      	lsls	r3, r3, #1
 8008690:	4013      	ands	r3, r2
 8008692:	d009      	beq.n	80086a8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008694:	4b16      	ldr	r3, [pc, #88]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008698:	4a17      	ldr	r2, [pc, #92]	; (80086f8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800869a:	4013      	ands	r3, r2
 800869c:	0019      	movs	r1, r3
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	69da      	ldr	r2, [r3, #28]
 80086a2:	4b13      	ldr	r3, [pc, #76]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80086a4:	430a      	orrs	r2, r1
 80086a6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2240      	movs	r2, #64	; 0x40
 80086ae:	4013      	ands	r3, r2
 80086b0:	d009      	beq.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80086b2:	4b0f      	ldr	r3, [pc, #60]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80086b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086b6:	4a17      	ldr	r2, [pc, #92]	; (8008714 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80086b8:	4013      	ands	r3, r2
 80086ba:	0019      	movs	r1, r3
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80086c0:	4b0b      	ldr	r3, [pc, #44]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80086c2:	430a      	orrs	r2, r1
 80086c4:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2280      	movs	r2, #128	; 0x80
 80086cc:	4013      	ands	r3, r2
 80086ce:	d009      	beq.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80086d0:	4b07      	ldr	r3, [pc, #28]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80086d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086d4:	4a10      	ldr	r2, [pc, #64]	; (8008718 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80086d6:	4013      	ands	r3, r2
 80086d8:	0019      	movs	r1, r3
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6a1a      	ldr	r2, [r3, #32]
 80086de:	4b04      	ldr	r3, [pc, #16]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80086e0:	430a      	orrs	r2, r1
 80086e2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	0018      	movs	r0, r3
 80086e8:	46bd      	mov	sp, r7
 80086ea:	b006      	add	sp, #24
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	46c0      	nop			; (mov r8, r8)
 80086f0:	40021000 	.word	0x40021000
 80086f4:	40007000 	.word	0x40007000
 80086f8:	fffcffff 	.word	0xfffcffff
 80086fc:	fff7ffff 	.word	0xfff7ffff
 8008700:	00001388 	.word	0x00001388
 8008704:	ffcfffff 	.word	0xffcfffff
 8008708:	efffffff 	.word	0xefffffff
 800870c:	fffff3ff 	.word	0xfffff3ff
 8008710:	ffffcfff 	.word	0xffffcfff
 8008714:	fbffffff 	.word	0xfbffffff
 8008718:	fff3ffff 	.word	0xfff3ffff

0800871c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b082      	sub	sp, #8
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e08e      	b.n	800884c <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2221      	movs	r2, #33	; 0x21
 8008732:	5c9b      	ldrb	r3, [r3, r2]
 8008734:	b2db      	uxtb	r3, r3
 8008736:	2b00      	cmp	r3, #0
 8008738:	d107      	bne.n	800874a <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2220      	movs	r2, #32
 800873e:	2100      	movs	r1, #0
 8008740:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	0018      	movs	r0, r3
 8008746:	f7fb fc71 	bl	800402c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2221      	movs	r2, #33	; 0x21
 800874e:	2102      	movs	r1, #2
 8008750:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	22ca      	movs	r2, #202	; 0xca
 8008758:	625a      	str	r2, [r3, #36]	; 0x24
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2253      	movs	r2, #83	; 0x53
 8008760:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	0018      	movs	r0, r3
 8008766:	f000 fcf4 	bl	8009152 <RTC_EnterInitMode>
 800876a:	1e03      	subs	r3, r0, #0
 800876c:	d009      	beq.n	8008782 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	22ff      	movs	r2, #255	; 0xff
 8008774:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2221      	movs	r2, #33	; 0x21
 800877a:	2104      	movs	r1, #4
 800877c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	e064      	b.n	800884c <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	689a      	ldr	r2, [r3, #8]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4931      	ldr	r1, [pc, #196]	; (8008854 <HAL_RTC_Init+0x138>)
 800878e:	400a      	ands	r2, r1
 8008790:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	6899      	ldr	r1, [r3, #8]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	685a      	ldr	r2, [r3, #4]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	691b      	ldr	r3, [r3, #16]
 80087a0:	431a      	orrs	r2, r3
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	699b      	ldr	r3, [r3, #24]
 80087a6:	431a      	orrs	r2, r3
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	430a      	orrs	r2, r1
 80087ae:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	68d2      	ldr	r2, [r2, #12]
 80087b8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	6919      	ldr	r1, [r3, #16]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	689b      	ldr	r3, [r3, #8]
 80087c4:	041a      	lsls	r2, r3, #16
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	430a      	orrs	r2, r1
 80087cc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	68da      	ldr	r2, [r3, #12]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	2180      	movs	r1, #128	; 0x80
 80087da:	438a      	bics	r2, r1
 80087dc:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2103      	movs	r1, #3
 80087ea:	438a      	bics	r2, r1
 80087ec:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	69da      	ldr	r2, [r3, #28]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	695b      	ldr	r3, [r3, #20]
 80087fc:	431a      	orrs	r2, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	430a      	orrs	r2, r1
 8008804:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	2220      	movs	r2, #32
 800880e:	4013      	ands	r3, r2
 8008810:	d113      	bne.n	800883a <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	0018      	movs	r0, r3
 8008816:	f000 fc75 	bl	8009104 <HAL_RTC_WaitForSynchro>
 800881a:	1e03      	subs	r3, r0, #0
 800881c:	d00d      	beq.n	800883a <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	22ff      	movs	r2, #255	; 0xff
 8008824:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2221      	movs	r2, #33	; 0x21
 800882a:	2104      	movs	r1, #4
 800882c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2220      	movs	r2, #32
 8008832:	2100      	movs	r1, #0
 8008834:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	e008      	b.n	800884c <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	22ff      	movs	r2, #255	; 0xff
 8008840:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2221      	movs	r2, #33	; 0x21
 8008846:	2101      	movs	r1, #1
 8008848:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800884a:	2300      	movs	r3, #0
  }
}
 800884c:	0018      	movs	r0, r3
 800884e:	46bd      	mov	sp, r7
 8008850:	b002      	add	sp, #8
 8008852:	bd80      	pop	{r7, pc}
 8008854:	ff8fffbf 	.word	0xff8fffbf

08008858 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008858:	b590      	push	{r4, r7, lr}
 800885a:	b087      	sub	sp, #28
 800885c:	af00      	add	r7, sp, #0
 800885e:	60f8      	str	r0, [r7, #12]
 8008860:	60b9      	str	r1, [r7, #8]
 8008862:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	2220      	movs	r2, #32
 8008868:	5c9b      	ldrb	r3, [r3, r2]
 800886a:	2b01      	cmp	r3, #1
 800886c:	d101      	bne.n	8008872 <HAL_RTC_SetTime+0x1a>
 800886e:	2302      	movs	r3, #2
 8008870:	e0ad      	b.n	80089ce <HAL_RTC_SetTime+0x176>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2220      	movs	r2, #32
 8008876:	2101      	movs	r1, #1
 8008878:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2221      	movs	r2, #33	; 0x21
 800887e:	2102      	movs	r1, #2
 8008880:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d125      	bne.n	80088d4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	2240      	movs	r2, #64	; 0x40
 8008890:	4013      	ands	r3, r2
 8008892:	d102      	bne.n	800889a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	2200      	movs	r2, #0
 8008898:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	0018      	movs	r0, r3
 80088a0:	f000 fc81 	bl	80091a6 <RTC_ByteToBcd2>
 80088a4:	0003      	movs	r3, r0
 80088a6:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	785b      	ldrb	r3, [r3, #1]
 80088ac:	0018      	movs	r0, r3
 80088ae:	f000 fc7a 	bl	80091a6 <RTC_ByteToBcd2>
 80088b2:	0003      	movs	r3, r0
 80088b4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80088b6:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	789b      	ldrb	r3, [r3, #2]
 80088bc:	0018      	movs	r0, r3
 80088be:	f000 fc72 	bl	80091a6 <RTC_ByteToBcd2>
 80088c2:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80088c4:	0022      	movs	r2, r4
 80088c6:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	78db      	ldrb	r3, [r3, #3]
 80088cc:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80088ce:	4313      	orrs	r3, r2
 80088d0:	617b      	str	r3, [r7, #20]
 80088d2:	e017      	b.n	8008904 <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	689b      	ldr	r3, [r3, #8]
 80088da:	2240      	movs	r2, #64	; 0x40
 80088dc:	4013      	ands	r3, r2
 80088de:	d102      	bne.n	80088e6 <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	2200      	movs	r2, #0
 80088e4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	781b      	ldrb	r3, [r3, #0]
 80088ea:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	785b      	ldrb	r3, [r3, #1]
 80088f0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80088f2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80088f4:	68ba      	ldr	r2, [r7, #8]
 80088f6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80088f8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	78db      	ldrb	r3, [r3, #3]
 80088fe:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008900:	4313      	orrs	r3, r2
 8008902:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	22ca      	movs	r2, #202	; 0xca
 800890a:	625a      	str	r2, [r3, #36]	; 0x24
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2253      	movs	r2, #83	; 0x53
 8008912:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	0018      	movs	r0, r3
 8008918:	f000 fc1b 	bl	8009152 <RTC_EnterInitMode>
 800891c:	1e03      	subs	r3, r0, #0
 800891e:	d00d      	beq.n	800893c <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	22ff      	movs	r2, #255	; 0xff
 8008926:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2221      	movs	r2, #33	; 0x21
 800892c:	2104      	movs	r1, #4
 800892e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2220      	movs	r2, #32
 8008934:	2100      	movs	r1, #0
 8008936:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	e048      	b.n	80089ce <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	697a      	ldr	r2, [r7, #20]
 8008942:	4925      	ldr	r1, [pc, #148]	; (80089d8 <HAL_RTC_SetTime+0x180>)
 8008944:	400a      	ands	r2, r1
 8008946:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	689a      	ldr	r2, [r3, #8]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4922      	ldr	r1, [pc, #136]	; (80089dc <HAL_RTC_SetTime+0x184>)
 8008954:	400a      	ands	r2, r1
 8008956:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	6899      	ldr	r1, [r3, #8]
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	68da      	ldr	r2, [r3, #12]
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	691b      	ldr	r3, [r3, #16]
 8008966:	431a      	orrs	r2, r3
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	430a      	orrs	r2, r1
 800896e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	68da      	ldr	r2, [r3, #12]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	2180      	movs	r1, #128	; 0x80
 800897c:	438a      	bics	r2, r1
 800897e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	2220      	movs	r2, #32
 8008988:	4013      	ands	r3, r2
 800898a:	d113      	bne.n	80089b4 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	0018      	movs	r0, r3
 8008990:	f000 fbb8 	bl	8009104 <HAL_RTC_WaitForSynchro>
 8008994:	1e03      	subs	r3, r0, #0
 8008996:	d00d      	beq.n	80089b4 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	22ff      	movs	r2, #255	; 0xff
 800899e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2221      	movs	r2, #33	; 0x21
 80089a4:	2104      	movs	r1, #4
 80089a6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2220      	movs	r2, #32
 80089ac:	2100      	movs	r1, #0
 80089ae:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	e00c      	b.n	80089ce <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	22ff      	movs	r2, #255	; 0xff
 80089ba:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2221      	movs	r2, #33	; 0x21
 80089c0:	2101      	movs	r1, #1
 80089c2:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2220      	movs	r2, #32
 80089c8:	2100      	movs	r1, #0
 80089ca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80089cc:	2300      	movs	r3, #0
  }
}
 80089ce:	0018      	movs	r0, r3
 80089d0:	46bd      	mov	sp, r7
 80089d2:	b007      	add	sp, #28
 80089d4:	bd90      	pop	{r4, r7, pc}
 80089d6:	46c0      	nop			; (mov r8, r8)
 80089d8:	007f7f7f 	.word	0x007f7f7f
 80089dc:	fffbffff 	.word	0xfffbffff

080089e0 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	691b      	ldr	r3, [r3, #16]
 80089fc:	045b      	lsls	r3, r3, #17
 80089fe:	0c5a      	lsrs	r2, r3, #17
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a22      	ldr	r2, [pc, #136]	; (8008a94 <HAL_RTC_GetTime+0xb4>)
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	0c1b      	lsrs	r3, r3, #16
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	223f      	movs	r2, #63	; 0x3f
 8008a18:	4013      	ands	r3, r2
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	0a1b      	lsrs	r3, r3, #8
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	227f      	movs	r2, #127	; 0x7f
 8008a28:	4013      	ands	r3, r2
 8008a2a:	b2da      	uxtb	r2, r3
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	227f      	movs	r2, #127	; 0x7f
 8008a36:	4013      	ands	r3, r2
 8008a38:	b2da      	uxtb	r2, r3
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	0c1b      	lsrs	r3, r3, #16
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	2240      	movs	r2, #64	; 0x40
 8008a46:	4013      	ands	r3, r2
 8008a48:	b2da      	uxtb	r2, r3
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d11a      	bne.n	8008a8a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	781b      	ldrb	r3, [r3, #0]
 8008a58:	0018      	movs	r0, r3
 8008a5a:	f000 fbcd 	bl	80091f8 <RTC_Bcd2ToByte>
 8008a5e:	0003      	movs	r3, r0
 8008a60:	001a      	movs	r2, r3
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	785b      	ldrb	r3, [r3, #1]
 8008a6a:	0018      	movs	r0, r3
 8008a6c:	f000 fbc4 	bl	80091f8 <RTC_Bcd2ToByte>
 8008a70:	0003      	movs	r3, r0
 8008a72:	001a      	movs	r2, r3
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	789b      	ldrb	r3, [r3, #2]
 8008a7c:	0018      	movs	r0, r3
 8008a7e:	f000 fbbb 	bl	80091f8 <RTC_Bcd2ToByte>
 8008a82:	0003      	movs	r3, r0
 8008a84:	001a      	movs	r2, r3
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008a8a:	2300      	movs	r3, #0
}
 8008a8c:	0018      	movs	r0, r3
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	b006      	add	sp, #24
 8008a92:	bd80      	pop	{r7, pc}
 8008a94:	007f7f7f 	.word	0x007f7f7f

08008a98 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008a98:	b590      	push	{r4, r7, lr}
 8008a9a:	b087      	sub	sp, #28
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	60b9      	str	r1, [r7, #8]
 8008aa2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2220      	movs	r2, #32
 8008aa8:	5c9b      	ldrb	r3, [r3, r2]
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d101      	bne.n	8008ab2 <HAL_RTC_SetDate+0x1a>
 8008aae:	2302      	movs	r3, #2
 8008ab0:	e099      	b.n	8008be6 <HAL_RTC_SetDate+0x14e>
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2220      	movs	r2, #32
 8008ab6:	2101      	movs	r1, #1
 8008ab8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2221      	movs	r2, #33	; 0x21
 8008abe:	2102      	movs	r1, #2
 8008ac0:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d10e      	bne.n	8008ae6 <HAL_RTC_SetDate+0x4e>
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	785b      	ldrb	r3, [r3, #1]
 8008acc:	001a      	movs	r2, r3
 8008ace:	2310      	movs	r3, #16
 8008ad0:	4013      	ands	r3, r2
 8008ad2:	d008      	beq.n	8008ae6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	785b      	ldrb	r3, [r3, #1]
 8008ad8:	2210      	movs	r2, #16
 8008ada:	4393      	bics	r3, r2
 8008adc:	b2db      	uxtb	r3, r3
 8008ade:	330a      	adds	r3, #10
 8008ae0:	b2da      	uxtb	r2, r3
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d11c      	bne.n	8008b26 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	78db      	ldrb	r3, [r3, #3]
 8008af0:	0018      	movs	r0, r3
 8008af2:	f000 fb58 	bl	80091a6 <RTC_ByteToBcd2>
 8008af6:	0003      	movs	r3, r0
 8008af8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	785b      	ldrb	r3, [r3, #1]
 8008afe:	0018      	movs	r0, r3
 8008b00:	f000 fb51 	bl	80091a6 <RTC_ByteToBcd2>
 8008b04:	0003      	movs	r3, r0
 8008b06:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008b08:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	789b      	ldrb	r3, [r3, #2]
 8008b0e:	0018      	movs	r0, r3
 8008b10:	f000 fb49 	bl	80091a6 <RTC_ByteToBcd2>
 8008b14:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008b16:	0022      	movs	r2, r4
 8008b18:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008b20:	4313      	orrs	r3, r2
 8008b22:	617b      	str	r3, [r7, #20]
 8008b24:	e00e      	b.n	8008b44 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	78db      	ldrb	r3, [r3, #3]
 8008b2a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	785b      	ldrb	r3, [r3, #1]
 8008b30:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008b32:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008b34:	68ba      	ldr	r2, [r7, #8]
 8008b36:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8008b38:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008b40:	4313      	orrs	r3, r2
 8008b42:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	22ca      	movs	r2, #202	; 0xca
 8008b4a:	625a      	str	r2, [r3, #36]	; 0x24
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2253      	movs	r2, #83	; 0x53
 8008b52:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	0018      	movs	r0, r3
 8008b58:	f000 fafb 	bl	8009152 <RTC_EnterInitMode>
 8008b5c:	1e03      	subs	r3, r0, #0
 8008b5e:	d00d      	beq.n	8008b7c <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	22ff      	movs	r2, #255	; 0xff
 8008b66:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2221      	movs	r2, #33	; 0x21
 8008b6c:	2104      	movs	r1, #4
 8008b6e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2220      	movs	r2, #32
 8008b74:	2100      	movs	r1, #0
 8008b76:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8008b78:	2301      	movs	r3, #1
 8008b7a:	e034      	b.n	8008be6 <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	697a      	ldr	r2, [r7, #20]
 8008b82:	491b      	ldr	r1, [pc, #108]	; (8008bf0 <HAL_RTC_SetDate+0x158>)
 8008b84:	400a      	ands	r2, r1
 8008b86:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	68da      	ldr	r2, [r3, #12]
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2180      	movs	r1, #128	; 0x80
 8008b94:	438a      	bics	r2, r1
 8008b96:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	2220      	movs	r2, #32
 8008ba0:	4013      	ands	r3, r2
 8008ba2:	d113      	bne.n	8008bcc <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	0018      	movs	r0, r3
 8008ba8:	f000 faac 	bl	8009104 <HAL_RTC_WaitForSynchro>
 8008bac:	1e03      	subs	r3, r0, #0
 8008bae:	d00d      	beq.n	8008bcc <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	22ff      	movs	r2, #255	; 0xff
 8008bb6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2221      	movs	r2, #33	; 0x21
 8008bbc:	2104      	movs	r1, #4
 8008bbe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2220      	movs	r2, #32
 8008bc4:	2100      	movs	r1, #0
 8008bc6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e00c      	b.n	8008be6 <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	22ff      	movs	r2, #255	; 0xff
 8008bd2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2221      	movs	r2, #33	; 0x21
 8008bd8:	2101      	movs	r1, #1
 8008bda:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2220      	movs	r2, #32
 8008be0:	2100      	movs	r1, #0
 8008be2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008be4:	2300      	movs	r3, #0
  }
}
 8008be6:	0018      	movs	r0, r3
 8008be8:	46bd      	mov	sp, r7
 8008bea:	b007      	add	sp, #28
 8008bec:	bd90      	pop	{r4, r7, pc}
 8008bee:	46c0      	nop			; (mov r8, r8)
 8008bf0:	00ffff3f 	.word	0x00ffff3f

08008bf4 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b086      	sub	sp, #24
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	4a21      	ldr	r2, [pc, #132]	; (8008c8c <HAL_RTC_GetDate+0x98>)
 8008c08:	4013      	ands	r3, r2
 8008c0a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	0c1b      	lsrs	r3, r3, #16
 8008c10:	b2da      	uxtb	r2, r3
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	0a1b      	lsrs	r3, r3, #8
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	221f      	movs	r2, #31
 8008c1e:	4013      	ands	r3, r2
 8008c20:	b2da      	uxtb	r2, r3
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	b2db      	uxtb	r3, r3
 8008c2a:	223f      	movs	r2, #63	; 0x3f
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	b2da      	uxtb	r2, r3
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	0b5b      	lsrs	r3, r3, #13
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	2207      	movs	r2, #7
 8008c3c:	4013      	ands	r3, r2
 8008c3e:	b2da      	uxtb	r2, r3
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d11a      	bne.n	8008c80 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	78db      	ldrb	r3, [r3, #3]
 8008c4e:	0018      	movs	r0, r3
 8008c50:	f000 fad2 	bl	80091f8 <RTC_Bcd2ToByte>
 8008c54:	0003      	movs	r3, r0
 8008c56:	001a      	movs	r2, r3
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	785b      	ldrb	r3, [r3, #1]
 8008c60:	0018      	movs	r0, r3
 8008c62:	f000 fac9 	bl	80091f8 <RTC_Bcd2ToByte>
 8008c66:	0003      	movs	r3, r0
 8008c68:	001a      	movs	r2, r3
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	789b      	ldrb	r3, [r3, #2]
 8008c72:	0018      	movs	r0, r3
 8008c74:	f000 fac0 	bl	80091f8 <RTC_Bcd2ToByte>
 8008c78:	0003      	movs	r3, r0
 8008c7a:	001a      	movs	r2, r3
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	0018      	movs	r0, r3
 8008c84:	46bd      	mov	sp, r7
 8008c86:	b006      	add	sp, #24
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	46c0      	nop			; (mov r8, r8)
 8008c8c:	00ffff3f 	.word	0x00ffff3f

08008c90 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008c90:	b590      	push	{r4, r7, lr}
 8008c92:	b089      	sub	sp, #36	; 0x24
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2220      	movs	r2, #32
 8008ca0:	5c9b      	ldrb	r3, [r3, r2]
 8008ca2:	2b01      	cmp	r3, #1
 8008ca4:	d101      	bne.n	8008caa <HAL_RTC_SetAlarm_IT+0x1a>
 8008ca6:	2302      	movs	r3, #2
 8008ca8:	e130      	b.n	8008f0c <HAL_RTC_SetAlarm_IT+0x27c>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2220      	movs	r2, #32
 8008cae:	2101      	movs	r1, #1
 8008cb0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2221      	movs	r2, #33	; 0x21
 8008cb6:	2102      	movs	r1, #2
 8008cb8:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d136      	bne.n	8008d2e <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	689b      	ldr	r3, [r3, #8]
 8008cc6:	2240      	movs	r2, #64	; 0x40
 8008cc8:	4013      	ands	r3, r2
 8008cca:	d102      	bne.n	8008cd2 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	0018      	movs	r0, r3
 8008cd8:	f000 fa65 	bl	80091a6 <RTC_ByteToBcd2>
 8008cdc:	0003      	movs	r3, r0
 8008cde:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	785b      	ldrb	r3, [r3, #1]
 8008ce4:	0018      	movs	r0, r3
 8008ce6:	f000 fa5e 	bl	80091a6 <RTC_ByteToBcd2>
 8008cea:	0003      	movs	r3, r0
 8008cec:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8008cee:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	789b      	ldrb	r3, [r3, #2]
 8008cf4:	0018      	movs	r0, r3
 8008cf6:	f000 fa56 	bl	80091a6 <RTC_ByteToBcd2>
 8008cfa:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8008cfc:	0022      	movs	r2, r4
 8008cfe:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	78db      	ldrb	r3, [r3, #3]
 8008d04:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008d06:	431a      	orrs	r2, r3
 8008d08:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	2220      	movs	r2, #32
 8008d0e:	5c9b      	ldrb	r3, [r3, r2]
 8008d10:	0018      	movs	r0, r3
 8008d12:	f000 fa48 	bl	80091a6 <RTC_ByteToBcd2>
 8008d16:	0003      	movs	r3, r0
 8008d18:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8008d1a:	0022      	movs	r2, r4
 8008d1c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8008d22:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	61fb      	str	r3, [r7, #28]
 8008d2c:	e022      	b.n	8008d74 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	2240      	movs	r2, #64	; 0x40
 8008d36:	4013      	ands	r3, r2
 8008d38:	d102      	bne.n	8008d40 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	785b      	ldrb	r3, [r3, #1]
 8008d4a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8008d4c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8008d52:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	78db      	ldrb	r3, [r3, #3]
 8008d58:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008d5a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	2120      	movs	r1, #32
 8008d60:	5c5b      	ldrb	r3, [r3, r1]
 8008d62:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8008d64:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8008d6a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8008d70:	4313      	orrs	r3, r2
 8008d72:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	685a      	ldr	r2, [r3, #4]
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	699b      	ldr	r3, [r3, #24]
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	22ca      	movs	r2, #202	; 0xca
 8008d86:	625a      	str	r2, [r3, #36]	; 0x24
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2253      	movs	r2, #83	; 0x53
 8008d8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d94:	2380      	movs	r3, #128	; 0x80
 8008d96:	005b      	lsls	r3, r3, #1
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d14e      	bne.n	8008e3a <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	689a      	ldr	r2, [r3, #8]
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	495b      	ldr	r1, [pc, #364]	; (8008f14 <HAL_RTC_SetAlarm_IT+0x284>)
 8008da8:	400a      	ands	r2, r1
 8008daa:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	22ff      	movs	r2, #255	; 0xff
 8008db4:	401a      	ands	r2, r3
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4957      	ldr	r1, [pc, #348]	; (8008f18 <HAL_RTC_SetAlarm_IT+0x288>)
 8008dbc:	430a      	orrs	r2, r1
 8008dbe:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008dc0:	f7fd fb20 	bl	8006404 <HAL_GetTick>
 8008dc4:	0003      	movs	r3, r0
 8008dc6:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008dc8:	e016      	b.n	8008df8 <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008dca:	f7fd fb1b 	bl	8006404 <HAL_GetTick>
 8008dce:	0002      	movs	r2, r0
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	1ad2      	subs	r2, r2, r3
 8008dd4:	23fa      	movs	r3, #250	; 0xfa
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	d90d      	bls.n	8008df8 <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	22ff      	movs	r2, #255	; 0xff
 8008de2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2221      	movs	r2, #33	; 0x21
 8008de8:	2103      	movs	r1, #3
 8008dea:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2220      	movs	r2, #32
 8008df0:	2100      	movs	r1, #0
 8008df2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008df4:	2303      	movs	r3, #3
 8008df6:	e089      	b.n	8008f0c <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	68db      	ldr	r3, [r3, #12]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	4013      	ands	r3, r2
 8008e02:	d0e2      	beq.n	8008dca <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	69fa      	ldr	r2, [r7, #28]
 8008e0a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	69ba      	ldr	r2, [r7, #24]
 8008e12:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	689a      	ldr	r2, [r3, #8]
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	2180      	movs	r1, #128	; 0x80
 8008e20:	0049      	lsls	r1, r1, #1
 8008e22:	430a      	orrs	r2, r1
 8008e24:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	689a      	ldr	r2, [r3, #8]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2180      	movs	r1, #128	; 0x80
 8008e32:	0149      	lsls	r1, r1, #5
 8008e34:	430a      	orrs	r2, r1
 8008e36:	609a      	str	r2, [r3, #8]
 8008e38:	e04d      	b.n	8008ed6 <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	689a      	ldr	r2, [r3, #8]
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4935      	ldr	r1, [pc, #212]	; (8008f1c <HAL_RTC_SetAlarm_IT+0x28c>)
 8008e46:	400a      	ands	r2, r1
 8008e48:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	68db      	ldr	r3, [r3, #12]
 8008e50:	22ff      	movs	r2, #255	; 0xff
 8008e52:	401a      	ands	r2, r3
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4931      	ldr	r1, [pc, #196]	; (8008f20 <HAL_RTC_SetAlarm_IT+0x290>)
 8008e5a:	430a      	orrs	r2, r1
 8008e5c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008e5e:	f7fd fad1 	bl	8006404 <HAL_GetTick>
 8008e62:	0003      	movs	r3, r0
 8008e64:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008e66:	e016      	b.n	8008e96 <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008e68:	f7fd facc 	bl	8006404 <HAL_GetTick>
 8008e6c:	0002      	movs	r2, r0
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	1ad2      	subs	r2, r2, r3
 8008e72:	23fa      	movs	r3, #250	; 0xfa
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d90d      	bls.n	8008e96 <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	22ff      	movs	r2, #255	; 0xff
 8008e80:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2221      	movs	r2, #33	; 0x21
 8008e86:	2103      	movs	r1, #3
 8008e88:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2220      	movs	r2, #32
 8008e8e:	2100      	movs	r1, #0
 8008e90:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008e92:	2303      	movs	r3, #3
 8008e94:	e03a      	b.n	8008f0c <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	2202      	movs	r2, #2
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	d0e2      	beq.n	8008e68 <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	69fa      	ldr	r2, [r7, #28]
 8008ea8:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	69ba      	ldr	r2, [r7, #24]
 8008eb0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	689a      	ldr	r2, [r3, #8]
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	2180      	movs	r1, #128	; 0x80
 8008ebe:	0089      	lsls	r1, r1, #2
 8008ec0:	430a      	orrs	r2, r1
 8008ec2:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	689a      	ldr	r2, [r3, #8]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2180      	movs	r1, #128	; 0x80
 8008ed0:	0189      	lsls	r1, r1, #6
 8008ed2:	430a      	orrs	r2, r1
 8008ed4:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8008ed6:	4b13      	ldr	r3, [pc, #76]	; (8008f24 <HAL_RTC_SetAlarm_IT+0x294>)
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	4b12      	ldr	r3, [pc, #72]	; (8008f24 <HAL_RTC_SetAlarm_IT+0x294>)
 8008edc:	2180      	movs	r1, #128	; 0x80
 8008ede:	0289      	lsls	r1, r1, #10
 8008ee0:	430a      	orrs	r2, r1
 8008ee2:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8008ee4:	4b0f      	ldr	r3, [pc, #60]	; (8008f24 <HAL_RTC_SetAlarm_IT+0x294>)
 8008ee6:	689a      	ldr	r2, [r3, #8]
 8008ee8:	4b0e      	ldr	r3, [pc, #56]	; (8008f24 <HAL_RTC_SetAlarm_IT+0x294>)
 8008eea:	2180      	movs	r1, #128	; 0x80
 8008eec:	0289      	lsls	r1, r1, #10
 8008eee:	430a      	orrs	r2, r1
 8008ef0:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	22ff      	movs	r2, #255	; 0xff
 8008ef8:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2221      	movs	r2, #33	; 0x21
 8008efe:	2101      	movs	r1, #1
 8008f00:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	2220      	movs	r2, #32
 8008f06:	2100      	movs	r1, #0
 8008f08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	0018      	movs	r0, r3
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	b009      	add	sp, #36	; 0x24
 8008f12:	bd90      	pop	{r4, r7, pc}
 8008f14:	fffffeff 	.word	0xfffffeff
 8008f18:	fffffe7f 	.word	0xfffffe7f
 8008f1c:	fffffdff 	.word	0xfffffdff
 8008f20:	fffffd7f 	.word	0xfffffd7f
 8008f24:	40010400 	.word	0x40010400

08008f28 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
 8008f30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2220      	movs	r2, #32
 8008f36:	5c9b      	ldrb	r3, [r3, r2]
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d101      	bne.n	8008f40 <HAL_RTC_DeactivateAlarm+0x18>
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	e086      	b.n	800904e <HAL_RTC_DeactivateAlarm+0x126>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2220      	movs	r2, #32
 8008f44:	2101      	movs	r1, #1
 8008f46:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2221      	movs	r2, #33	; 0x21
 8008f4c:	2102      	movs	r1, #2
 8008f4e:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	22ca      	movs	r2, #202	; 0xca
 8008f56:	625a      	str	r2, [r3, #36]	; 0x24
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2253      	movs	r2, #83	; 0x53
 8008f5e:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8008f60:	683a      	ldr	r2, [r7, #0]
 8008f62:	2380      	movs	r3, #128	; 0x80
 8008f64:	005b      	lsls	r3, r3, #1
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d132      	bne.n	8008fd0 <HAL_RTC_DeactivateAlarm+0xa8>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	689a      	ldr	r2, [r3, #8]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4938      	ldr	r1, [pc, #224]	; (8009058 <HAL_RTC_DeactivateAlarm+0x130>)
 8008f76:	400a      	ands	r2, r1
 8008f78:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	689a      	ldr	r2, [r3, #8]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4935      	ldr	r1, [pc, #212]	; (800905c <HAL_RTC_DeactivateAlarm+0x134>)
 8008f86:	400a      	ands	r2, r1
 8008f88:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8008f8a:	f7fd fa3b 	bl	8006404 <HAL_GetTick>
 8008f8e:	0003      	movs	r3, r0
 8008f90:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008f92:	e016      	b.n	8008fc2 <HAL_RTC_DeactivateAlarm+0x9a>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008f94:	f7fd fa36 	bl	8006404 <HAL_GetTick>
 8008f98:	0002      	movs	r2, r0
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	1ad2      	subs	r2, r2, r3
 8008f9e:	23fa      	movs	r3, #250	; 0xfa
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	d90d      	bls.n	8008fc2 <HAL_RTC_DeactivateAlarm+0x9a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	22ff      	movs	r2, #255	; 0xff
 8008fac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2221      	movs	r2, #33	; 0x21
 8008fb2:	2103      	movs	r1, #3
 8008fb4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2220      	movs	r2, #32
 8008fba:	2100      	movs	r1, #0
 8008fbc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008fbe:	2303      	movs	r3, #3
 8008fc0:	e045      	b.n	800904e <HAL_RTC_DeactivateAlarm+0x126>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	2201      	movs	r2, #1
 8008fca:	4013      	ands	r3, r2
 8008fcc:	d0e2      	beq.n	8008f94 <HAL_RTC_DeactivateAlarm+0x6c>
 8008fce:	e031      	b.n	8009034 <HAL_RTC_DeactivateAlarm+0x10c>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	689a      	ldr	r2, [r3, #8]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4921      	ldr	r1, [pc, #132]	; (8009060 <HAL_RTC_DeactivateAlarm+0x138>)
 8008fdc:	400a      	ands	r2, r1
 8008fde:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	689a      	ldr	r2, [r3, #8]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	491e      	ldr	r1, [pc, #120]	; (8009064 <HAL_RTC_DeactivateAlarm+0x13c>)
 8008fec:	400a      	ands	r2, r1
 8008fee:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8008ff0:	f7fd fa08 	bl	8006404 <HAL_GetTick>
 8008ff4:	0003      	movs	r3, r0
 8008ff6:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008ff8:	e016      	b.n	8009028 <HAL_RTC_DeactivateAlarm+0x100>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008ffa:	f7fd fa03 	bl	8006404 <HAL_GetTick>
 8008ffe:	0002      	movs	r2, r0
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	1ad2      	subs	r2, r2, r3
 8009004:	23fa      	movs	r3, #250	; 0xfa
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	429a      	cmp	r2, r3
 800900a:	d90d      	bls.n	8009028 <HAL_RTC_DeactivateAlarm+0x100>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	22ff      	movs	r2, #255	; 0xff
 8009012:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2221      	movs	r2, #33	; 0x21
 8009018:	2103      	movs	r1, #3
 800901a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2220      	movs	r2, #32
 8009020:	2100      	movs	r1, #0
 8009022:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009024:	2303      	movs	r3, #3
 8009026:	e012      	b.n	800904e <HAL_RTC_DeactivateAlarm+0x126>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	68db      	ldr	r3, [r3, #12]
 800902e:	2202      	movs	r2, #2
 8009030:	4013      	ands	r3, r2
 8009032:	d0e2      	beq.n	8008ffa <HAL_RTC_DeactivateAlarm+0xd2>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	22ff      	movs	r2, #255	; 0xff
 800903a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2221      	movs	r2, #33	; 0x21
 8009040:	2101      	movs	r1, #1
 8009042:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2220      	movs	r2, #32
 8009048:	2100      	movs	r1, #0
 800904a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800904c:	2300      	movs	r3, #0
}
 800904e:	0018      	movs	r0, r3
 8009050:	46bd      	mov	sp, r7
 8009052:	b004      	add	sp, #16
 8009054:	bd80      	pop	{r7, pc}
 8009056:	46c0      	nop			; (mov r8, r8)
 8009058:	fffffeff 	.word	0xfffffeff
 800905c:	ffffefff 	.word	0xffffefff
 8009060:	fffffdff 	.word	0xfffffdff
 8009064:	ffffdfff 	.word	0xffffdfff

08009068 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	689a      	ldr	r2, [r3, #8]
 8009076:	2380      	movs	r3, #128	; 0x80
 8009078:	015b      	lsls	r3, r3, #5
 800907a:	4013      	ands	r3, r2
 800907c:	d014      	beq.n	80090a8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	68da      	ldr	r2, [r3, #12]
 8009084:	2380      	movs	r3, #128	; 0x80
 8009086:	005b      	lsls	r3, r3, #1
 8009088:	4013      	ands	r3, r2
 800908a:	d00d      	beq.n	80090a8 <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	0018      	movs	r0, r3
 8009090:	f7fa f818 	bl	80030c4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	68db      	ldr	r3, [r3, #12]
 800909a:	22ff      	movs	r2, #255	; 0xff
 800909c:	401a      	ands	r2, r3
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	4915      	ldr	r1, [pc, #84]	; (80090f8 <HAL_RTC_AlarmIRQHandler+0x90>)
 80090a4:	430a      	orrs	r2, r1
 80090a6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	689a      	ldr	r2, [r3, #8]
 80090ae:	2380      	movs	r3, #128	; 0x80
 80090b0:	019b      	lsls	r3, r3, #6
 80090b2:	4013      	ands	r3, r2
 80090b4:	d014      	beq.n	80090e0 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	68da      	ldr	r2, [r3, #12]
 80090bc:	2380      	movs	r3, #128	; 0x80
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	4013      	ands	r3, r2
 80090c2:	d00d      	beq.n	80090e0 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	0018      	movs	r0, r3
 80090c8:	f7fa f816 	bl	80030f8 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	22ff      	movs	r2, #255	; 0xff
 80090d4:	401a      	ands	r2, r3
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4908      	ldr	r1, [pc, #32]	; (80090fc <HAL_RTC_AlarmIRQHandler+0x94>)
 80090dc:	430a      	orrs	r2, r1
 80090de:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80090e0:	4b07      	ldr	r3, [pc, #28]	; (8009100 <HAL_RTC_AlarmIRQHandler+0x98>)
 80090e2:	2280      	movs	r2, #128	; 0x80
 80090e4:	0292      	lsls	r2, r2, #10
 80090e6:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2221      	movs	r2, #33	; 0x21
 80090ec:	2101      	movs	r1, #1
 80090ee:	5499      	strb	r1, [r3, r2]
}
 80090f0:	46c0      	nop			; (mov r8, r8)
 80090f2:	46bd      	mov	sp, r7
 80090f4:	b002      	add	sp, #8
 80090f6:	bd80      	pop	{r7, pc}
 80090f8:	fffffe7f 	.word	0xfffffe7f
 80090fc:	fffffd7f 	.word	0xfffffd7f
 8009100:	40010400 	.word	0x40010400

08009104 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	68da      	ldr	r2, [r3, #12]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	21a0      	movs	r1, #160	; 0xa0
 8009118:	438a      	bics	r2, r1
 800911a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800911c:	f7fd f972 	bl	8006404 <HAL_GetTick>
 8009120:	0003      	movs	r3, r0
 8009122:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009124:	e00a      	b.n	800913c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009126:	f7fd f96d 	bl	8006404 <HAL_GetTick>
 800912a:	0002      	movs	r2, r0
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	1ad2      	subs	r2, r2, r3
 8009130:	23fa      	movs	r3, #250	; 0xfa
 8009132:	009b      	lsls	r3, r3, #2
 8009134:	429a      	cmp	r2, r3
 8009136:	d901      	bls.n	800913c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8009138:	2303      	movs	r3, #3
 800913a:	e006      	b.n	800914a <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68db      	ldr	r3, [r3, #12]
 8009142:	2220      	movs	r2, #32
 8009144:	4013      	ands	r3, r2
 8009146:	d0ee      	beq.n	8009126 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8009148:	2300      	movs	r3, #0
}
 800914a:	0018      	movs	r0, r3
 800914c:	46bd      	mov	sp, r7
 800914e:	b004      	add	sp, #16
 8009150:	bd80      	pop	{r7, pc}

08009152 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009152:	b580      	push	{r7, lr}
 8009154:	b084      	sub	sp, #16
 8009156:	af00      	add	r7, sp, #0
 8009158:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	2240      	movs	r2, #64	; 0x40
 8009162:	4013      	ands	r3, r2
 8009164:	d11a      	bne.n	800919c <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2201      	movs	r2, #1
 800916c:	4252      	negs	r2, r2
 800916e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009170:	f7fd f948 	bl	8006404 <HAL_GetTick>
 8009174:	0003      	movs	r3, r0
 8009176:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009178:	e00a      	b.n	8009190 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800917a:	f7fd f943 	bl	8006404 <HAL_GetTick>
 800917e:	0002      	movs	r2, r0
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	1ad2      	subs	r2, r2, r3
 8009184:	23fa      	movs	r3, #250	; 0xfa
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	429a      	cmp	r2, r3
 800918a:	d901      	bls.n	8009190 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 800918c:	2303      	movs	r3, #3
 800918e:	e006      	b.n	800919e <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	2240      	movs	r2, #64	; 0x40
 8009198:	4013      	ands	r3, r2
 800919a:	d0ee      	beq.n	800917a <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800919c:	2300      	movs	r3, #0
}
 800919e:	0018      	movs	r0, r3
 80091a0:	46bd      	mov	sp, r7
 80091a2:	b004      	add	sp, #16
 80091a4:	bd80      	pop	{r7, pc}

080091a6 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80091a6:	b580      	push	{r7, lr}
 80091a8:	b084      	sub	sp, #16
 80091aa:	af00      	add	r7, sp, #0
 80091ac:	0002      	movs	r2, r0
 80091ae:	1dfb      	adds	r3, r7, #7
 80091b0:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80091b2:	2300      	movs	r3, #0
 80091b4:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80091b6:	230b      	movs	r3, #11
 80091b8:	18fb      	adds	r3, r7, r3
 80091ba:	1dfa      	adds	r2, r7, #7
 80091bc:	7812      	ldrb	r2, [r2, #0]
 80091be:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 80091c0:	e008      	b.n	80091d4 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	3301      	adds	r3, #1
 80091c6:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80091c8:	220b      	movs	r2, #11
 80091ca:	18bb      	adds	r3, r7, r2
 80091cc:	18ba      	adds	r2, r7, r2
 80091ce:	7812      	ldrb	r2, [r2, #0]
 80091d0:	3a0a      	subs	r2, #10
 80091d2:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 80091d4:	230b      	movs	r3, #11
 80091d6:	18fb      	adds	r3, r7, r3
 80091d8:	781b      	ldrb	r3, [r3, #0]
 80091da:	2b09      	cmp	r3, #9
 80091dc:	d8f1      	bhi.n	80091c2 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	011b      	lsls	r3, r3, #4
 80091e4:	b2da      	uxtb	r2, r3
 80091e6:	230b      	movs	r3, #11
 80091e8:	18fb      	adds	r3, r7, r3
 80091ea:	781b      	ldrb	r3, [r3, #0]
 80091ec:	4313      	orrs	r3, r2
 80091ee:	b2db      	uxtb	r3, r3
}
 80091f0:	0018      	movs	r0, r3
 80091f2:	46bd      	mov	sp, r7
 80091f4:	b004      	add	sp, #16
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	0002      	movs	r2, r0
 8009200:	1dfb      	adds	r3, r7, #7
 8009202:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8009204:	1dfb      	adds	r3, r7, #7
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	091b      	lsrs	r3, r3, #4
 800920a:	b2db      	uxtb	r3, r3
 800920c:	001a      	movs	r2, r3
 800920e:	0013      	movs	r3, r2
 8009210:	009b      	lsls	r3, r3, #2
 8009212:	189b      	adds	r3, r3, r2
 8009214:	005b      	lsls	r3, r3, #1
 8009216:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	b2da      	uxtb	r2, r3
 800921c:	1dfb      	adds	r3, r7, #7
 800921e:	781b      	ldrb	r3, [r3, #0]
 8009220:	210f      	movs	r1, #15
 8009222:	400b      	ands	r3, r1
 8009224:	b2db      	uxtb	r3, r3
 8009226:	18d3      	adds	r3, r2, r3
 8009228:	b2db      	uxtb	r3, r3
}
 800922a:	0018      	movs	r0, r3
 800922c:	46bd      	mov	sp, r7
 800922e:	b004      	add	sp, #16
 8009230:	bd80      	pop	{r7, pc}

08009232 <HAL_RTCEx_SetSmoothCalib>:
  *         must be equal to SMOOTHCALIB_PLUSPULSES_RESET and the field
  *         SmoothCalibMinusPulsesValue mut be equal to 0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 8009232:	b580      	push	{r7, lr}
 8009234:	b086      	sub	sp, #24
 8009236:	af00      	add	r7, sp, #0
 8009238:	60f8      	str	r0, [r7, #12]
 800923a:	60b9      	str	r1, [r7, #8]
 800923c:	607a      	str	r2, [r7, #4]
 800923e:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2220      	movs	r2, #32
 8009244:	5c9b      	ldrb	r3, [r3, r2]
 8009246:	2b01      	cmp	r3, #1
 8009248:	d101      	bne.n	800924e <HAL_RTCEx_SetSmoothCalib+0x1c>
 800924a:	2302      	movs	r3, #2
 800924c:	e04f      	b.n	80092ee <HAL_RTCEx_SetSmoothCalib+0xbc>
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2220      	movs	r2, #32
 8009252:	2101      	movs	r1, #1
 8009254:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2221      	movs	r2, #33	; 0x21
 800925a:	2102      	movs	r1, #2
 800925c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	22ca      	movs	r2, #202	; 0xca
 8009264:	625a      	str	r2, [r3, #36]	; 0x24
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2253      	movs	r2, #83	; 0x53
 800926c:	625a      	str	r2, [r3, #36]	; 0x24

  /* check if a calibration is pending*/
  if ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U)
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	68da      	ldr	r2, [r3, #12]
 8009274:	2380      	movs	r3, #128	; 0x80
 8009276:	025b      	lsls	r3, r3, #9
 8009278:	4013      	ands	r3, r2
 800927a:	d022      	beq.n	80092c2 <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 800927c:	f7fd f8c2 	bl	8006404 <HAL_GetTick>
 8009280:	0003      	movs	r3, r0
 8009282:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U)
 8009284:	e016      	b.n	80092b4 <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009286:	f7fd f8bd 	bl	8006404 <HAL_GetTick>
 800928a:	0002      	movs	r2, r0
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	1ad2      	subs	r2, r2, r3
 8009290:	23fa      	movs	r3, #250	; 0xfa
 8009292:	009b      	lsls	r3, r3, #2
 8009294:	429a      	cmp	r2, r3
 8009296:	d90d      	bls.n	80092b4 <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	22ff      	movs	r2, #255	; 0xff
 800929e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2221      	movs	r2, #33	; 0x21
 80092a4:	2103      	movs	r1, #3
 80092a6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2220      	movs	r2, #32
 80092ac:	2100      	movs	r1, #0
 80092ae:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80092b0:	2303      	movs	r3, #3
 80092b2:	e01c      	b.n	80092ee <HAL_RTCEx_SetSmoothCalib+0xbc>
    while ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U)
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68da      	ldr	r2, [r3, #12]
 80092ba:	2380      	movs	r3, #128	; 0x80
 80092bc:	025b      	lsls	r3, r3, #9
 80092be:	4013      	ands	r3, r2
 80092c0:	d1e1      	bne.n	8009286 <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 80092c2:	68ba      	ldr	r2, [r7, #8]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	431a      	orrs	r2, r3
 80092c8:	0011      	movs	r1, r2
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	683a      	ldr	r2, [r7, #0]
 80092d0:	430a      	orrs	r2, r1
 80092d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	22ff      	movs	r2, #255	; 0xff
 80092da:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2221      	movs	r2, #33	; 0x21
 80092e0:	2101      	movs	r1, #1
 80092e2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2220      	movs	r2, #32
 80092e8:	2100      	movs	r1, #0
 80092ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80092ec:	2300      	movs	r3, #0
}
 80092ee:	0018      	movs	r0, r3
 80092f0:	46bd      	mov	sp, r7
 80092f2:	b006      	add	sp, #24
 80092f4:	bd80      	pop	{r7, pc}
	...

080092f8 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2220      	movs	r2, #32
 8009306:	5c9b      	ldrb	r3, [r3, r2]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d101      	bne.n	8009310 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 800930c:	2302      	movs	r3, #2
 800930e:	e035      	b.n	800937c <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2220      	movs	r2, #32
 8009314:	2101      	movs	r1, #1
 8009316:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2221      	movs	r2, #33	; 0x21
 800931c:	2102      	movs	r1, #2
 800931e:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	22ca      	movs	r2, #202	; 0xca
 8009326:	625a      	str	r2, [r3, #36]	; 0x24
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	2253      	movs	r2, #83	; 0x53
 800932e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	689a      	ldr	r2, [r3, #8]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4912      	ldr	r1, [pc, #72]	; (8009384 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 800933c:	400a      	ands	r2, r1
 800933e:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	6899      	ldr	r1, [r3, #8]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	430a      	orrs	r2, r1
 800934e:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	689a      	ldr	r2, [r3, #8]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	2180      	movs	r1, #128	; 0x80
 800935c:	0409      	lsls	r1, r1, #16
 800935e:	430a      	orrs	r2, r1
 8009360:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	22ff      	movs	r2, #255	; 0xff
 8009368:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2221      	movs	r2, #33	; 0x21
 800936e:	2101      	movs	r1, #1
 8009370:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2220      	movs	r2, #32
 8009376:	2100      	movs	r1, #0
 8009378:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800937a:	2300      	movs	r3, #0
}
 800937c:	0018      	movs	r0, r3
 800937e:	46bd      	mov	sp, r7
 8009380:	b002      	add	sp, #8
 8009382:	bd80      	pop	{r7, pc}
 8009384:	fff7ffff 	.word	0xfff7ffff

08009388 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b082      	sub	sp, #8
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d101      	bne.n	800939a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	e059      	b.n	800944e <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2200      	movs	r2, #0
 800939e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2251      	movs	r2, #81	; 0x51
 80093a4:	5c9b      	ldrb	r3, [r3, r2]
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d107      	bne.n	80093bc <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2250      	movs	r2, #80	; 0x50
 80093b0:	2100      	movs	r1, #0
 80093b2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	0018      	movs	r0, r3
 80093b8:	f7fa fe76 	bl	80040a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2251      	movs	r2, #81	; 0x51
 80093c0:	2102      	movs	r1, #2
 80093c2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	681a      	ldr	r2, [r3, #0]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	2140      	movs	r1, #64	; 0x40
 80093d0:	438a      	bics	r2, r1
 80093d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	685a      	ldr	r2, [r3, #4]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	689b      	ldr	r3, [r3, #8]
 80093dc:	431a      	orrs	r2, r3
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	431a      	orrs	r2, r3
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	431a      	orrs	r2, r3
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	695b      	ldr	r3, [r3, #20]
 80093ee:	431a      	orrs	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6999      	ldr	r1, [r3, #24]
 80093f4:	2380      	movs	r3, #128	; 0x80
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	400b      	ands	r3, r1
 80093fa:	431a      	orrs	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	69db      	ldr	r3, [r3, #28]
 8009400:	431a      	orrs	r2, r3
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6a1b      	ldr	r3, [r3, #32]
 8009406:	431a      	orrs	r2, r3
 8009408:	0011      	movs	r1, r2
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	430a      	orrs	r2, r1
 8009414:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	699b      	ldr	r3, [r3, #24]
 800941a:	0c1b      	lsrs	r3, r3, #16
 800941c:	2204      	movs	r2, #4
 800941e:	4013      	ands	r3, r2
 8009420:	0019      	movs	r1, r3
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	430a      	orrs	r2, r1
 800942c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	69da      	ldr	r2, [r3, #28]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4907      	ldr	r1, [pc, #28]	; (8009458 <HAL_SPI_Init+0xd0>)
 800943a:	400a      	ands	r2, r1
 800943c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2251      	movs	r2, #81	; 0x51
 8009448:	2101      	movs	r1, #1
 800944a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800944c:	2300      	movs	r3, #0
}
 800944e:	0018      	movs	r0, r3
 8009450:	46bd      	mov	sp, r7
 8009452:	b002      	add	sp, #8
 8009454:	bd80      	pop	{r7, pc}
 8009456:	46c0      	nop			; (mov r8, r8)
 8009458:	fffff7ff 	.word	0xfffff7ff

0800945c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b088      	sub	sp, #32
 8009460:	af00      	add	r7, sp, #0
 8009462:	60f8      	str	r0, [r7, #12]
 8009464:	60b9      	str	r1, [r7, #8]
 8009466:	603b      	str	r3, [r7, #0]
 8009468:	1dbb      	adds	r3, r7, #6
 800946a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800946c:	231f      	movs	r3, #31
 800946e:	18fb      	adds	r3, r7, r3
 8009470:	2200      	movs	r2, #0
 8009472:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2250      	movs	r2, #80	; 0x50
 8009478:	5c9b      	ldrb	r3, [r3, r2]
 800947a:	2b01      	cmp	r3, #1
 800947c:	d101      	bne.n	8009482 <HAL_SPI_Transmit+0x26>
 800947e:	2302      	movs	r3, #2
 8009480:	e136      	b.n	80096f0 <HAL_SPI_Transmit+0x294>
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2250      	movs	r2, #80	; 0x50
 8009486:	2101      	movs	r1, #1
 8009488:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800948a:	f7fc ffbb 	bl	8006404 <HAL_GetTick>
 800948e:	0003      	movs	r3, r0
 8009490:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009492:	2316      	movs	r3, #22
 8009494:	18fb      	adds	r3, r7, r3
 8009496:	1dba      	adds	r2, r7, #6
 8009498:	8812      	ldrh	r2, [r2, #0]
 800949a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2251      	movs	r2, #81	; 0x51
 80094a0:	5c9b      	ldrb	r3, [r3, r2]
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d004      	beq.n	80094b2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80094a8:	231f      	movs	r3, #31
 80094aa:	18fb      	adds	r3, r7, r3
 80094ac:	2202      	movs	r2, #2
 80094ae:	701a      	strb	r2, [r3, #0]
    goto error;
 80094b0:	e113      	b.n	80096da <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d003      	beq.n	80094c0 <HAL_SPI_Transmit+0x64>
 80094b8:	1dbb      	adds	r3, r7, #6
 80094ba:	881b      	ldrh	r3, [r3, #0]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d104      	bne.n	80094ca <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80094c0:	231f      	movs	r3, #31
 80094c2:	18fb      	adds	r3, r7, r3
 80094c4:	2201      	movs	r2, #1
 80094c6:	701a      	strb	r2, [r3, #0]
    goto error;
 80094c8:	e107      	b.n	80096da <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	2251      	movs	r2, #81	; 0x51
 80094ce:	2103      	movs	r1, #3
 80094d0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2200      	movs	r2, #0
 80094d6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	68ba      	ldr	r2, [r7, #8]
 80094dc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	1dba      	adds	r2, r7, #6
 80094e2:	8812      	ldrh	r2, [r2, #0]
 80094e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	1dba      	adds	r2, r7, #6
 80094ea:	8812      	ldrh	r2, [r2, #0]
 80094ec:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2200      	movs	r2, #0
 80094f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2200      	movs	r2, #0
 80094fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2200      	movs	r2, #0
 8009504:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	689a      	ldr	r2, [r3, #8]
 8009510:	2380      	movs	r3, #128	; 0x80
 8009512:	021b      	lsls	r3, r3, #8
 8009514:	429a      	cmp	r2, r3
 8009516:	d108      	bne.n	800952a <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	681a      	ldr	r2, [r3, #0]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	2180      	movs	r1, #128	; 0x80
 8009524:	01c9      	lsls	r1, r1, #7
 8009526:	430a      	orrs	r2, r1
 8009528:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	2240      	movs	r2, #64	; 0x40
 8009532:	4013      	ands	r3, r2
 8009534:	2b40      	cmp	r3, #64	; 0x40
 8009536:	d007      	beq.n	8009548 <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681a      	ldr	r2, [r3, #0]
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	2140      	movs	r1, #64	; 0x40
 8009544:	430a      	orrs	r2, r1
 8009546:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	68da      	ldr	r2, [r3, #12]
 800954c:	2380      	movs	r3, #128	; 0x80
 800954e:	011b      	lsls	r3, r3, #4
 8009550:	429a      	cmp	r2, r3
 8009552:	d14e      	bne.n	80095f2 <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d004      	beq.n	8009566 <HAL_SPI_Transmit+0x10a>
 800955c:	2316      	movs	r3, #22
 800955e:	18fb      	adds	r3, r7, r3
 8009560:	881b      	ldrh	r3, [r3, #0]
 8009562:	2b01      	cmp	r3, #1
 8009564:	d13f      	bne.n	80095e6 <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800956a:	881a      	ldrh	r2, [r3, #0]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009576:	1c9a      	adds	r2, r3, #2
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009580:	b29b      	uxth	r3, r3
 8009582:	3b01      	subs	r3, #1
 8009584:	b29a      	uxth	r2, r3
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800958a:	e02c      	b.n	80095e6 <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	2202      	movs	r2, #2
 8009594:	4013      	ands	r3, r2
 8009596:	2b02      	cmp	r3, #2
 8009598:	d112      	bne.n	80095c0 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800959e:	881a      	ldrh	r2, [r3, #0]
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095aa:	1c9a      	adds	r2, r3, #2
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	3b01      	subs	r3, #1
 80095b8:	b29a      	uxth	r2, r3
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	86da      	strh	r2, [r3, #54]	; 0x36
 80095be:	e012      	b.n	80095e6 <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80095c0:	f7fc ff20 	bl	8006404 <HAL_GetTick>
 80095c4:	0002      	movs	r2, r0
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	1ad3      	subs	r3, r2, r3
 80095ca:	683a      	ldr	r2, [r7, #0]
 80095cc:	429a      	cmp	r2, r3
 80095ce:	d802      	bhi.n	80095d6 <HAL_SPI_Transmit+0x17a>
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	3301      	adds	r3, #1
 80095d4:	d102      	bne.n	80095dc <HAL_SPI_Transmit+0x180>
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d104      	bne.n	80095e6 <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 80095dc:	231f      	movs	r3, #31
 80095de:	18fb      	adds	r3, r7, r3
 80095e0:	2203      	movs	r2, #3
 80095e2:	701a      	strb	r2, [r3, #0]
          goto error;
 80095e4:	e079      	b.n	80096da <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d1cd      	bne.n	800958c <HAL_SPI_Transmit+0x130>
 80095f0:	e04f      	b.n	8009692 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	685b      	ldr	r3, [r3, #4]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d004      	beq.n	8009604 <HAL_SPI_Transmit+0x1a8>
 80095fa:	2316      	movs	r3, #22
 80095fc:	18fb      	adds	r3, r7, r3
 80095fe:	881b      	ldrh	r3, [r3, #0]
 8009600:	2b01      	cmp	r3, #1
 8009602:	d141      	bne.n	8009688 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	330c      	adds	r3, #12
 800960e:	7812      	ldrb	r2, [r2, #0]
 8009610:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009616:	1c5a      	adds	r2, r3, #1
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009620:	b29b      	uxth	r3, r3
 8009622:	3b01      	subs	r3, #1
 8009624:	b29a      	uxth	r2, r3
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800962a:	e02d      	b.n	8009688 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	2202      	movs	r2, #2
 8009634:	4013      	ands	r3, r2
 8009636:	2b02      	cmp	r3, #2
 8009638:	d113      	bne.n	8009662 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	330c      	adds	r3, #12
 8009644:	7812      	ldrb	r2, [r2, #0]
 8009646:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800964c:	1c5a      	adds	r2, r3, #1
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009656:	b29b      	uxth	r3, r3
 8009658:	3b01      	subs	r3, #1
 800965a:	b29a      	uxth	r2, r3
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	86da      	strh	r2, [r3, #54]	; 0x36
 8009660:	e012      	b.n	8009688 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009662:	f7fc fecf 	bl	8006404 <HAL_GetTick>
 8009666:	0002      	movs	r2, r0
 8009668:	69bb      	ldr	r3, [r7, #24]
 800966a:	1ad3      	subs	r3, r2, r3
 800966c:	683a      	ldr	r2, [r7, #0]
 800966e:	429a      	cmp	r2, r3
 8009670:	d802      	bhi.n	8009678 <HAL_SPI_Transmit+0x21c>
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	3301      	adds	r3, #1
 8009676:	d102      	bne.n	800967e <HAL_SPI_Transmit+0x222>
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d104      	bne.n	8009688 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 800967e:	231f      	movs	r3, #31
 8009680:	18fb      	adds	r3, r7, r3
 8009682:	2203      	movs	r2, #3
 8009684:	701a      	strb	r2, [r3, #0]
          goto error;
 8009686:	e028      	b.n	80096da <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800968c:	b29b      	uxth	r3, r3
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1cc      	bne.n	800962c <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009692:	69ba      	ldr	r2, [r7, #24]
 8009694:	6839      	ldr	r1, [r7, #0]
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	0018      	movs	r0, r3
 800969a:	f000 fa99 	bl	8009bd0 <SPI_EndRxTxTransaction>
 800969e:	1e03      	subs	r3, r0, #0
 80096a0:	d002      	beq.n	80096a8 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2220      	movs	r2, #32
 80096a6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	689b      	ldr	r3, [r3, #8]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d10a      	bne.n	80096c6 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80096b0:	2300      	movs	r3, #0
 80096b2:	613b      	str	r3, [r7, #16]
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	68db      	ldr	r3, [r3, #12]
 80096ba:	613b      	str	r3, [r7, #16]
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	613b      	str	r3, [r7, #16]
 80096c4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d004      	beq.n	80096d8 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80096ce:	231f      	movs	r3, #31
 80096d0:	18fb      	adds	r3, r7, r3
 80096d2:	2201      	movs	r2, #1
 80096d4:	701a      	strb	r2, [r3, #0]
 80096d6:	e000      	b.n	80096da <HAL_SPI_Transmit+0x27e>
  }

error:
 80096d8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2251      	movs	r2, #81	; 0x51
 80096de:	2101      	movs	r1, #1
 80096e0:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2250      	movs	r2, #80	; 0x50
 80096e6:	2100      	movs	r1, #0
 80096e8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80096ea:	231f      	movs	r3, #31
 80096ec:	18fb      	adds	r3, r7, r3
 80096ee:	781b      	ldrb	r3, [r3, #0]
}
 80096f0:	0018      	movs	r0, r3
 80096f2:	46bd      	mov	sp, r7
 80096f4:	b008      	add	sp, #32
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b086      	sub	sp, #24
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	60b9      	str	r1, [r7, #8]
 8009702:	1dbb      	adds	r3, r7, #6
 8009704:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009706:	2317      	movs	r3, #23
 8009708:	18fb      	adds	r3, r7, r3
 800970a:	2200      	movs	r2, #0
 800970c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	2250      	movs	r2, #80	; 0x50
 8009712:	5c9b      	ldrb	r3, [r3, r2]
 8009714:	2b01      	cmp	r3, #1
 8009716:	d101      	bne.n	800971c <HAL_SPI_Transmit_IT+0x24>
 8009718:	2302      	movs	r3, #2
 800971a:	e072      	b.n	8009802 <HAL_SPI_Transmit_IT+0x10a>
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2250      	movs	r2, #80	; 0x50
 8009720:	2101      	movs	r1, #1
 8009722:	5499      	strb	r1, [r3, r2]

  if ((pData == NULL) || (Size == 0U))
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d003      	beq.n	8009732 <HAL_SPI_Transmit_IT+0x3a>
 800972a:	1dbb      	adds	r3, r7, #6
 800972c:	881b      	ldrh	r3, [r3, #0]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d104      	bne.n	800973c <HAL_SPI_Transmit_IT+0x44>
  {
    errorcode = HAL_ERROR;
 8009732:	2317      	movs	r3, #23
 8009734:	18fb      	adds	r3, r7, r3
 8009736:	2201      	movs	r2, #1
 8009738:	701a      	strb	r2, [r3, #0]
    goto error;
 800973a:	e05b      	b.n	80097f4 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	2251      	movs	r2, #81	; 0x51
 8009740:	5c9b      	ldrb	r3, [r3, r2]
 8009742:	b2db      	uxtb	r3, r3
 8009744:	2b01      	cmp	r3, #1
 8009746:	d004      	beq.n	8009752 <HAL_SPI_Transmit_IT+0x5a>
  {
    errorcode = HAL_BUSY;
 8009748:	2317      	movs	r3, #23
 800974a:	18fb      	adds	r3, r7, r3
 800974c:	2202      	movs	r2, #2
 800974e:	701a      	strb	r2, [r3, #0]
    goto error;
 8009750:	e050      	b.n	80097f4 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2251      	movs	r2, #81	; 0x51
 8009756:	2103      	movs	r1, #3
 8009758:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2200      	movs	r2, #0
 800975e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	68ba      	ldr	r2, [r7, #8]
 8009764:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	1dba      	adds	r2, r7, #6
 800976a:	8812      	ldrh	r2, [r2, #0]
 800976c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	1dba      	adds	r2, r7, #6
 8009772:	8812      	ldrh	r2, [r2, #0]
 8009774:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2200      	movs	r2, #0
 800977a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	2200      	movs	r2, #0
 8009780:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2200      	movs	r2, #0
 8009786:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2200      	movs	r2, #0
 800978c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	68db      	ldr	r3, [r3, #12]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d003      	beq.n	800979e <HAL_SPI_Transmit_IT+0xa6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	4a1c      	ldr	r2, [pc, #112]	; (800980c <HAL_SPI_Transmit_IT+0x114>)
 800979a:	645a      	str	r2, [r3, #68]	; 0x44
 800979c:	e002      	b.n	80097a4 <HAL_SPI_Transmit_IT+0xac>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	4a1b      	ldr	r2, [pc, #108]	; (8009810 <HAL_SPI_Transmit_IT+0x118>)
 80097a2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	689a      	ldr	r2, [r3, #8]
 80097a8:	2380      	movs	r3, #128	; 0x80
 80097aa:	021b      	lsls	r3, r3, #8
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d108      	bne.n	80097c2 <HAL_SPI_Transmit_IT+0xca>
  {
    SPI_1LINE_TX(hspi);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2180      	movs	r1, #128	; 0x80
 80097bc:	01c9      	lsls	r1, r1, #7
 80097be:	430a      	orrs	r2, r1
 80097c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	685a      	ldr	r2, [r3, #4]
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	21a0      	movs	r1, #160	; 0xa0
 80097ce:	430a      	orrs	r2, r1
 80097d0:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	2240      	movs	r2, #64	; 0x40
 80097da:	4013      	ands	r3, r2
 80097dc:	2b40      	cmp	r3, #64	; 0x40
 80097de:	d008      	beq.n	80097f2 <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	2140      	movs	r1, #64	; 0x40
 80097ec:	430a      	orrs	r2, r1
 80097ee:	601a      	str	r2, [r3, #0]
 80097f0:	e000      	b.n	80097f4 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 80097f2:	46c0      	nop			; (mov r8, r8)
  __HAL_UNLOCK(hspi);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2250      	movs	r2, #80	; 0x50
 80097f8:	2100      	movs	r1, #0
 80097fa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80097fc:	2317      	movs	r3, #23
 80097fe:	18fb      	adds	r3, r7, r3
 8009800:	781b      	ldrb	r3, [r3, #0]
}
 8009802:	0018      	movs	r0, r3
 8009804:	46bd      	mov	sp, r7
 8009806:	b006      	add	sp, #24
 8009808:	bd80      	pop	{r7, pc}
 800980a:	46c0      	nop			; (mov r8, r8)
 800980c:	08009aab 	.word	0x08009aab
 8009810:	08009a63 	.word	0x08009a63

08009814 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b088      	sub	sp, #32
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	685b      	ldr	r3, [r3, #4]
 8009822:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	689b      	ldr	r3, [r3, #8]
 800982a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	099b      	lsrs	r3, r3, #6
 8009830:	001a      	movs	r2, r3
 8009832:	2301      	movs	r3, #1
 8009834:	4013      	ands	r3, r2
 8009836:	d10f      	bne.n	8009858 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	2201      	movs	r2, #1
 800983c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800983e:	d00b      	beq.n	8009858 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	099b      	lsrs	r3, r3, #6
 8009844:	001a      	movs	r2, r3
 8009846:	2301      	movs	r3, #1
 8009848:	4013      	ands	r3, r2
 800984a:	d005      	beq.n	8009858 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009850:	687a      	ldr	r2, [r7, #4]
 8009852:	0010      	movs	r0, r2
 8009854:	4798      	blx	r3
    return;
 8009856:	e0d6      	b.n	8009a06 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009858:	69bb      	ldr	r3, [r7, #24]
 800985a:	085b      	lsrs	r3, r3, #1
 800985c:	001a      	movs	r2, r3
 800985e:	2301      	movs	r3, #1
 8009860:	4013      	ands	r3, r2
 8009862:	d00b      	beq.n	800987c <HAL_SPI_IRQHandler+0x68>
 8009864:	69fb      	ldr	r3, [r7, #28]
 8009866:	09db      	lsrs	r3, r3, #7
 8009868:	001a      	movs	r2, r3
 800986a:	2301      	movs	r3, #1
 800986c:	4013      	ands	r3, r2
 800986e:	d005      	beq.n	800987c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	0010      	movs	r0, r2
 8009878:	4798      	blx	r3
    return;
 800987a:	e0c4      	b.n	8009a06 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800987c:	69bb      	ldr	r3, [r7, #24]
 800987e:	095b      	lsrs	r3, r3, #5
 8009880:	001a      	movs	r2, r3
 8009882:	2301      	movs	r3, #1
 8009884:	4013      	ands	r3, r2
 8009886:	d10c      	bne.n	80098a2 <HAL_SPI_IRQHandler+0x8e>
 8009888:	69bb      	ldr	r3, [r7, #24]
 800988a:	099b      	lsrs	r3, r3, #6
 800988c:	001a      	movs	r2, r3
 800988e:	2301      	movs	r3, #1
 8009890:	4013      	ands	r3, r2
 8009892:	d106      	bne.n	80098a2 <HAL_SPI_IRQHandler+0x8e>
 8009894:	69bb      	ldr	r3, [r7, #24]
 8009896:	0a1b      	lsrs	r3, r3, #8
 8009898:	001a      	movs	r2, r3
 800989a:	2301      	movs	r3, #1
 800989c:	4013      	ands	r3, r2
 800989e:	d100      	bne.n	80098a2 <HAL_SPI_IRQHandler+0x8e>
 80098a0:	e0b1      	b.n	8009a06 <HAL_SPI_IRQHandler+0x1f2>
 80098a2:	69fb      	ldr	r3, [r7, #28]
 80098a4:	095b      	lsrs	r3, r3, #5
 80098a6:	001a      	movs	r2, r3
 80098a8:	2301      	movs	r3, #1
 80098aa:	4013      	ands	r3, r2
 80098ac:	d100      	bne.n	80098b0 <HAL_SPI_IRQHandler+0x9c>
 80098ae:	e0aa      	b.n	8009a06 <HAL_SPI_IRQHandler+0x1f2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80098b0:	69bb      	ldr	r3, [r7, #24]
 80098b2:	099b      	lsrs	r3, r3, #6
 80098b4:	001a      	movs	r2, r3
 80098b6:	2301      	movs	r3, #1
 80098b8:	4013      	ands	r3, r2
 80098ba:	d023      	beq.n	8009904 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2251      	movs	r2, #81	; 0x51
 80098c0:	5c9b      	ldrb	r3, [r3, r2]
 80098c2:	b2db      	uxtb	r3, r3
 80098c4:	2b03      	cmp	r3, #3
 80098c6:	d011      	beq.n	80098ec <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098cc:	2204      	movs	r2, #4
 80098ce:	431a      	orrs	r2, r3
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098d4:	2300      	movs	r3, #0
 80098d6:	617b      	str	r3, [r7, #20]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	68db      	ldr	r3, [r3, #12]
 80098de:	617b      	str	r3, [r7, #20]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	689b      	ldr	r3, [r3, #8]
 80098e6:	617b      	str	r3, [r7, #20]
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	e00b      	b.n	8009904 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098ec:	2300      	movs	r3, #0
 80098ee:	613b      	str	r3, [r7, #16]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68db      	ldr	r3, [r3, #12]
 80098f6:	613b      	str	r3, [r7, #16]
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	613b      	str	r3, [r7, #16]
 8009900:	693b      	ldr	r3, [r7, #16]
        return;
 8009902:	e080      	b.n	8009a06 <HAL_SPI_IRQHandler+0x1f2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009904:	69bb      	ldr	r3, [r7, #24]
 8009906:	095b      	lsrs	r3, r3, #5
 8009908:	001a      	movs	r2, r3
 800990a:	2301      	movs	r3, #1
 800990c:	4013      	ands	r3, r2
 800990e:	d014      	beq.n	800993a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009914:	2201      	movs	r2, #1
 8009916:	431a      	orrs	r2, r3
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800991c:	2300      	movs	r3, #0
 800991e:	60fb      	str	r3, [r7, #12]
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	60fb      	str	r3, [r7, #12]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	2140      	movs	r1, #64	; 0x40
 8009934:	438a      	bics	r2, r1
 8009936:	601a      	str	r2, [r3, #0]
 8009938:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800993a:	69bb      	ldr	r3, [r7, #24]
 800993c:	0a1b      	lsrs	r3, r3, #8
 800993e:	001a      	movs	r2, r3
 8009940:	2301      	movs	r3, #1
 8009942:	4013      	ands	r3, r2
 8009944:	d00c      	beq.n	8009960 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800994a:	2208      	movs	r2, #8
 800994c:	431a      	orrs	r2, r3
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009952:	2300      	movs	r3, #0
 8009954:	60bb      	str	r3, [r7, #8]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	60bb      	str	r3, [r7, #8]
 800995e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009964:	2b00      	cmp	r3, #0
 8009966:	d04d      	beq.n	8009a04 <HAL_SPI_IRQHandler+0x1f0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	685a      	ldr	r2, [r3, #4]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	21e0      	movs	r1, #224	; 0xe0
 8009974:	438a      	bics	r2, r1
 8009976:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2251      	movs	r2, #81	; 0x51
 800997c:	2101      	movs	r1, #1
 800997e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	2202      	movs	r2, #2
 8009984:	4013      	ands	r3, r2
 8009986:	d103      	bne.n	8009990 <HAL_SPI_IRQHandler+0x17c>
 8009988:	69fb      	ldr	r3, [r7, #28]
 800998a:	2201      	movs	r2, #1
 800998c:	4013      	ands	r3, r2
 800998e:	d032      	beq.n	80099f6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	685a      	ldr	r2, [r3, #4]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2103      	movs	r1, #3
 800999c:	438a      	bics	r2, r1
 800999e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d010      	beq.n	80099ca <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099ac:	4a17      	ldr	r2, [pc, #92]	; (8009a0c <HAL_SPI_IRQHandler+0x1f8>)
 80099ae:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099b4:	0018      	movs	r0, r3
 80099b6:	f7fd fb7b 	bl	80070b0 <HAL_DMA_Abort_IT>
 80099ba:	1e03      	subs	r3, r0, #0
 80099bc:	d005      	beq.n	80099ca <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099c2:	2240      	movs	r2, #64	; 0x40
 80099c4:	431a      	orrs	r2, r3
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d016      	beq.n	8009a00 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099d6:	4a0d      	ldr	r2, [pc, #52]	; (8009a0c <HAL_SPI_IRQHandler+0x1f8>)
 80099d8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099de:	0018      	movs	r0, r3
 80099e0:	f7fd fb66 	bl	80070b0 <HAL_DMA_Abort_IT>
 80099e4:	1e03      	subs	r3, r0, #0
 80099e6:	d00b      	beq.n	8009a00 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099ec:	2240      	movs	r2, #64	; 0x40
 80099ee:	431a      	orrs	r2, r3
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80099f4:	e004      	b.n	8009a00 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	0018      	movs	r0, r3
 80099fa:	f000 f809 	bl	8009a10 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80099fe:	e000      	b.n	8009a02 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8009a00:	46c0      	nop			; (mov r8, r8)
    return;
 8009a02:	46c0      	nop			; (mov r8, r8)
 8009a04:	46c0      	nop			; (mov r8, r8)
  }
}
 8009a06:	46bd      	mov	sp, r7
 8009a08:	b008      	add	sp, #32
 8009a0a:	bd80      	pop	{r7, pc}
 8009a0c:	08009a39 	.word	0x08009a39

08009a10 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b082      	sub	sp, #8
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009a18:	46c0      	nop			; (mov r8, r8)
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	b002      	add	sp, #8
 8009a1e:	bd80      	pop	{r7, pc}

08009a20 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b082      	sub	sp, #8
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2251      	movs	r2, #81	; 0x51
 8009a2c:	5c9b      	ldrb	r3, [r3, r2]
 8009a2e:	b2db      	uxtb	r3, r3
}
 8009a30:	0018      	movs	r0, r3
 8009a32:	46bd      	mov	sp, r7
 8009a34:	b002      	add	sp, #8
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b084      	sub	sp, #16
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a44:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	0018      	movs	r0, r3
 8009a56:	f7ff ffdb 	bl	8009a10 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009a5a:	46c0      	nop			; (mov r8, r8)
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	b004      	add	sp, #16
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b082      	sub	sp, #8
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	330c      	adds	r3, #12
 8009a74:	7812      	ldrb	r2, [r2, #0]
 8009a76:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a7c:	1c5a      	adds	r2, r3, #1
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	3b01      	subs	r3, #1
 8009a8a:	b29a      	uxth	r2, r3
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009a94:	b29b      	uxth	r3, r3
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d103      	bne.n	8009aa2 <SPI_TxISR_8BIT+0x40>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	0018      	movs	r0, r3
 8009a9e:	f000 f8d5 	bl	8009c4c <SPI_CloseTx_ISR>
  }
}
 8009aa2:	46c0      	nop			; (mov r8, r8)
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	b002      	add	sp, #8
 8009aa8:	bd80      	pop	{r7, pc}

08009aaa <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009aaa:	b580      	push	{r7, lr}
 8009aac:	b082      	sub	sp, #8
 8009aae:	af00      	add	r7, sp, #0
 8009ab0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ab6:	881a      	ldrh	r2, [r3, #0]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ac2:	1c9a      	adds	r2, r3, #2
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009acc:	b29b      	uxth	r3, r3
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	b29a      	uxth	r2, r3
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ada:	b29b      	uxth	r3, r3
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d103      	bne.n	8009ae8 <SPI_TxISR_16BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	0018      	movs	r0, r3
 8009ae4:	f000 f8b2 	bl	8009c4c <SPI_CloseTx_ISR>
  }
}
 8009ae8:	46c0      	nop			; (mov r8, r8)
 8009aea:	46bd      	mov	sp, r7
 8009aec:	b002      	add	sp, #8
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	603b      	str	r3, [r7, #0]
 8009afc:	1dfb      	adds	r3, r7, #7
 8009afe:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009b00:	e050      	b.n	8009ba4 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	3301      	adds	r3, #1
 8009b06:	d04d      	beq.n	8009ba4 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009b08:	f7fc fc7c 	bl	8006404 <HAL_GetTick>
 8009b0c:	0002      	movs	r2, r0
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	1ad3      	subs	r3, r2, r3
 8009b12:	683a      	ldr	r2, [r7, #0]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d902      	bls.n	8009b1e <SPI_WaitFlagStateUntilTimeout+0x2e>
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d142      	bne.n	8009ba4 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	685a      	ldr	r2, [r3, #4]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	21e0      	movs	r1, #224	; 0xe0
 8009b2a:	438a      	bics	r2, r1
 8009b2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	685a      	ldr	r2, [r3, #4]
 8009b32:	2382      	movs	r3, #130	; 0x82
 8009b34:	005b      	lsls	r3, r3, #1
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d113      	bne.n	8009b62 <SPI_WaitFlagStateUntilTimeout+0x72>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	689a      	ldr	r2, [r3, #8]
 8009b3e:	2380      	movs	r3, #128	; 0x80
 8009b40:	021b      	lsls	r3, r3, #8
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d005      	beq.n	8009b52 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	689a      	ldr	r2, [r3, #8]
 8009b4a:	2380      	movs	r3, #128	; 0x80
 8009b4c:	00db      	lsls	r3, r3, #3
 8009b4e:	429a      	cmp	r2, r3
 8009b50:	d107      	bne.n	8009b62 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	681a      	ldr	r2, [r3, #0]
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	2140      	movs	r1, #64	; 0x40
 8009b5e:	438a      	bics	r2, r1
 8009b60:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009b66:	2380      	movs	r3, #128	; 0x80
 8009b68:	019b      	lsls	r3, r3, #6
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	d110      	bne.n	8009b90 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4914      	ldr	r1, [pc, #80]	; (8009bcc <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8009b7a:	400a      	ands	r2, r1
 8009b7c:	601a      	str	r2, [r3, #0]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	681a      	ldr	r2, [r3, #0]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	2180      	movs	r1, #128	; 0x80
 8009b8a:	0189      	lsls	r1, r1, #6
 8009b8c:	430a      	orrs	r2, r1
 8009b8e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	2251      	movs	r2, #81	; 0x51
 8009b94:	2101      	movs	r1, #1
 8009b96:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2250      	movs	r2, #80	; 0x50
 8009b9c:	2100      	movs	r1, #0
 8009b9e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009ba0:	2303      	movs	r3, #3
 8009ba2:	e00f      	b.n	8009bc4 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	689b      	ldr	r3, [r3, #8]
 8009baa:	68ba      	ldr	r2, [r7, #8]
 8009bac:	4013      	ands	r3, r2
 8009bae:	68ba      	ldr	r2, [r7, #8]
 8009bb0:	1ad3      	subs	r3, r2, r3
 8009bb2:	425a      	negs	r2, r3
 8009bb4:	4153      	adcs	r3, r2
 8009bb6:	b2db      	uxtb	r3, r3
 8009bb8:	001a      	movs	r2, r3
 8009bba:	1dfb      	adds	r3, r7, #7
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d19f      	bne.n	8009b02 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	0018      	movs	r0, r3
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	b004      	add	sp, #16
 8009bca:	bd80      	pop	{r7, pc}
 8009bcc:	ffffdfff 	.word	0xffffdfff

08009bd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b086      	sub	sp, #24
 8009bd4:	af02      	add	r7, sp, #8
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	685a      	ldr	r2, [r3, #4]
 8009be0:	2382      	movs	r3, #130	; 0x82
 8009be2:	005b      	lsls	r3, r3, #1
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d112      	bne.n	8009c0e <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009be8:	68ba      	ldr	r2, [r7, #8]
 8009bea:	68f8      	ldr	r0, [r7, #12]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	9300      	str	r3, [sp, #0]
 8009bf0:	0013      	movs	r3, r2
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	2180      	movs	r1, #128	; 0x80
 8009bf6:	f7ff ff7b 	bl	8009af0 <SPI_WaitFlagStateUntilTimeout>
 8009bfa:	1e03      	subs	r3, r0, #0
 8009bfc:	d020      	beq.n	8009c40 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c02:	2220      	movs	r2, #32
 8009c04:	431a      	orrs	r2, r3
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009c0a:	2303      	movs	r3, #3
 8009c0c:	e019      	b.n	8009c42 <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2251      	movs	r2, #81	; 0x51
 8009c12:	5c9b      	ldrb	r3, [r3, r2]
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	2b05      	cmp	r3, #5
 8009c18:	d112      	bne.n	8009c40 <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009c1a:	68ba      	ldr	r2, [r7, #8]
 8009c1c:	68f8      	ldr	r0, [r7, #12]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	9300      	str	r3, [sp, #0]
 8009c22:	0013      	movs	r3, r2
 8009c24:	2200      	movs	r2, #0
 8009c26:	2101      	movs	r1, #1
 8009c28:	f7ff ff62 	bl	8009af0 <SPI_WaitFlagStateUntilTimeout>
 8009c2c:	1e03      	subs	r3, r0, #0
 8009c2e:	d007      	beq.n	8009c40 <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c34:	2220      	movs	r2, #32
 8009c36:	431a      	orrs	r2, r3
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009c3c:	2303      	movs	r3, #3
 8009c3e:	e000      	b.n	8009c42 <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	0018      	movs	r0, r3
 8009c44:	46bd      	mov	sp, r7
 8009c46:	b004      	add	sp, #16
 8009c48:	bd80      	pop	{r7, pc}
	...

08009c4c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b086      	sub	sp, #24
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8009c54:	4b2d      	ldr	r3, [pc, #180]	; (8009d0c <SPI_CloseTx_ISR+0xc0>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	492d      	ldr	r1, [pc, #180]	; (8009d10 <SPI_CloseTx_ISR+0xc4>)
 8009c5a:	0018      	movs	r0, r3
 8009c5c:	f7f6 fa5c 	bl	8000118 <__udivsi3>
 8009c60:	0003      	movs	r3, r0
 8009c62:	001a      	movs	r2, r3
 8009c64:	2364      	movs	r3, #100	; 0x64
 8009c66:	4353      	muls	r3, r2
 8009c68:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009c6a:	f7fc fbcb 	bl	8006404 <HAL_GetTick>
 8009c6e:	0003      	movs	r3, r0
 8009c70:	617b      	str	r3, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d106      	bne.n	8009c86 <SPI_CloseTx_ISR+0x3a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c7c:	2220      	movs	r2, #32
 8009c7e:	431a      	orrs	r2, r3
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009c84:	e008      	b.n	8009c98 <SPI_CloseTx_ISR+0x4c>
    }
    count--;
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	3b01      	subs	r3, #1
 8009c8a:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	2202      	movs	r2, #2
 8009c94:	4013      	ands	r3, r2
 8009c96:	d0ec      	beq.n	8009c72 <SPI_CloseTx_ISR+0x26>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	685a      	ldr	r2, [r3, #4]
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	21a0      	movs	r1, #160	; 0xa0
 8009ca4:	438a      	bics	r2, r1
 8009ca6:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009ca8:	697a      	ldr	r2, [r7, #20]
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2164      	movs	r1, #100	; 0x64
 8009cae:	0018      	movs	r0, r3
 8009cb0:	f7ff ff8e 	bl	8009bd0 <SPI_EndRxTxTransaction>
 8009cb4:	1e03      	subs	r3, r0, #0
 8009cb6:	d005      	beq.n	8009cc4 <SPI_CloseTx_ISR+0x78>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cbc:	2220      	movs	r2, #32
 8009cbe:	431a      	orrs	r2, r3
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	689b      	ldr	r3, [r3, #8]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d10a      	bne.n	8009ce2 <SPI_CloseTx_ISR+0x96>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ccc:	2300      	movs	r3, #0
 8009cce:	60fb      	str	r3, [r7, #12]
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	68db      	ldr	r3, [r3, #12]
 8009cd6:	60fb      	str	r3, [r7, #12]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	689b      	ldr	r3, [r3, #8]
 8009cde:	60fb      	str	r3, [r7, #12]
 8009ce0:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2251      	movs	r2, #81	; 0x51
 8009ce6:	2101      	movs	r1, #1
 8009ce8:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d004      	beq.n	8009cfc <SPI_CloseTx_ISR+0xb0>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	0018      	movs	r0, r3
 8009cf6:	f7ff fe8b 	bl	8009a10 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8009cfa:	e003      	b.n	8009d04 <SPI_CloseTx_ISR+0xb8>
    HAL_SPI_TxCpltCallback(hspi);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	0018      	movs	r0, r3
 8009d00:	f7f7 fd6c 	bl	80017dc <HAL_SPI_TxCpltCallback>
}
 8009d04:	46c0      	nop			; (mov r8, r8)
 8009d06:	46bd      	mov	sp, r7
 8009d08:	b006      	add	sp, #24
 8009d0a:	bd80      	pop	{r7, pc}
 8009d0c:	20000010 	.word	0x20000010
 8009d10:	00005dc0 	.word	0x00005dc0

08009d14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b082      	sub	sp, #8
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d101      	bne.n	8009d26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009d22:	2301      	movs	r3, #1
 8009d24:	e01e      	b.n	8009d64 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2239      	movs	r2, #57	; 0x39
 8009d2a:	5c9b      	ldrb	r3, [r3, r2]
 8009d2c:	b2db      	uxtb	r3, r3
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d107      	bne.n	8009d42 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2238      	movs	r2, #56	; 0x38
 8009d36:	2100      	movs	r1, #0
 8009d38:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	0018      	movs	r0, r3
 8009d3e:	f7fa fa2b 	bl	8004198 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2239      	movs	r2, #57	; 0x39
 8009d46:	2102      	movs	r1, #2
 8009d48:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681a      	ldr	r2, [r3, #0]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	3304      	adds	r3, #4
 8009d52:	0019      	movs	r1, r3
 8009d54:	0010      	movs	r0, r2
 8009d56:	f000 fc3f 	bl	800a5d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2239      	movs	r2, #57	; 0x39
 8009d5e:	2101      	movs	r1, #1
 8009d60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009d62:	2300      	movs	r3, #0
}
 8009d64:	0018      	movs	r0, r3
 8009d66:	46bd      	mov	sp, r7
 8009d68:	b002      	add	sp, #8
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b084      	sub	sp, #16
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2239      	movs	r2, #57	; 0x39
 8009d78:	2102      	movs	r1, #2
 8009d7a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	689b      	ldr	r3, [r3, #8]
 8009d82:	2207      	movs	r2, #7
 8009d84:	4013      	ands	r3, r2
 8009d86:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2b06      	cmp	r3, #6
 8009d8c:	d007      	beq.n	8009d9e <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	681a      	ldr	r2, [r3, #0]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	2101      	movs	r1, #1
 8009d9a:	430a      	orrs	r2, r1
 8009d9c:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2239      	movs	r2, #57	; 0x39
 8009da2:	2101      	movs	r1, #1
 8009da4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	0018      	movs	r0, r3
 8009daa:	46bd      	mov	sp, r7
 8009dac:	b004      	add	sp, #16
 8009dae:	bd80      	pop	{r7, pc}

08009db0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	68da      	ldr	r2, [r3, #12]
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	2101      	movs	r1, #1
 8009dc4:	430a      	orrs	r2, r1
 8009dc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	2207      	movs	r2, #7
 8009dd0:	4013      	ands	r3, r2
 8009dd2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2b06      	cmp	r3, #6
 8009dd8:	d007      	beq.n	8009dea <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	681a      	ldr	r2, [r3, #0]
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	2101      	movs	r1, #1
 8009de6:	430a      	orrs	r2, r1
 8009de8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	0018      	movs	r0, r3
 8009dee:	46bd      	mov	sp, r7
 8009df0:	b004      	add	sp, #16
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b082      	sub	sp, #8
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	68da      	ldr	r2, [r3, #12]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	2101      	movs	r1, #1
 8009e08:	438a      	bics	r2, r1
 8009e0a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	6a1b      	ldr	r3, [r3, #32]
 8009e12:	4a08      	ldr	r2, [pc, #32]	; (8009e34 <HAL_TIM_Base_Stop_IT+0x40>)
 8009e14:	4013      	ands	r3, r2
 8009e16:	d107      	bne.n	8009e28 <HAL_TIM_Base_Stop_IT+0x34>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	681a      	ldr	r2, [r3, #0]
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	2101      	movs	r1, #1
 8009e24:	438a      	bics	r2, r1
 8009e26:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009e28:	2300      	movs	r3, #0
}
 8009e2a:	0018      	movs	r0, r3
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	b002      	add	sp, #8
 8009e30:	bd80      	pop	{r7, pc}
 8009e32:	46c0      	nop			; (mov r8, r8)
 8009e34:	00001111 	.word	0x00001111

08009e38 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b082      	sub	sp, #8
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d101      	bne.n	8009e4a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009e46:	2301      	movs	r3, #1
 8009e48:	e01e      	b.n	8009e88 <HAL_TIM_OC_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2239      	movs	r2, #57	; 0x39
 8009e4e:	5c9b      	ldrb	r3, [r3, r2]
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d107      	bne.n	8009e66 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2238      	movs	r2, #56	; 0x38
 8009e5a:	2100      	movs	r1, #0
 8009e5c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	0018      	movs	r0, r3
 8009e62:	f000 f815 	bl	8009e90 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2239      	movs	r2, #57	; 0x39
 8009e6a:	2102      	movs	r1, #2
 8009e6c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	3304      	adds	r3, #4
 8009e76:	0019      	movs	r1, r3
 8009e78:	0010      	movs	r0, r2
 8009e7a:	f000 fbad 	bl	800a5d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2239      	movs	r2, #57	; 0x39
 8009e82:	2101      	movs	r1, #1
 8009e84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009e86:	2300      	movs	r3, #0
}
 8009e88:	0018      	movs	r0, r3
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	b002      	add	sp, #8
 8009e8e:	bd80      	pop	{r7, pc}

08009e90 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b082      	sub	sp, #8
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8009e98:	46c0      	nop			; (mov r8, r8)
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	b002      	add	sp, #8
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	2b04      	cmp	r3, #4
 8009eae:	d011      	beq.n	8009ed4 <HAL_TIM_OC_Start_IT+0x34>
 8009eb0:	d802      	bhi.n	8009eb8 <HAL_TIM_OC_Start_IT+0x18>
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d005      	beq.n	8009ec2 <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
      break;
    }

    default:
      break;
 8009eb6:	e028      	b.n	8009f0a <HAL_TIM_OC_Start_IT+0x6a>
  switch (Channel)
 8009eb8:	2b08      	cmp	r3, #8
 8009eba:	d014      	beq.n	8009ee6 <HAL_TIM_OC_Start_IT+0x46>
 8009ebc:	2b0c      	cmp	r3, #12
 8009ebe:	d01b      	beq.n	8009ef8 <HAL_TIM_OC_Start_IT+0x58>
      break;
 8009ec0:	e023      	b.n	8009f0a <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	68da      	ldr	r2, [r3, #12]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	2102      	movs	r1, #2
 8009ece:	430a      	orrs	r2, r1
 8009ed0:	60da      	str	r2, [r3, #12]
      break;
 8009ed2:	e01a      	b.n	8009f0a <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	68da      	ldr	r2, [r3, #12]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	2104      	movs	r1, #4
 8009ee0:	430a      	orrs	r2, r1
 8009ee2:	60da      	str	r2, [r3, #12]
      break;
 8009ee4:	e011      	b.n	8009f0a <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	68da      	ldr	r2, [r3, #12]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	2108      	movs	r1, #8
 8009ef2:	430a      	orrs	r2, r1
 8009ef4:	60da      	str	r2, [r3, #12]
      break;
 8009ef6:	e008      	b.n	8009f0a <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	68da      	ldr	r2, [r3, #12]
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	2110      	movs	r1, #16
 8009f04:	430a      	orrs	r2, r1
 8009f06:	60da      	str	r2, [r3, #12]
      break;
 8009f08:	46c0      	nop			; (mov r8, r8)
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	6839      	ldr	r1, [r7, #0]
 8009f10:	2201      	movs	r2, #1
 8009f12:	0018      	movs	r0, r3
 8009f14:	f000 fd5c 	bl	800a9d0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	689b      	ldr	r3, [r3, #8]
 8009f1e:	2207      	movs	r2, #7
 8009f20:	4013      	ands	r3, r2
 8009f22:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2b06      	cmp	r3, #6
 8009f28:	d007      	beq.n	8009f3a <HAL_TIM_OC_Start_IT+0x9a>
  {
    __HAL_TIM_ENABLE(htim);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	681a      	ldr	r2, [r3, #0]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	2101      	movs	r1, #1
 8009f36:	430a      	orrs	r2, r1
 8009f38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009f3a:	2300      	movs	r3, #0
}
 8009f3c:	0018      	movs	r0, r3
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	b004      	add	sp, #16
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b082      	sub	sp, #8
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
 8009f4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	2b04      	cmp	r3, #4
 8009f52:	d011      	beq.n	8009f78 <HAL_TIM_OC_Stop_IT+0x34>
 8009f54:	d802      	bhi.n	8009f5c <HAL_TIM_OC_Stop_IT+0x18>
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d005      	beq.n	8009f66 <HAL_TIM_OC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
      break;
    }

    default:
      break;
 8009f5a:	e028      	b.n	8009fae <HAL_TIM_OC_Stop_IT+0x6a>
  switch (Channel)
 8009f5c:	2b08      	cmp	r3, #8
 8009f5e:	d014      	beq.n	8009f8a <HAL_TIM_OC_Stop_IT+0x46>
 8009f60:	2b0c      	cmp	r3, #12
 8009f62:	d01b      	beq.n	8009f9c <HAL_TIM_OC_Stop_IT+0x58>
      break;
 8009f64:	e023      	b.n	8009fae <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	68da      	ldr	r2, [r3, #12]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2102      	movs	r1, #2
 8009f72:	438a      	bics	r2, r1
 8009f74:	60da      	str	r2, [r3, #12]
      break;
 8009f76:	e01a      	b.n	8009fae <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	68da      	ldr	r2, [r3, #12]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2104      	movs	r1, #4
 8009f84:	438a      	bics	r2, r1
 8009f86:	60da      	str	r2, [r3, #12]
      break;
 8009f88:	e011      	b.n	8009fae <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	68da      	ldr	r2, [r3, #12]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2108      	movs	r1, #8
 8009f96:	438a      	bics	r2, r1
 8009f98:	60da      	str	r2, [r3, #12]
      break;
 8009f9a:	e008      	b.n	8009fae <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	68da      	ldr	r2, [r3, #12]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2110      	movs	r1, #16
 8009fa8:	438a      	bics	r2, r1
 8009faa:	60da      	str	r2, [r3, #12]
      break;
 8009fac:	46c0      	nop			; (mov r8, r8)
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	6839      	ldr	r1, [r7, #0]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	0018      	movs	r0, r3
 8009fb8:	f000 fd0a 	bl	800a9d0 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	6a1b      	ldr	r3, [r3, #32]
 8009fc2:	4a08      	ldr	r2, [pc, #32]	; (8009fe4 <HAL_TIM_OC_Stop_IT+0xa0>)
 8009fc4:	4013      	ands	r3, r2
 8009fc6:	d107      	bne.n	8009fd8 <HAL_TIM_OC_Stop_IT+0x94>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	681a      	ldr	r2, [r3, #0]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	2101      	movs	r1, #1
 8009fd4:	438a      	bics	r2, r1
 8009fd6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	0018      	movs	r0, r3
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	b002      	add	sp, #8
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	46c0      	nop			; (mov r8, r8)
 8009fe4:	00001111 	.word	0x00001111

08009fe8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b082      	sub	sp, #8
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d101      	bne.n	8009ffa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	e01e      	b.n	800a038 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2239      	movs	r2, #57	; 0x39
 8009ffe:	5c9b      	ldrb	r3, [r3, r2]
 800a000:	b2db      	uxtb	r3, r3
 800a002:	2b00      	cmp	r3, #0
 800a004:	d107      	bne.n	800a016 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2238      	movs	r2, #56	; 0x38
 800a00a:	2100      	movs	r1, #0
 800a00c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	0018      	movs	r0, r3
 800a012:	f000 f815 	bl	800a040 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2239      	movs	r2, #57	; 0x39
 800a01a:	2102      	movs	r1, #2
 800a01c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681a      	ldr	r2, [r3, #0]
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	3304      	adds	r3, #4
 800a026:	0019      	movs	r1, r3
 800a028:	0010      	movs	r0, r2
 800a02a:	f000 fad5 	bl	800a5d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2239      	movs	r2, #57	; 0x39
 800a032:	2101      	movs	r1, #1
 800a034:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a036:	2300      	movs	r3, #0
}
 800a038:	0018      	movs	r0, r3
 800a03a:	46bd      	mov	sp, r7
 800a03c:	b002      	add	sp, #8
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b082      	sub	sp, #8
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a048:	46c0      	nop			; (mov r8, r8)
 800a04a:	46bd      	mov	sp, r7
 800a04c:	b002      	add	sp, #8
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b082      	sub	sp, #8
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	691b      	ldr	r3, [r3, #16]
 800a05e:	2202      	movs	r2, #2
 800a060:	4013      	ands	r3, r2
 800a062:	2b02      	cmp	r3, #2
 800a064:	d124      	bne.n	800a0b0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	68db      	ldr	r3, [r3, #12]
 800a06c:	2202      	movs	r2, #2
 800a06e:	4013      	ands	r3, r2
 800a070:	2b02      	cmp	r3, #2
 800a072:	d11d      	bne.n	800a0b0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	2203      	movs	r2, #3
 800a07a:	4252      	negs	r2, r2
 800a07c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2201      	movs	r2, #1
 800a082:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	699b      	ldr	r3, [r3, #24]
 800a08a:	2203      	movs	r2, #3
 800a08c:	4013      	ands	r3, r2
 800a08e:	d004      	beq.n	800a09a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	0018      	movs	r0, r3
 800a094:	f000 fa88 	bl	800a5a8 <HAL_TIM_IC_CaptureCallback>
 800a098:	e007      	b.n	800a0aa <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	0018      	movs	r0, r3
 800a09e:	f7fa fa55 	bl	800454c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	0018      	movs	r0, r3
 800a0a6:	f000 fa87 	bl	800a5b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	2204      	movs	r2, #4
 800a0b8:	4013      	ands	r3, r2
 800a0ba:	2b04      	cmp	r3, #4
 800a0bc:	d125      	bne.n	800a10a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	2204      	movs	r2, #4
 800a0c6:	4013      	ands	r3, r2
 800a0c8:	2b04      	cmp	r3, #4
 800a0ca:	d11e      	bne.n	800a10a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	2205      	movs	r2, #5
 800a0d2:	4252      	negs	r2, r2
 800a0d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2202      	movs	r2, #2
 800a0da:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	699a      	ldr	r2, [r3, #24]
 800a0e2:	23c0      	movs	r3, #192	; 0xc0
 800a0e4:	009b      	lsls	r3, r3, #2
 800a0e6:	4013      	ands	r3, r2
 800a0e8:	d004      	beq.n	800a0f4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	0018      	movs	r0, r3
 800a0ee:	f000 fa5b 	bl	800a5a8 <HAL_TIM_IC_CaptureCallback>
 800a0f2:	e007      	b.n	800a104 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	0018      	movs	r0, r3
 800a0f8:	f7fa fa28 	bl	800454c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	0018      	movs	r0, r3
 800a100:	f000 fa5a 	bl	800a5b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2200      	movs	r2, #0
 800a108:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	691b      	ldr	r3, [r3, #16]
 800a110:	2208      	movs	r2, #8
 800a112:	4013      	ands	r3, r2
 800a114:	2b08      	cmp	r3, #8
 800a116:	d124      	bne.n	800a162 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	68db      	ldr	r3, [r3, #12]
 800a11e:	2208      	movs	r2, #8
 800a120:	4013      	ands	r3, r2
 800a122:	2b08      	cmp	r3, #8
 800a124:	d11d      	bne.n	800a162 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	2209      	movs	r2, #9
 800a12c:	4252      	negs	r2, r2
 800a12e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2204      	movs	r2, #4
 800a134:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	69db      	ldr	r3, [r3, #28]
 800a13c:	2203      	movs	r2, #3
 800a13e:	4013      	ands	r3, r2
 800a140:	d004      	beq.n	800a14c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	0018      	movs	r0, r3
 800a146:	f000 fa2f 	bl	800a5a8 <HAL_TIM_IC_CaptureCallback>
 800a14a:	e007      	b.n	800a15c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	0018      	movs	r0, r3
 800a150:	f7fa f9fc 	bl	800454c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	0018      	movs	r0, r3
 800a158:	f000 fa2e 	bl	800a5b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2200      	movs	r2, #0
 800a160:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	2210      	movs	r2, #16
 800a16a:	4013      	ands	r3, r2
 800a16c:	2b10      	cmp	r3, #16
 800a16e:	d125      	bne.n	800a1bc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	68db      	ldr	r3, [r3, #12]
 800a176:	2210      	movs	r2, #16
 800a178:	4013      	ands	r3, r2
 800a17a:	2b10      	cmp	r3, #16
 800a17c:	d11e      	bne.n	800a1bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	2211      	movs	r2, #17
 800a184:	4252      	negs	r2, r2
 800a186:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2208      	movs	r2, #8
 800a18c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	69da      	ldr	r2, [r3, #28]
 800a194:	23c0      	movs	r3, #192	; 0xc0
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	4013      	ands	r3, r2
 800a19a:	d004      	beq.n	800a1a6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	0018      	movs	r0, r3
 800a1a0:	f000 fa02 	bl	800a5a8 <HAL_TIM_IC_CaptureCallback>
 800a1a4:	e007      	b.n	800a1b6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	0018      	movs	r0, r3
 800a1aa:	f7fa f9cf 	bl	800454c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	0018      	movs	r0, r3
 800a1b2:	f000 fa01 	bl	800a5b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	691b      	ldr	r3, [r3, #16]
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	4013      	ands	r3, r2
 800a1c6:	2b01      	cmp	r3, #1
 800a1c8:	d10f      	bne.n	800a1ea <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	2201      	movs	r2, #1
 800a1d2:	4013      	ands	r3, r2
 800a1d4:	2b01      	cmp	r3, #1
 800a1d6:	d108      	bne.n	800a1ea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	2202      	movs	r2, #2
 800a1de:	4252      	negs	r2, r2
 800a1e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	0018      	movs	r0, r3
 800a1e6:	f7fa f973 	bl	80044d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	691b      	ldr	r3, [r3, #16]
 800a1f0:	2240      	movs	r2, #64	; 0x40
 800a1f2:	4013      	ands	r3, r2
 800a1f4:	2b40      	cmp	r3, #64	; 0x40
 800a1f6:	d10f      	bne.n	800a218 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	68db      	ldr	r3, [r3, #12]
 800a1fe:	2240      	movs	r2, #64	; 0x40
 800a200:	4013      	ands	r3, r2
 800a202:	2b40      	cmp	r3, #64	; 0x40
 800a204:	d108      	bne.n	800a218 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	2241      	movs	r2, #65	; 0x41
 800a20c:	4252      	negs	r2, r2
 800a20e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	0018      	movs	r0, r3
 800a214:	f000 f9d8 	bl	800a5c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a218:	46c0      	nop			; (mov r8, r8)
 800a21a:	46bd      	mov	sp, r7
 800a21c:	b002      	add	sp, #8
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	60f8      	str	r0, [r7, #12]
 800a228:	60b9      	str	r1, [r7, #8]
 800a22a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	2238      	movs	r2, #56	; 0x38
 800a230:	5c9b      	ldrb	r3, [r3, r2]
 800a232:	2b01      	cmp	r3, #1
 800a234:	d101      	bne.n	800a23a <HAL_TIM_OC_ConfigChannel+0x1a>
 800a236:	2302      	movs	r3, #2
 800a238:	e03c      	b.n	800a2b4 <HAL_TIM_OC_ConfigChannel+0x94>
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	2238      	movs	r2, #56	; 0x38
 800a23e:	2101      	movs	r1, #1
 800a240:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	2239      	movs	r2, #57	; 0x39
 800a246:	2102      	movs	r1, #2
 800a248:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2b04      	cmp	r3, #4
 800a24e:	d010      	beq.n	800a272 <HAL_TIM_OC_ConfigChannel+0x52>
 800a250:	d802      	bhi.n	800a258 <HAL_TIM_OC_ConfigChannel+0x38>
 800a252:	2b00      	cmp	r3, #0
 800a254:	d005      	beq.n	800a262 <HAL_TIM_OC_ConfigChannel+0x42>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      break;
    }

    default:
      break;
 800a256:	e024      	b.n	800a2a2 <HAL_TIM_OC_ConfigChannel+0x82>
  switch (Channel)
 800a258:	2b08      	cmp	r3, #8
 800a25a:	d012      	beq.n	800a282 <HAL_TIM_OC_ConfigChannel+0x62>
 800a25c:	2b0c      	cmp	r3, #12
 800a25e:	d018      	beq.n	800a292 <HAL_TIM_OC_ConfigChannel+0x72>
      break;
 800a260:	e01f      	b.n	800a2a2 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	68ba      	ldr	r2, [r7, #8]
 800a268:	0011      	movs	r1, r2
 800a26a:	0018      	movs	r0, r3
 800a26c:	f000 fa12 	bl	800a694 <TIM_OC1_SetConfig>
      break;
 800a270:	e017      	b.n	800a2a2 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	68ba      	ldr	r2, [r7, #8]
 800a278:	0011      	movs	r1, r2
 800a27a:	0018      	movs	r0, r3
 800a27c:	f000 fa46 	bl	800a70c <TIM_OC2_SetConfig>
      break;
 800a280:	e00f      	b.n	800a2a2 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	68ba      	ldr	r2, [r7, #8]
 800a288:	0011      	movs	r1, r2
 800a28a:	0018      	movs	r0, r3
 800a28c:	f000 fa80 	bl	800a790 <TIM_OC3_SetConfig>
      break;
 800a290:	e007      	b.n	800a2a2 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	68ba      	ldr	r2, [r7, #8]
 800a298:	0011      	movs	r1, r2
 800a29a:	0018      	movs	r0, r3
 800a29c:	f000 fab8 	bl	800a810 <TIM_OC4_SetConfig>
      break;
 800a2a0:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2239      	movs	r2, #57	; 0x39
 800a2a6:	2101      	movs	r1, #1
 800a2a8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	2238      	movs	r2, #56	; 0x38
 800a2ae:	2100      	movs	r1, #0
 800a2b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a2b2:	2300      	movs	r3, #0
}
 800a2b4:	0018      	movs	r0, r3
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	b004      	add	sp, #16
 800a2ba:	bd80      	pop	{r7, pc}

0800a2bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b084      	sub	sp, #16
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	60f8      	str	r0, [r7, #12]
 800a2c4:	60b9      	str	r1, [r7, #8]
 800a2c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2238      	movs	r2, #56	; 0x38
 800a2cc:	5c9b      	ldrb	r3, [r3, r2]
 800a2ce:	2b01      	cmp	r3, #1
 800a2d0:	d101      	bne.n	800a2d6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a2d2:	2302      	movs	r3, #2
 800a2d4:	e0a4      	b.n	800a420 <HAL_TIM_PWM_ConfigChannel+0x164>
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	2238      	movs	r2, #56	; 0x38
 800a2da:	2101      	movs	r1, #1
 800a2dc:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	2239      	movs	r2, #57	; 0x39
 800a2e2:	2102      	movs	r1, #2
 800a2e4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2b04      	cmp	r3, #4
 800a2ea:	d029      	beq.n	800a340 <HAL_TIM_PWM_ConfigChannel+0x84>
 800a2ec:	d802      	bhi.n	800a2f4 <HAL_TIM_PWM_ConfigChannel+0x38>
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d005      	beq.n	800a2fe <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 800a2f2:	e08c      	b.n	800a40e <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 800a2f4:	2b08      	cmp	r3, #8
 800a2f6:	d046      	beq.n	800a386 <HAL_TIM_PWM_ConfigChannel+0xca>
 800a2f8:	2b0c      	cmp	r3, #12
 800a2fa:	d065      	beq.n	800a3c8 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 800a2fc:	e087      	b.n	800a40e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	68ba      	ldr	r2, [r7, #8]
 800a304:	0011      	movs	r1, r2
 800a306:	0018      	movs	r0, r3
 800a308:	f000 f9c4 	bl	800a694 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	699a      	ldr	r2, [r3, #24]
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	2108      	movs	r1, #8
 800a318:	430a      	orrs	r2, r1
 800a31a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	699a      	ldr	r2, [r3, #24]
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	2104      	movs	r1, #4
 800a328:	438a      	bics	r2, r1
 800a32a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	6999      	ldr	r1, [r3, #24]
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	68da      	ldr	r2, [r3, #12]
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	430a      	orrs	r2, r1
 800a33c:	619a      	str	r2, [r3, #24]
      break;
 800a33e:	e066      	b.n	800a40e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	68ba      	ldr	r2, [r7, #8]
 800a346:	0011      	movs	r1, r2
 800a348:	0018      	movs	r0, r3
 800a34a:	f000 f9df 	bl	800a70c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	699a      	ldr	r2, [r3, #24]
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2180      	movs	r1, #128	; 0x80
 800a35a:	0109      	lsls	r1, r1, #4
 800a35c:	430a      	orrs	r2, r1
 800a35e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	699a      	ldr	r2, [r3, #24]
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	492f      	ldr	r1, [pc, #188]	; (800a428 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800a36c:	400a      	ands	r2, r1
 800a36e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	6999      	ldr	r1, [r3, #24]
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	68db      	ldr	r3, [r3, #12]
 800a37a:	021a      	lsls	r2, r3, #8
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	430a      	orrs	r2, r1
 800a382:	619a      	str	r2, [r3, #24]
      break;
 800a384:	e043      	b.n	800a40e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	68ba      	ldr	r2, [r7, #8]
 800a38c:	0011      	movs	r1, r2
 800a38e:	0018      	movs	r0, r3
 800a390:	f000 f9fe 	bl	800a790 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	69da      	ldr	r2, [r3, #28]
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2108      	movs	r1, #8
 800a3a0:	430a      	orrs	r2, r1
 800a3a2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	69da      	ldr	r2, [r3, #28]
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	2104      	movs	r1, #4
 800a3b0:	438a      	bics	r2, r1
 800a3b2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	69d9      	ldr	r1, [r3, #28]
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	68da      	ldr	r2, [r3, #12]
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	430a      	orrs	r2, r1
 800a3c4:	61da      	str	r2, [r3, #28]
      break;
 800a3c6:	e022      	b.n	800a40e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	68ba      	ldr	r2, [r7, #8]
 800a3ce:	0011      	movs	r1, r2
 800a3d0:	0018      	movs	r0, r3
 800a3d2:	f000 fa1d 	bl	800a810 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	69da      	ldr	r2, [r3, #28]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	2180      	movs	r1, #128	; 0x80
 800a3e2:	0109      	lsls	r1, r1, #4
 800a3e4:	430a      	orrs	r2, r1
 800a3e6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	69da      	ldr	r2, [r3, #28]
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	490d      	ldr	r1, [pc, #52]	; (800a428 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800a3f4:	400a      	ands	r2, r1
 800a3f6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	69d9      	ldr	r1, [r3, #28]
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	68db      	ldr	r3, [r3, #12]
 800a402:	021a      	lsls	r2, r3, #8
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	430a      	orrs	r2, r1
 800a40a:	61da      	str	r2, [r3, #28]
      break;
 800a40c:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	2239      	movs	r2, #57	; 0x39
 800a412:	2101      	movs	r1, #1
 800a414:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	2238      	movs	r2, #56	; 0x38
 800a41a:	2100      	movs	r1, #0
 800a41c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a41e:	2300      	movs	r3, #0
}
 800a420:	0018      	movs	r0, r3
 800a422:	46bd      	mov	sp, r7
 800a424:	b004      	add	sp, #16
 800a426:	bd80      	pop	{r7, pc}
 800a428:	fffffbff 	.word	0xfffffbff

0800a42c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b084      	sub	sp, #16
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2238      	movs	r2, #56	; 0x38
 800a43a:	5c9b      	ldrb	r3, [r3, r2]
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	d101      	bne.n	800a444 <HAL_TIM_ConfigClockSource+0x18>
 800a440:	2302      	movs	r3, #2
 800a442:	e0ab      	b.n	800a59c <HAL_TIM_ConfigClockSource+0x170>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2238      	movs	r2, #56	; 0x38
 800a448:	2101      	movs	r1, #1
 800a44a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2239      	movs	r2, #57	; 0x39
 800a450:	2102      	movs	r1, #2
 800a452:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	689b      	ldr	r3, [r3, #8]
 800a45a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	2277      	movs	r2, #119	; 0x77
 800a460:	4393      	bics	r3, r2
 800a462:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	4a4f      	ldr	r2, [pc, #316]	; (800a5a4 <HAL_TIM_ConfigClockSource+0x178>)
 800a468:	4013      	ands	r3, r2
 800a46a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	68fa      	ldr	r2, [r7, #12]
 800a472:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	2b40      	cmp	r3, #64	; 0x40
 800a47a:	d100      	bne.n	800a47e <HAL_TIM_ConfigClockSource+0x52>
 800a47c:	e06b      	b.n	800a556 <HAL_TIM_ConfigClockSource+0x12a>
 800a47e:	d80e      	bhi.n	800a49e <HAL_TIM_ConfigClockSource+0x72>
 800a480:	2b10      	cmp	r3, #16
 800a482:	d100      	bne.n	800a486 <HAL_TIM_ConfigClockSource+0x5a>
 800a484:	e077      	b.n	800a576 <HAL_TIM_ConfigClockSource+0x14a>
 800a486:	d803      	bhi.n	800a490 <HAL_TIM_ConfigClockSource+0x64>
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d100      	bne.n	800a48e <HAL_TIM_ConfigClockSource+0x62>
 800a48c:	e073      	b.n	800a576 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a48e:	e07c      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800a490:	2b20      	cmp	r3, #32
 800a492:	d100      	bne.n	800a496 <HAL_TIM_ConfigClockSource+0x6a>
 800a494:	e06f      	b.n	800a576 <HAL_TIM_ConfigClockSource+0x14a>
 800a496:	2b30      	cmp	r3, #48	; 0x30
 800a498:	d100      	bne.n	800a49c <HAL_TIM_ConfigClockSource+0x70>
 800a49a:	e06c      	b.n	800a576 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 800a49c:	e075      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800a49e:	2b70      	cmp	r3, #112	; 0x70
 800a4a0:	d00e      	beq.n	800a4c0 <HAL_TIM_ConfigClockSource+0x94>
 800a4a2:	d804      	bhi.n	800a4ae <HAL_TIM_ConfigClockSource+0x82>
 800a4a4:	2b50      	cmp	r3, #80	; 0x50
 800a4a6:	d036      	beq.n	800a516 <HAL_TIM_ConfigClockSource+0xea>
 800a4a8:	2b60      	cmp	r3, #96	; 0x60
 800a4aa:	d044      	beq.n	800a536 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 800a4ac:	e06d      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800a4ae:	2280      	movs	r2, #128	; 0x80
 800a4b0:	0152      	lsls	r2, r2, #5
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d068      	beq.n	800a588 <HAL_TIM_ConfigClockSource+0x15c>
 800a4b6:	2280      	movs	r2, #128	; 0x80
 800a4b8:	0192      	lsls	r2, r2, #6
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d017      	beq.n	800a4ee <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800a4be:	e064      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6818      	ldr	r0, [r3, #0]
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	6899      	ldr	r1, [r3, #8]
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	68db      	ldr	r3, [r3, #12]
 800a4d0:	f000 fa5e 	bl	800a990 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	689b      	ldr	r3, [r3, #8]
 800a4da:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2277      	movs	r2, #119	; 0x77
 800a4e0:	4313      	orrs	r3, r2
 800a4e2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	68fa      	ldr	r2, [r7, #12]
 800a4ea:	609a      	str	r2, [r3, #8]
      break;
 800a4ec:	e04d      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6818      	ldr	r0, [r3, #0]
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	6899      	ldr	r1, [r3, #8]
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	685a      	ldr	r2, [r3, #4]
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	68db      	ldr	r3, [r3, #12]
 800a4fe:	f000 fa47 	bl	800a990 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	689a      	ldr	r2, [r3, #8]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	2180      	movs	r1, #128	; 0x80
 800a50e:	01c9      	lsls	r1, r1, #7
 800a510:	430a      	orrs	r2, r1
 800a512:	609a      	str	r2, [r3, #8]
      break;
 800a514:	e039      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6818      	ldr	r0, [r3, #0]
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	6859      	ldr	r1, [r3, #4]
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	68db      	ldr	r3, [r3, #12]
 800a522:	001a      	movs	r2, r3
 800a524:	f000 f9ba 	bl	800a89c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	2150      	movs	r1, #80	; 0x50
 800a52e:	0018      	movs	r0, r3
 800a530:	f000 fa14 	bl	800a95c <TIM_ITRx_SetConfig>
      break;
 800a534:	e029      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6818      	ldr	r0, [r3, #0]
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	6859      	ldr	r1, [r3, #4]
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	001a      	movs	r2, r3
 800a544:	f000 f9d8 	bl	800a8f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	2160      	movs	r1, #96	; 0x60
 800a54e:	0018      	movs	r0, r3
 800a550:	f000 fa04 	bl	800a95c <TIM_ITRx_SetConfig>
      break;
 800a554:	e019      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6818      	ldr	r0, [r3, #0]
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	6859      	ldr	r1, [r3, #4]
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	68db      	ldr	r3, [r3, #12]
 800a562:	001a      	movs	r2, r3
 800a564:	f000 f99a 	bl	800a89c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	2140      	movs	r1, #64	; 0x40
 800a56e:	0018      	movs	r0, r3
 800a570:	f000 f9f4 	bl	800a95c <TIM_ITRx_SetConfig>
      break;
 800a574:	e009      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681a      	ldr	r2, [r3, #0]
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	0019      	movs	r1, r3
 800a580:	0010      	movs	r0, r2
 800a582:	f000 f9eb 	bl	800a95c <TIM_ITRx_SetConfig>
      break;
 800a586:	e000      	b.n	800a58a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 800a588:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2239      	movs	r2, #57	; 0x39
 800a58e:	2101      	movs	r1, #1
 800a590:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2238      	movs	r2, #56	; 0x38
 800a596:	2100      	movs	r1, #0
 800a598:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a59a:	2300      	movs	r3, #0
}
 800a59c:	0018      	movs	r0, r3
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	b004      	add	sp, #16
 800a5a2:	bd80      	pop	{r7, pc}
 800a5a4:	ffff00ff 	.word	0xffff00ff

0800a5a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a5b0:	46c0      	nop			; (mov r8, r8)
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	b002      	add	sp, #8
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b082      	sub	sp, #8
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a5c0:	46c0      	nop			; (mov r8, r8)
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	b002      	add	sp, #8
 800a5c6:	bd80      	pop	{r7, pc}

0800a5c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b082      	sub	sp, #8
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a5d0:	46c0      	nop			; (mov r8, r8)
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	b002      	add	sp, #8
 800a5d6:	bd80      	pop	{r7, pc}

0800a5d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a5e8:	687a      	ldr	r2, [r7, #4]
 800a5ea:	2380      	movs	r3, #128	; 0x80
 800a5ec:	05db      	lsls	r3, r3, #23
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	d00b      	beq.n	800a60a <TIM_Base_SetConfig+0x32>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	4a23      	ldr	r2, [pc, #140]	; (800a684 <TIM_Base_SetConfig+0xac>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d007      	beq.n	800a60a <TIM_Base_SetConfig+0x32>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	4a22      	ldr	r2, [pc, #136]	; (800a688 <TIM_Base_SetConfig+0xb0>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d003      	beq.n	800a60a <TIM_Base_SetConfig+0x32>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	4a21      	ldr	r2, [pc, #132]	; (800a68c <TIM_Base_SetConfig+0xb4>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d108      	bne.n	800a61c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2270      	movs	r2, #112	; 0x70
 800a60e:	4393      	bics	r3, r2
 800a610:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	68fa      	ldr	r2, [r7, #12]
 800a618:	4313      	orrs	r3, r2
 800a61a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	2380      	movs	r3, #128	; 0x80
 800a620:	05db      	lsls	r3, r3, #23
 800a622:	429a      	cmp	r2, r3
 800a624:	d00b      	beq.n	800a63e <TIM_Base_SetConfig+0x66>
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	4a16      	ldr	r2, [pc, #88]	; (800a684 <TIM_Base_SetConfig+0xac>)
 800a62a:	4293      	cmp	r3, r2
 800a62c:	d007      	beq.n	800a63e <TIM_Base_SetConfig+0x66>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4a15      	ldr	r2, [pc, #84]	; (800a688 <TIM_Base_SetConfig+0xb0>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d003      	beq.n	800a63e <TIM_Base_SetConfig+0x66>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	4a14      	ldr	r2, [pc, #80]	; (800a68c <TIM_Base_SetConfig+0xb4>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d108      	bne.n	800a650 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	4a13      	ldr	r2, [pc, #76]	; (800a690 <TIM_Base_SetConfig+0xb8>)
 800a642:	4013      	ands	r3, r2
 800a644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	68db      	ldr	r3, [r3, #12]
 800a64a:	68fa      	ldr	r2, [r7, #12]
 800a64c:	4313      	orrs	r3, r2
 800a64e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2280      	movs	r2, #128	; 0x80
 800a654:	4393      	bics	r3, r2
 800a656:	001a      	movs	r2, r3
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	691b      	ldr	r3, [r3, #16]
 800a65c:	4313      	orrs	r3, r2
 800a65e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	68fa      	ldr	r2, [r7, #12]
 800a664:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	689a      	ldr	r2, [r3, #8]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2201      	movs	r2, #1
 800a67a:	615a      	str	r2, [r3, #20]
}
 800a67c:	46c0      	nop			; (mov r8, r8)
 800a67e:	46bd      	mov	sp, r7
 800a680:	b004      	add	sp, #16
 800a682:	bd80      	pop	{r7, pc}
 800a684:	40000400 	.word	0x40000400
 800a688:	40010800 	.word	0x40010800
 800a68c:	40011400 	.word	0x40011400
 800a690:	fffffcff 	.word	0xfffffcff

0800a694 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b086      	sub	sp, #24
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
 800a69c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6a1b      	ldr	r3, [r3, #32]
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	4393      	bics	r3, r2
 800a6a6:	001a      	movs	r2, r3
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6a1b      	ldr	r3, [r3, #32]
 800a6b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	685b      	ldr	r3, [r3, #4]
 800a6b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	699b      	ldr	r3, [r3, #24]
 800a6bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2270      	movs	r2, #112	; 0x70
 800a6c2:	4393      	bics	r3, r2
 800a6c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2203      	movs	r2, #3
 800a6ca:	4393      	bics	r3, r2
 800a6cc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	68fa      	ldr	r2, [r7, #12]
 800a6d4:	4313      	orrs	r3, r2
 800a6d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	2202      	movs	r2, #2
 800a6dc:	4393      	bics	r3, r2
 800a6de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	689b      	ldr	r3, [r3, #8]
 800a6e4:	697a      	ldr	r2, [r7, #20]
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	693a      	ldr	r2, [r7, #16]
 800a6ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	68fa      	ldr	r2, [r7, #12]
 800a6f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	685a      	ldr	r2, [r3, #4]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	697a      	ldr	r2, [r7, #20]
 800a702:	621a      	str	r2, [r3, #32]
}
 800a704:	46c0      	nop			; (mov r8, r8)
 800a706:	46bd      	mov	sp, r7
 800a708:	b006      	add	sp, #24
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b086      	sub	sp, #24
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6a1b      	ldr	r3, [r3, #32]
 800a71a:	2210      	movs	r2, #16
 800a71c:	4393      	bics	r3, r2
 800a71e:	001a      	movs	r2, r3
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6a1b      	ldr	r3, [r3, #32]
 800a728:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	699b      	ldr	r3, [r3, #24]
 800a734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	4a13      	ldr	r2, [pc, #76]	; (800a788 <TIM_OC2_SetConfig+0x7c>)
 800a73a:	4013      	ands	r3, r2
 800a73c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	4a12      	ldr	r2, [pc, #72]	; (800a78c <TIM_OC2_SetConfig+0x80>)
 800a742:	4013      	ands	r3, r2
 800a744:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	021b      	lsls	r3, r3, #8
 800a74c:	68fa      	ldr	r2, [r7, #12]
 800a74e:	4313      	orrs	r3, r2
 800a750:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	2220      	movs	r2, #32
 800a756:	4393      	bics	r3, r2
 800a758:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	011b      	lsls	r3, r3, #4
 800a760:	697a      	ldr	r2, [r7, #20]
 800a762:	4313      	orrs	r3, r2
 800a764:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	693a      	ldr	r2, [r7, #16]
 800a76a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	68fa      	ldr	r2, [r7, #12]
 800a770:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	685a      	ldr	r2, [r3, #4]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	697a      	ldr	r2, [r7, #20]
 800a77e:	621a      	str	r2, [r3, #32]
}
 800a780:	46c0      	nop			; (mov r8, r8)
 800a782:	46bd      	mov	sp, r7
 800a784:	b006      	add	sp, #24
 800a786:	bd80      	pop	{r7, pc}
 800a788:	ffff8fff 	.word	0xffff8fff
 800a78c:	fffffcff 	.word	0xfffffcff

0800a790 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b086      	sub	sp, #24
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
 800a798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6a1b      	ldr	r3, [r3, #32]
 800a79e:	4a1a      	ldr	r2, [pc, #104]	; (800a808 <TIM_OC3_SetConfig+0x78>)
 800a7a0:	401a      	ands	r2, r3
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6a1b      	ldr	r3, [r3, #32]
 800a7aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	69db      	ldr	r3, [r3, #28]
 800a7b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	2270      	movs	r2, #112	; 0x70
 800a7bc:	4393      	bics	r3, r2
 800a7be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	2203      	movs	r2, #3
 800a7c4:	4393      	bics	r3, r2
 800a7c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	4a0d      	ldr	r2, [pc, #52]	; (800a80c <TIM_OC3_SetConfig+0x7c>)
 800a7d6:	4013      	ands	r3, r2
 800a7d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	689b      	ldr	r3, [r3, #8]
 800a7de:	021b      	lsls	r3, r3, #8
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	693a      	ldr	r2, [r7, #16]
 800a7ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	68fa      	ldr	r2, [r7, #12]
 800a7f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	685a      	ldr	r2, [r3, #4]
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	697a      	ldr	r2, [r7, #20]
 800a7fe:	621a      	str	r2, [r3, #32]
}
 800a800:	46c0      	nop			; (mov r8, r8)
 800a802:	46bd      	mov	sp, r7
 800a804:	b006      	add	sp, #24
 800a806:	bd80      	pop	{r7, pc}
 800a808:	fffffeff 	.word	0xfffffeff
 800a80c:	fffffdff 	.word	0xfffffdff

0800a810 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b086      	sub	sp, #24
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6a1b      	ldr	r3, [r3, #32]
 800a81e:	4a1b      	ldr	r2, [pc, #108]	; (800a88c <TIM_OC4_SetConfig+0x7c>)
 800a820:	401a      	ands	r2, r3
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6a1b      	ldr	r3, [r3, #32]
 800a82a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	69db      	ldr	r3, [r3, #28]
 800a836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	4a15      	ldr	r2, [pc, #84]	; (800a890 <TIM_OC4_SetConfig+0x80>)
 800a83c:	4013      	ands	r3, r2
 800a83e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	4a14      	ldr	r2, [pc, #80]	; (800a894 <TIM_OC4_SetConfig+0x84>)
 800a844:	4013      	ands	r3, r2
 800a846:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	021b      	lsls	r3, r3, #8
 800a84e:	68fa      	ldr	r2, [r7, #12]
 800a850:	4313      	orrs	r3, r2
 800a852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a854:	697b      	ldr	r3, [r7, #20]
 800a856:	4a10      	ldr	r2, [pc, #64]	; (800a898 <TIM_OC4_SetConfig+0x88>)
 800a858:	4013      	ands	r3, r2
 800a85a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	689b      	ldr	r3, [r3, #8]
 800a860:	031b      	lsls	r3, r3, #12
 800a862:	697a      	ldr	r2, [r7, #20]
 800a864:	4313      	orrs	r3, r2
 800a866:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	693a      	ldr	r2, [r7, #16]
 800a86c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	685a      	ldr	r2, [r3, #4]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	697a      	ldr	r2, [r7, #20]
 800a880:	621a      	str	r2, [r3, #32]
}
 800a882:	46c0      	nop			; (mov r8, r8)
 800a884:	46bd      	mov	sp, r7
 800a886:	b006      	add	sp, #24
 800a888:	bd80      	pop	{r7, pc}
 800a88a:	46c0      	nop			; (mov r8, r8)
 800a88c:	ffffefff 	.word	0xffffefff
 800a890:	ffff8fff 	.word	0xffff8fff
 800a894:	fffffcff 	.word	0xfffffcff
 800a898:	ffffdfff 	.word	0xffffdfff

0800a89c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b086      	sub	sp, #24
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	60f8      	str	r0, [r7, #12]
 800a8a4:	60b9      	str	r1, [r7, #8]
 800a8a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	6a1b      	ldr	r3, [r3, #32]
 800a8ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	6a1b      	ldr	r3, [r3, #32]
 800a8b2:	2201      	movs	r2, #1
 800a8b4:	4393      	bics	r3, r2
 800a8b6:	001a      	movs	r2, r3
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	699b      	ldr	r3, [r3, #24]
 800a8c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	22f0      	movs	r2, #240	; 0xf0
 800a8c6:	4393      	bics	r3, r2
 800a8c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	011b      	lsls	r3, r3, #4
 800a8ce:	693a      	ldr	r2, [r7, #16]
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	220a      	movs	r2, #10
 800a8d8:	4393      	bics	r3, r2
 800a8da:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a8dc:	697a      	ldr	r2, [r7, #20]
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	4313      	orrs	r3, r2
 800a8e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	697a      	ldr	r2, [r7, #20]
 800a8ee:	621a      	str	r2, [r3, #32]
}
 800a8f0:	46c0      	nop			; (mov r8, r8)
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	b006      	add	sp, #24
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b086      	sub	sp, #24
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	60f8      	str	r0, [r7, #12]
 800a900:	60b9      	str	r1, [r7, #8]
 800a902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	6a1b      	ldr	r3, [r3, #32]
 800a908:	2210      	movs	r2, #16
 800a90a:	4393      	bics	r3, r2
 800a90c:	001a      	movs	r2, r3
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	699b      	ldr	r3, [r3, #24]
 800a916:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	6a1b      	ldr	r3, [r3, #32]
 800a91c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a91e:	697b      	ldr	r3, [r7, #20]
 800a920:	4a0d      	ldr	r2, [pc, #52]	; (800a958 <TIM_TI2_ConfigInputStage+0x60>)
 800a922:	4013      	ands	r3, r2
 800a924:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	031b      	lsls	r3, r3, #12
 800a92a:	697a      	ldr	r2, [r7, #20]
 800a92c:	4313      	orrs	r3, r2
 800a92e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a930:	693b      	ldr	r3, [r7, #16]
 800a932:	22a0      	movs	r2, #160	; 0xa0
 800a934:	4393      	bics	r3, r2
 800a936:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	011b      	lsls	r3, r3, #4
 800a93c:	693a      	ldr	r2, [r7, #16]
 800a93e:	4313      	orrs	r3, r2
 800a940:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	697a      	ldr	r2, [r7, #20]
 800a946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	693a      	ldr	r2, [r7, #16]
 800a94c:	621a      	str	r2, [r3, #32]
}
 800a94e:	46c0      	nop			; (mov r8, r8)
 800a950:	46bd      	mov	sp, r7
 800a952:	b006      	add	sp, #24
 800a954:	bd80      	pop	{r7, pc}
 800a956:	46c0      	nop			; (mov r8, r8)
 800a958:	ffff0fff 	.word	0xffff0fff

0800a95c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b084      	sub	sp, #16
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
 800a964:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	689b      	ldr	r3, [r3, #8]
 800a96a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2270      	movs	r2, #112	; 0x70
 800a970:	4393      	bics	r3, r2
 800a972:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a974:	683a      	ldr	r2, [r7, #0]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	4313      	orrs	r3, r2
 800a97a:	2207      	movs	r2, #7
 800a97c:	4313      	orrs	r3, r2
 800a97e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	68fa      	ldr	r2, [r7, #12]
 800a984:	609a      	str	r2, [r3, #8]
}
 800a986:	46c0      	nop			; (mov r8, r8)
 800a988:	46bd      	mov	sp, r7
 800a98a:	b004      	add	sp, #16
 800a98c:	bd80      	pop	{r7, pc}
	...

0800a990 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b086      	sub	sp, #24
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	607a      	str	r2, [r7, #4]
 800a99c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	689b      	ldr	r3, [r3, #8]
 800a9a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	4a09      	ldr	r2, [pc, #36]	; (800a9cc <TIM_ETR_SetConfig+0x3c>)
 800a9a8:	4013      	ands	r3, r2
 800a9aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	021a      	lsls	r2, r3, #8
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	431a      	orrs	r2, r3
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	697a      	ldr	r2, [r7, #20]
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	697a      	ldr	r2, [r7, #20]
 800a9c2:	609a      	str	r2, [r3, #8]
}
 800a9c4:	46c0      	nop			; (mov r8, r8)
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	b006      	add	sp, #24
 800a9ca:	bd80      	pop	{r7, pc}
 800a9cc:	ffff00ff 	.word	0xffff00ff

0800a9d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b086      	sub	sp, #24
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	60f8      	str	r0, [r7, #12]
 800a9d8:	60b9      	str	r1, [r7, #8]
 800a9da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	221f      	movs	r2, #31
 800a9e0:	4013      	ands	r3, r2
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	409a      	lsls	r2, r3
 800a9e6:	0013      	movs	r3, r2
 800a9e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	6a1b      	ldr	r3, [r3, #32]
 800a9ee:	697a      	ldr	r2, [r7, #20]
 800a9f0:	43d2      	mvns	r2, r2
 800a9f2:	401a      	ands	r2, r3
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	6a1a      	ldr	r2, [r3, #32]
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	211f      	movs	r1, #31
 800aa00:	400b      	ands	r3, r1
 800aa02:	6879      	ldr	r1, [r7, #4]
 800aa04:	4099      	lsls	r1, r3
 800aa06:	000b      	movs	r3, r1
 800aa08:	431a      	orrs	r2, r3
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	621a      	str	r2, [r3, #32]
}
 800aa0e:	46c0      	nop			; (mov r8, r8)
 800aa10:	46bd      	mov	sp, r7
 800aa12:	b006      	add	sp, #24
 800aa14:	bd80      	pop	{r7, pc}

0800aa16 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa16:	b580      	push	{r7, lr}
 800aa18:	b084      	sub	sp, #16
 800aa1a:	af00      	add	r7, sp, #0
 800aa1c:	6078      	str	r0, [r7, #4]
 800aa1e:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2238      	movs	r2, #56	; 0x38
 800aa24:	5c9b      	ldrb	r3, [r3, r2]
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	d101      	bne.n	800aa2e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa2a:	2302      	movs	r3, #2
 800aa2c:	e032      	b.n	800aa94 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2238      	movs	r2, #56	; 0x38
 800aa32:	2101      	movs	r1, #1
 800aa34:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2239      	movs	r2, #57	; 0x39
 800aa3a:	2102      	movs	r1, #2
 800aa3c:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	685b      	ldr	r3, [r3, #4]
 800aa44:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	689b      	ldr	r3, [r3, #8]
 800aa4c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	2270      	movs	r2, #112	; 0x70
 800aa52:	4393      	bics	r3, r2
 800aa54:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	68fa      	ldr	r2, [r7, #12]
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	2280      	movs	r2, #128	; 0x80
 800aa64:	4393      	bics	r3, r2
 800aa66:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	68ba      	ldr	r2, [r7, #8]
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	68fa      	ldr	r2, [r7, #12]
 800aa78:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	68ba      	ldr	r2, [r7, #8]
 800aa80:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2239      	movs	r2, #57	; 0x39
 800aa86:	2101      	movs	r1, #1
 800aa88:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2238      	movs	r2, #56	; 0x38
 800aa8e:	2100      	movs	r1, #0
 800aa90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aa92:	2300      	movs	r3, #0
}
 800aa94:	0018      	movs	r0, r3
 800aa96:	46bd      	mov	sp, r7
 800aa98:	b004      	add	sp, #16
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b082      	sub	sp, #8
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2238      	movs	r2, #56	; 0x38
 800aaaa:	5c9b      	ldrb	r3, [r3, r2]
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d101      	bne.n	800aab4 <HAL_TIMEx_RemapConfig+0x18>
 800aab0:	2302      	movs	r3, #2
 800aab2:	e00c      	b.n	800aace <HAL_TIMEx_RemapConfig+0x32>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2238      	movs	r2, #56	; 0x38
 800aab8:	2101      	movs	r1, #1
 800aaba:	5499      	strb	r1, [r3, r2]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	683a      	ldr	r2, [r7, #0]
 800aac2:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2238      	movs	r2, #56	; 0x38
 800aac8:	2100      	movs	r1, #0
 800aaca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aacc:	2300      	movs	r3, #0
}
 800aace:	0018      	movs	r0, r3
 800aad0:	46bd      	mov	sp, r7
 800aad2:	b002      	add	sp, #8
 800aad4:	bd80      	pop	{r7, pc}
	...

0800aad8 <calloc>:
 800aad8:	b510      	push	{r4, lr}
 800aada:	4b03      	ldr	r3, [pc, #12]	; (800aae8 <calloc+0x10>)
 800aadc:	000a      	movs	r2, r1
 800aade:	0001      	movs	r1, r0
 800aae0:	6818      	ldr	r0, [r3, #0]
 800aae2:	f000 f83e 	bl	800ab62 <_calloc_r>
 800aae6:	bd10      	pop	{r4, pc}
 800aae8:	2000006c 	.word	0x2000006c

0800aaec <__errno>:
 800aaec:	4b01      	ldr	r3, [pc, #4]	; (800aaf4 <__errno+0x8>)
 800aaee:	6818      	ldr	r0, [r3, #0]
 800aaf0:	4770      	bx	lr
 800aaf2:	46c0      	nop			; (mov r8, r8)
 800aaf4:	2000006c 	.word	0x2000006c

0800aaf8 <__libc_init_array>:
 800aaf8:	b570      	push	{r4, r5, r6, lr}
 800aafa:	2600      	movs	r6, #0
 800aafc:	4d0c      	ldr	r5, [pc, #48]	; (800ab30 <__libc_init_array+0x38>)
 800aafe:	4c0d      	ldr	r4, [pc, #52]	; (800ab34 <__libc_init_array+0x3c>)
 800ab00:	1b64      	subs	r4, r4, r5
 800ab02:	10a4      	asrs	r4, r4, #2
 800ab04:	42a6      	cmp	r6, r4
 800ab06:	d109      	bne.n	800ab1c <__libc_init_array+0x24>
 800ab08:	2600      	movs	r6, #0
 800ab0a:	f000 fc37 	bl	800b37c <_init>
 800ab0e:	4d0a      	ldr	r5, [pc, #40]	; (800ab38 <__libc_init_array+0x40>)
 800ab10:	4c0a      	ldr	r4, [pc, #40]	; (800ab3c <__libc_init_array+0x44>)
 800ab12:	1b64      	subs	r4, r4, r5
 800ab14:	10a4      	asrs	r4, r4, #2
 800ab16:	42a6      	cmp	r6, r4
 800ab18:	d105      	bne.n	800ab26 <__libc_init_array+0x2e>
 800ab1a:	bd70      	pop	{r4, r5, r6, pc}
 800ab1c:	00b3      	lsls	r3, r6, #2
 800ab1e:	58eb      	ldr	r3, [r5, r3]
 800ab20:	4798      	blx	r3
 800ab22:	3601      	adds	r6, #1
 800ab24:	e7ee      	b.n	800ab04 <__libc_init_array+0xc>
 800ab26:	00b3      	lsls	r3, r6, #2
 800ab28:	58eb      	ldr	r3, [r5, r3]
 800ab2a:	4798      	blx	r3
 800ab2c:	3601      	adds	r6, #1
 800ab2e:	e7f2      	b.n	800ab16 <__libc_init_array+0x1e>
 800ab30:	0800bf34 	.word	0x0800bf34
 800ab34:	0800bf34 	.word	0x0800bf34
 800ab38:	0800bf34 	.word	0x0800bf34
 800ab3c:	0800bf38 	.word	0x0800bf38

0800ab40 <memcpy>:
 800ab40:	2300      	movs	r3, #0
 800ab42:	b510      	push	{r4, lr}
 800ab44:	429a      	cmp	r2, r3
 800ab46:	d100      	bne.n	800ab4a <memcpy+0xa>
 800ab48:	bd10      	pop	{r4, pc}
 800ab4a:	5ccc      	ldrb	r4, [r1, r3]
 800ab4c:	54c4      	strb	r4, [r0, r3]
 800ab4e:	3301      	adds	r3, #1
 800ab50:	e7f8      	b.n	800ab44 <memcpy+0x4>

0800ab52 <memset>:
 800ab52:	0003      	movs	r3, r0
 800ab54:	1812      	adds	r2, r2, r0
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d100      	bne.n	800ab5c <memset+0xa>
 800ab5a:	4770      	bx	lr
 800ab5c:	7019      	strb	r1, [r3, #0]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	e7f9      	b.n	800ab56 <memset+0x4>

0800ab62 <_calloc_r>:
 800ab62:	434a      	muls	r2, r1
 800ab64:	b570      	push	{r4, r5, r6, lr}
 800ab66:	0011      	movs	r1, r2
 800ab68:	0014      	movs	r4, r2
 800ab6a:	f000 f809 	bl	800ab80 <_malloc_r>
 800ab6e:	1e05      	subs	r5, r0, #0
 800ab70:	d003      	beq.n	800ab7a <_calloc_r+0x18>
 800ab72:	0022      	movs	r2, r4
 800ab74:	2100      	movs	r1, #0
 800ab76:	f7ff ffec 	bl	800ab52 <memset>
 800ab7a:	0028      	movs	r0, r5
 800ab7c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ab80 <_malloc_r>:
 800ab80:	2303      	movs	r3, #3
 800ab82:	b570      	push	{r4, r5, r6, lr}
 800ab84:	1ccd      	adds	r5, r1, #3
 800ab86:	439d      	bics	r5, r3
 800ab88:	3508      	adds	r5, #8
 800ab8a:	0006      	movs	r6, r0
 800ab8c:	2d0c      	cmp	r5, #12
 800ab8e:	d21e      	bcs.n	800abce <_malloc_r+0x4e>
 800ab90:	250c      	movs	r5, #12
 800ab92:	42a9      	cmp	r1, r5
 800ab94:	d81d      	bhi.n	800abd2 <_malloc_r+0x52>
 800ab96:	0030      	movs	r0, r6
 800ab98:	f000 f882 	bl	800aca0 <__malloc_lock>
 800ab9c:	4a25      	ldr	r2, [pc, #148]	; (800ac34 <_malloc_r+0xb4>)
 800ab9e:	6814      	ldr	r4, [r2, #0]
 800aba0:	0021      	movs	r1, r4
 800aba2:	2900      	cmp	r1, #0
 800aba4:	d119      	bne.n	800abda <_malloc_r+0x5a>
 800aba6:	4c24      	ldr	r4, [pc, #144]	; (800ac38 <_malloc_r+0xb8>)
 800aba8:	6823      	ldr	r3, [r4, #0]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d103      	bne.n	800abb6 <_malloc_r+0x36>
 800abae:	0030      	movs	r0, r6
 800abb0:	f000 f844 	bl	800ac3c <_sbrk_r>
 800abb4:	6020      	str	r0, [r4, #0]
 800abb6:	0029      	movs	r1, r5
 800abb8:	0030      	movs	r0, r6
 800abba:	f000 f83f 	bl	800ac3c <_sbrk_r>
 800abbe:	1c43      	adds	r3, r0, #1
 800abc0:	d12b      	bne.n	800ac1a <_malloc_r+0x9a>
 800abc2:	230c      	movs	r3, #12
 800abc4:	0030      	movs	r0, r6
 800abc6:	6033      	str	r3, [r6, #0]
 800abc8:	f000 f86b 	bl	800aca2 <__malloc_unlock>
 800abcc:	e003      	b.n	800abd6 <_malloc_r+0x56>
 800abce:	2d00      	cmp	r5, #0
 800abd0:	dadf      	bge.n	800ab92 <_malloc_r+0x12>
 800abd2:	230c      	movs	r3, #12
 800abd4:	6033      	str	r3, [r6, #0]
 800abd6:	2000      	movs	r0, #0
 800abd8:	bd70      	pop	{r4, r5, r6, pc}
 800abda:	680b      	ldr	r3, [r1, #0]
 800abdc:	1b5b      	subs	r3, r3, r5
 800abde:	d419      	bmi.n	800ac14 <_malloc_r+0x94>
 800abe0:	2b0b      	cmp	r3, #11
 800abe2:	d903      	bls.n	800abec <_malloc_r+0x6c>
 800abe4:	600b      	str	r3, [r1, #0]
 800abe6:	18cc      	adds	r4, r1, r3
 800abe8:	6025      	str	r5, [r4, #0]
 800abea:	e003      	b.n	800abf4 <_malloc_r+0x74>
 800abec:	684b      	ldr	r3, [r1, #4]
 800abee:	428c      	cmp	r4, r1
 800abf0:	d10d      	bne.n	800ac0e <_malloc_r+0x8e>
 800abf2:	6013      	str	r3, [r2, #0]
 800abf4:	0030      	movs	r0, r6
 800abf6:	f000 f854 	bl	800aca2 <__malloc_unlock>
 800abfa:	0020      	movs	r0, r4
 800abfc:	2207      	movs	r2, #7
 800abfe:	300b      	adds	r0, #11
 800ac00:	1d23      	adds	r3, r4, #4
 800ac02:	4390      	bics	r0, r2
 800ac04:	1ac3      	subs	r3, r0, r3
 800ac06:	d0e7      	beq.n	800abd8 <_malloc_r+0x58>
 800ac08:	425a      	negs	r2, r3
 800ac0a:	50e2      	str	r2, [r4, r3]
 800ac0c:	e7e4      	b.n	800abd8 <_malloc_r+0x58>
 800ac0e:	6063      	str	r3, [r4, #4]
 800ac10:	000c      	movs	r4, r1
 800ac12:	e7ef      	b.n	800abf4 <_malloc_r+0x74>
 800ac14:	000c      	movs	r4, r1
 800ac16:	6849      	ldr	r1, [r1, #4]
 800ac18:	e7c3      	b.n	800aba2 <_malloc_r+0x22>
 800ac1a:	2303      	movs	r3, #3
 800ac1c:	1cc4      	adds	r4, r0, #3
 800ac1e:	439c      	bics	r4, r3
 800ac20:	42a0      	cmp	r0, r4
 800ac22:	d0e1      	beq.n	800abe8 <_malloc_r+0x68>
 800ac24:	1a21      	subs	r1, r4, r0
 800ac26:	0030      	movs	r0, r6
 800ac28:	f000 f808 	bl	800ac3c <_sbrk_r>
 800ac2c:	1c43      	adds	r3, r0, #1
 800ac2e:	d1db      	bne.n	800abe8 <_malloc_r+0x68>
 800ac30:	e7c7      	b.n	800abc2 <_malloc_r+0x42>
 800ac32:	46c0      	nop			; (mov r8, r8)
 800ac34:	20000138 	.word	0x20000138
 800ac38:	2000013c 	.word	0x2000013c

0800ac3c <_sbrk_r>:
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	b570      	push	{r4, r5, r6, lr}
 800ac40:	4c06      	ldr	r4, [pc, #24]	; (800ac5c <_sbrk_r+0x20>)
 800ac42:	0005      	movs	r5, r0
 800ac44:	0008      	movs	r0, r1
 800ac46:	6023      	str	r3, [r4, #0]
 800ac48:	f7f9 fbd8 	bl	80043fc <_sbrk>
 800ac4c:	1c43      	adds	r3, r0, #1
 800ac4e:	d103      	bne.n	800ac58 <_sbrk_r+0x1c>
 800ac50:	6823      	ldr	r3, [r4, #0]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d000      	beq.n	800ac58 <_sbrk_r+0x1c>
 800ac56:	602b      	str	r3, [r5, #0]
 800ac58:	bd70      	pop	{r4, r5, r6, pc}
 800ac5a:	46c0      	nop			; (mov r8, r8)
 800ac5c:	200003a4 	.word	0x200003a4

0800ac60 <siprintf>:
 800ac60:	b40e      	push	{r1, r2, r3}
 800ac62:	b500      	push	{lr}
 800ac64:	490b      	ldr	r1, [pc, #44]	; (800ac94 <siprintf+0x34>)
 800ac66:	b09c      	sub	sp, #112	; 0x70
 800ac68:	ab1d      	add	r3, sp, #116	; 0x74
 800ac6a:	9002      	str	r0, [sp, #8]
 800ac6c:	9006      	str	r0, [sp, #24]
 800ac6e:	9107      	str	r1, [sp, #28]
 800ac70:	9104      	str	r1, [sp, #16]
 800ac72:	4809      	ldr	r0, [pc, #36]	; (800ac98 <siprintf+0x38>)
 800ac74:	4909      	ldr	r1, [pc, #36]	; (800ac9c <siprintf+0x3c>)
 800ac76:	cb04      	ldmia	r3!, {r2}
 800ac78:	9105      	str	r1, [sp, #20]
 800ac7a:	6800      	ldr	r0, [r0, #0]
 800ac7c:	a902      	add	r1, sp, #8
 800ac7e:	9301      	str	r3, [sp, #4]
 800ac80:	f000 f872 	bl	800ad68 <_svfiprintf_r>
 800ac84:	2300      	movs	r3, #0
 800ac86:	9a02      	ldr	r2, [sp, #8]
 800ac88:	7013      	strb	r3, [r2, #0]
 800ac8a:	b01c      	add	sp, #112	; 0x70
 800ac8c:	bc08      	pop	{r3}
 800ac8e:	b003      	add	sp, #12
 800ac90:	4718      	bx	r3
 800ac92:	46c0      	nop			; (mov r8, r8)
 800ac94:	7fffffff 	.word	0x7fffffff
 800ac98:	2000006c 	.word	0x2000006c
 800ac9c:	ffff0208 	.word	0xffff0208

0800aca0 <__malloc_lock>:
 800aca0:	4770      	bx	lr

0800aca2 <__malloc_unlock>:
 800aca2:	4770      	bx	lr

0800aca4 <__ssputs_r>:
 800aca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aca6:	688e      	ldr	r6, [r1, #8]
 800aca8:	b085      	sub	sp, #20
 800acaa:	0007      	movs	r7, r0
 800acac:	000c      	movs	r4, r1
 800acae:	9203      	str	r2, [sp, #12]
 800acb0:	9301      	str	r3, [sp, #4]
 800acb2:	429e      	cmp	r6, r3
 800acb4:	d83c      	bhi.n	800ad30 <__ssputs_r+0x8c>
 800acb6:	2390      	movs	r3, #144	; 0x90
 800acb8:	898a      	ldrh	r2, [r1, #12]
 800acba:	00db      	lsls	r3, r3, #3
 800acbc:	421a      	tst	r2, r3
 800acbe:	d034      	beq.n	800ad2a <__ssputs_r+0x86>
 800acc0:	2503      	movs	r5, #3
 800acc2:	6909      	ldr	r1, [r1, #16]
 800acc4:	6823      	ldr	r3, [r4, #0]
 800acc6:	1a5b      	subs	r3, r3, r1
 800acc8:	9302      	str	r3, [sp, #8]
 800acca:	6963      	ldr	r3, [r4, #20]
 800accc:	9802      	ldr	r0, [sp, #8]
 800acce:	435d      	muls	r5, r3
 800acd0:	0feb      	lsrs	r3, r5, #31
 800acd2:	195d      	adds	r5, r3, r5
 800acd4:	9b01      	ldr	r3, [sp, #4]
 800acd6:	106d      	asrs	r5, r5, #1
 800acd8:	3301      	adds	r3, #1
 800acda:	181b      	adds	r3, r3, r0
 800acdc:	42ab      	cmp	r3, r5
 800acde:	d900      	bls.n	800ace2 <__ssputs_r+0x3e>
 800ace0:	001d      	movs	r5, r3
 800ace2:	0553      	lsls	r3, r2, #21
 800ace4:	d532      	bpl.n	800ad4c <__ssputs_r+0xa8>
 800ace6:	0029      	movs	r1, r5
 800ace8:	0038      	movs	r0, r7
 800acea:	f7ff ff49 	bl	800ab80 <_malloc_r>
 800acee:	1e06      	subs	r6, r0, #0
 800acf0:	d109      	bne.n	800ad06 <__ssputs_r+0x62>
 800acf2:	230c      	movs	r3, #12
 800acf4:	603b      	str	r3, [r7, #0]
 800acf6:	2340      	movs	r3, #64	; 0x40
 800acf8:	2001      	movs	r0, #1
 800acfa:	89a2      	ldrh	r2, [r4, #12]
 800acfc:	4240      	negs	r0, r0
 800acfe:	4313      	orrs	r3, r2
 800ad00:	81a3      	strh	r3, [r4, #12]
 800ad02:	b005      	add	sp, #20
 800ad04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad06:	9a02      	ldr	r2, [sp, #8]
 800ad08:	6921      	ldr	r1, [r4, #16]
 800ad0a:	f7ff ff19 	bl	800ab40 <memcpy>
 800ad0e:	89a3      	ldrh	r3, [r4, #12]
 800ad10:	4a14      	ldr	r2, [pc, #80]	; (800ad64 <__ssputs_r+0xc0>)
 800ad12:	401a      	ands	r2, r3
 800ad14:	2380      	movs	r3, #128	; 0x80
 800ad16:	4313      	orrs	r3, r2
 800ad18:	81a3      	strh	r3, [r4, #12]
 800ad1a:	9b02      	ldr	r3, [sp, #8]
 800ad1c:	6126      	str	r6, [r4, #16]
 800ad1e:	18f6      	adds	r6, r6, r3
 800ad20:	6026      	str	r6, [r4, #0]
 800ad22:	6165      	str	r5, [r4, #20]
 800ad24:	9e01      	ldr	r6, [sp, #4]
 800ad26:	1aed      	subs	r5, r5, r3
 800ad28:	60a5      	str	r5, [r4, #8]
 800ad2a:	9b01      	ldr	r3, [sp, #4]
 800ad2c:	429e      	cmp	r6, r3
 800ad2e:	d900      	bls.n	800ad32 <__ssputs_r+0x8e>
 800ad30:	9e01      	ldr	r6, [sp, #4]
 800ad32:	0032      	movs	r2, r6
 800ad34:	9903      	ldr	r1, [sp, #12]
 800ad36:	6820      	ldr	r0, [r4, #0]
 800ad38:	f000 fa95 	bl	800b266 <memmove>
 800ad3c:	68a3      	ldr	r3, [r4, #8]
 800ad3e:	2000      	movs	r0, #0
 800ad40:	1b9b      	subs	r3, r3, r6
 800ad42:	60a3      	str	r3, [r4, #8]
 800ad44:	6823      	ldr	r3, [r4, #0]
 800ad46:	199e      	adds	r6, r3, r6
 800ad48:	6026      	str	r6, [r4, #0]
 800ad4a:	e7da      	b.n	800ad02 <__ssputs_r+0x5e>
 800ad4c:	002a      	movs	r2, r5
 800ad4e:	0038      	movs	r0, r7
 800ad50:	f000 fae6 	bl	800b320 <_realloc_r>
 800ad54:	1e06      	subs	r6, r0, #0
 800ad56:	d1e0      	bne.n	800ad1a <__ssputs_r+0x76>
 800ad58:	6921      	ldr	r1, [r4, #16]
 800ad5a:	0038      	movs	r0, r7
 800ad5c:	f000 fa96 	bl	800b28c <_free_r>
 800ad60:	e7c7      	b.n	800acf2 <__ssputs_r+0x4e>
 800ad62:	46c0      	nop			; (mov r8, r8)
 800ad64:	fffffb7f 	.word	0xfffffb7f

0800ad68 <_svfiprintf_r>:
 800ad68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad6a:	b0a1      	sub	sp, #132	; 0x84
 800ad6c:	9003      	str	r0, [sp, #12]
 800ad6e:	001d      	movs	r5, r3
 800ad70:	898b      	ldrh	r3, [r1, #12]
 800ad72:	000f      	movs	r7, r1
 800ad74:	0016      	movs	r6, r2
 800ad76:	061b      	lsls	r3, r3, #24
 800ad78:	d511      	bpl.n	800ad9e <_svfiprintf_r+0x36>
 800ad7a:	690b      	ldr	r3, [r1, #16]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d10e      	bne.n	800ad9e <_svfiprintf_r+0x36>
 800ad80:	2140      	movs	r1, #64	; 0x40
 800ad82:	f7ff fefd 	bl	800ab80 <_malloc_r>
 800ad86:	6038      	str	r0, [r7, #0]
 800ad88:	6138      	str	r0, [r7, #16]
 800ad8a:	2800      	cmp	r0, #0
 800ad8c:	d105      	bne.n	800ad9a <_svfiprintf_r+0x32>
 800ad8e:	230c      	movs	r3, #12
 800ad90:	9a03      	ldr	r2, [sp, #12]
 800ad92:	3801      	subs	r0, #1
 800ad94:	6013      	str	r3, [r2, #0]
 800ad96:	b021      	add	sp, #132	; 0x84
 800ad98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad9a:	2340      	movs	r3, #64	; 0x40
 800ad9c:	617b      	str	r3, [r7, #20]
 800ad9e:	2300      	movs	r3, #0
 800ada0:	ac08      	add	r4, sp, #32
 800ada2:	6163      	str	r3, [r4, #20]
 800ada4:	3320      	adds	r3, #32
 800ada6:	7663      	strb	r3, [r4, #25]
 800ada8:	3310      	adds	r3, #16
 800adaa:	76a3      	strb	r3, [r4, #26]
 800adac:	9507      	str	r5, [sp, #28]
 800adae:	0035      	movs	r5, r6
 800adb0:	782b      	ldrb	r3, [r5, #0]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d001      	beq.n	800adba <_svfiprintf_r+0x52>
 800adb6:	2b25      	cmp	r3, #37	; 0x25
 800adb8:	d146      	bne.n	800ae48 <_svfiprintf_r+0xe0>
 800adba:	1bab      	subs	r3, r5, r6
 800adbc:	9305      	str	r3, [sp, #20]
 800adbe:	d00c      	beq.n	800adda <_svfiprintf_r+0x72>
 800adc0:	0032      	movs	r2, r6
 800adc2:	0039      	movs	r1, r7
 800adc4:	9803      	ldr	r0, [sp, #12]
 800adc6:	f7ff ff6d 	bl	800aca4 <__ssputs_r>
 800adca:	1c43      	adds	r3, r0, #1
 800adcc:	d100      	bne.n	800add0 <_svfiprintf_r+0x68>
 800adce:	e0ae      	b.n	800af2e <_svfiprintf_r+0x1c6>
 800add0:	6962      	ldr	r2, [r4, #20]
 800add2:	9b05      	ldr	r3, [sp, #20]
 800add4:	4694      	mov	ip, r2
 800add6:	4463      	add	r3, ip
 800add8:	6163      	str	r3, [r4, #20]
 800adda:	782b      	ldrb	r3, [r5, #0]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d100      	bne.n	800ade2 <_svfiprintf_r+0x7a>
 800ade0:	e0a5      	b.n	800af2e <_svfiprintf_r+0x1c6>
 800ade2:	2201      	movs	r2, #1
 800ade4:	2300      	movs	r3, #0
 800ade6:	4252      	negs	r2, r2
 800ade8:	6062      	str	r2, [r4, #4]
 800adea:	a904      	add	r1, sp, #16
 800adec:	3254      	adds	r2, #84	; 0x54
 800adee:	1852      	adds	r2, r2, r1
 800adf0:	1c6e      	adds	r6, r5, #1
 800adf2:	6023      	str	r3, [r4, #0]
 800adf4:	60e3      	str	r3, [r4, #12]
 800adf6:	60a3      	str	r3, [r4, #8]
 800adf8:	7013      	strb	r3, [r2, #0]
 800adfa:	65a3      	str	r3, [r4, #88]	; 0x58
 800adfc:	7831      	ldrb	r1, [r6, #0]
 800adfe:	2205      	movs	r2, #5
 800ae00:	4853      	ldr	r0, [pc, #332]	; (800af50 <_svfiprintf_r+0x1e8>)
 800ae02:	f000 fa25 	bl	800b250 <memchr>
 800ae06:	1c75      	adds	r5, r6, #1
 800ae08:	2800      	cmp	r0, #0
 800ae0a:	d11f      	bne.n	800ae4c <_svfiprintf_r+0xe4>
 800ae0c:	6822      	ldr	r2, [r4, #0]
 800ae0e:	06d3      	lsls	r3, r2, #27
 800ae10:	d504      	bpl.n	800ae1c <_svfiprintf_r+0xb4>
 800ae12:	2353      	movs	r3, #83	; 0x53
 800ae14:	a904      	add	r1, sp, #16
 800ae16:	185b      	adds	r3, r3, r1
 800ae18:	2120      	movs	r1, #32
 800ae1a:	7019      	strb	r1, [r3, #0]
 800ae1c:	0713      	lsls	r3, r2, #28
 800ae1e:	d504      	bpl.n	800ae2a <_svfiprintf_r+0xc2>
 800ae20:	2353      	movs	r3, #83	; 0x53
 800ae22:	a904      	add	r1, sp, #16
 800ae24:	185b      	adds	r3, r3, r1
 800ae26:	212b      	movs	r1, #43	; 0x2b
 800ae28:	7019      	strb	r1, [r3, #0]
 800ae2a:	7833      	ldrb	r3, [r6, #0]
 800ae2c:	2b2a      	cmp	r3, #42	; 0x2a
 800ae2e:	d016      	beq.n	800ae5e <_svfiprintf_r+0xf6>
 800ae30:	0035      	movs	r5, r6
 800ae32:	2100      	movs	r1, #0
 800ae34:	200a      	movs	r0, #10
 800ae36:	68e3      	ldr	r3, [r4, #12]
 800ae38:	782a      	ldrb	r2, [r5, #0]
 800ae3a:	1c6e      	adds	r6, r5, #1
 800ae3c:	3a30      	subs	r2, #48	; 0x30
 800ae3e:	2a09      	cmp	r2, #9
 800ae40:	d94e      	bls.n	800aee0 <_svfiprintf_r+0x178>
 800ae42:	2900      	cmp	r1, #0
 800ae44:	d018      	beq.n	800ae78 <_svfiprintf_r+0x110>
 800ae46:	e010      	b.n	800ae6a <_svfiprintf_r+0x102>
 800ae48:	3501      	adds	r5, #1
 800ae4a:	e7b1      	b.n	800adb0 <_svfiprintf_r+0x48>
 800ae4c:	4b40      	ldr	r3, [pc, #256]	; (800af50 <_svfiprintf_r+0x1e8>)
 800ae4e:	6822      	ldr	r2, [r4, #0]
 800ae50:	1ac0      	subs	r0, r0, r3
 800ae52:	2301      	movs	r3, #1
 800ae54:	4083      	lsls	r3, r0
 800ae56:	4313      	orrs	r3, r2
 800ae58:	6023      	str	r3, [r4, #0]
 800ae5a:	002e      	movs	r6, r5
 800ae5c:	e7ce      	b.n	800adfc <_svfiprintf_r+0x94>
 800ae5e:	9b07      	ldr	r3, [sp, #28]
 800ae60:	1d19      	adds	r1, r3, #4
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	9107      	str	r1, [sp, #28]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	db01      	blt.n	800ae6e <_svfiprintf_r+0x106>
 800ae6a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae6c:	e004      	b.n	800ae78 <_svfiprintf_r+0x110>
 800ae6e:	425b      	negs	r3, r3
 800ae70:	60e3      	str	r3, [r4, #12]
 800ae72:	2302      	movs	r3, #2
 800ae74:	4313      	orrs	r3, r2
 800ae76:	6023      	str	r3, [r4, #0]
 800ae78:	782b      	ldrb	r3, [r5, #0]
 800ae7a:	2b2e      	cmp	r3, #46	; 0x2e
 800ae7c:	d10a      	bne.n	800ae94 <_svfiprintf_r+0x12c>
 800ae7e:	786b      	ldrb	r3, [r5, #1]
 800ae80:	2b2a      	cmp	r3, #42	; 0x2a
 800ae82:	d135      	bne.n	800aef0 <_svfiprintf_r+0x188>
 800ae84:	9b07      	ldr	r3, [sp, #28]
 800ae86:	3502      	adds	r5, #2
 800ae88:	1d1a      	adds	r2, r3, #4
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	9207      	str	r2, [sp, #28]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	db2b      	blt.n	800aeea <_svfiprintf_r+0x182>
 800ae92:	9309      	str	r3, [sp, #36]	; 0x24
 800ae94:	4e2f      	ldr	r6, [pc, #188]	; (800af54 <_svfiprintf_r+0x1ec>)
 800ae96:	7829      	ldrb	r1, [r5, #0]
 800ae98:	2203      	movs	r2, #3
 800ae9a:	0030      	movs	r0, r6
 800ae9c:	f000 f9d8 	bl	800b250 <memchr>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	d006      	beq.n	800aeb2 <_svfiprintf_r+0x14a>
 800aea4:	2340      	movs	r3, #64	; 0x40
 800aea6:	1b80      	subs	r0, r0, r6
 800aea8:	4083      	lsls	r3, r0
 800aeaa:	6822      	ldr	r2, [r4, #0]
 800aeac:	3501      	adds	r5, #1
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	6023      	str	r3, [r4, #0]
 800aeb2:	7829      	ldrb	r1, [r5, #0]
 800aeb4:	2206      	movs	r2, #6
 800aeb6:	4828      	ldr	r0, [pc, #160]	; (800af58 <_svfiprintf_r+0x1f0>)
 800aeb8:	1c6e      	adds	r6, r5, #1
 800aeba:	7621      	strb	r1, [r4, #24]
 800aebc:	f000 f9c8 	bl	800b250 <memchr>
 800aec0:	2800      	cmp	r0, #0
 800aec2:	d03c      	beq.n	800af3e <_svfiprintf_r+0x1d6>
 800aec4:	4b25      	ldr	r3, [pc, #148]	; (800af5c <_svfiprintf_r+0x1f4>)
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d125      	bne.n	800af16 <_svfiprintf_r+0x1ae>
 800aeca:	2207      	movs	r2, #7
 800aecc:	9b07      	ldr	r3, [sp, #28]
 800aece:	3307      	adds	r3, #7
 800aed0:	4393      	bics	r3, r2
 800aed2:	3308      	adds	r3, #8
 800aed4:	9307      	str	r3, [sp, #28]
 800aed6:	6963      	ldr	r3, [r4, #20]
 800aed8:	9a04      	ldr	r2, [sp, #16]
 800aeda:	189b      	adds	r3, r3, r2
 800aedc:	6163      	str	r3, [r4, #20]
 800aede:	e766      	b.n	800adae <_svfiprintf_r+0x46>
 800aee0:	4343      	muls	r3, r0
 800aee2:	2101      	movs	r1, #1
 800aee4:	189b      	adds	r3, r3, r2
 800aee6:	0035      	movs	r5, r6
 800aee8:	e7a6      	b.n	800ae38 <_svfiprintf_r+0xd0>
 800aeea:	2301      	movs	r3, #1
 800aeec:	425b      	negs	r3, r3
 800aeee:	e7d0      	b.n	800ae92 <_svfiprintf_r+0x12a>
 800aef0:	2300      	movs	r3, #0
 800aef2:	200a      	movs	r0, #10
 800aef4:	001a      	movs	r2, r3
 800aef6:	3501      	adds	r5, #1
 800aef8:	6063      	str	r3, [r4, #4]
 800aefa:	7829      	ldrb	r1, [r5, #0]
 800aefc:	1c6e      	adds	r6, r5, #1
 800aefe:	3930      	subs	r1, #48	; 0x30
 800af00:	2909      	cmp	r1, #9
 800af02:	d903      	bls.n	800af0c <_svfiprintf_r+0x1a4>
 800af04:	2b00      	cmp	r3, #0
 800af06:	d0c5      	beq.n	800ae94 <_svfiprintf_r+0x12c>
 800af08:	9209      	str	r2, [sp, #36]	; 0x24
 800af0a:	e7c3      	b.n	800ae94 <_svfiprintf_r+0x12c>
 800af0c:	4342      	muls	r2, r0
 800af0e:	2301      	movs	r3, #1
 800af10:	1852      	adds	r2, r2, r1
 800af12:	0035      	movs	r5, r6
 800af14:	e7f1      	b.n	800aefa <_svfiprintf_r+0x192>
 800af16:	ab07      	add	r3, sp, #28
 800af18:	9300      	str	r3, [sp, #0]
 800af1a:	003a      	movs	r2, r7
 800af1c:	4b10      	ldr	r3, [pc, #64]	; (800af60 <_svfiprintf_r+0x1f8>)
 800af1e:	0021      	movs	r1, r4
 800af20:	9803      	ldr	r0, [sp, #12]
 800af22:	e000      	b.n	800af26 <_svfiprintf_r+0x1be>
 800af24:	bf00      	nop
 800af26:	9004      	str	r0, [sp, #16]
 800af28:	9b04      	ldr	r3, [sp, #16]
 800af2a:	3301      	adds	r3, #1
 800af2c:	d1d3      	bne.n	800aed6 <_svfiprintf_r+0x16e>
 800af2e:	89bb      	ldrh	r3, [r7, #12]
 800af30:	980d      	ldr	r0, [sp, #52]	; 0x34
 800af32:	065b      	lsls	r3, r3, #25
 800af34:	d400      	bmi.n	800af38 <_svfiprintf_r+0x1d0>
 800af36:	e72e      	b.n	800ad96 <_svfiprintf_r+0x2e>
 800af38:	2001      	movs	r0, #1
 800af3a:	4240      	negs	r0, r0
 800af3c:	e72b      	b.n	800ad96 <_svfiprintf_r+0x2e>
 800af3e:	ab07      	add	r3, sp, #28
 800af40:	9300      	str	r3, [sp, #0]
 800af42:	003a      	movs	r2, r7
 800af44:	4b06      	ldr	r3, [pc, #24]	; (800af60 <_svfiprintf_r+0x1f8>)
 800af46:	0021      	movs	r1, r4
 800af48:	9803      	ldr	r0, [sp, #12]
 800af4a:	f000 f879 	bl	800b040 <_printf_i>
 800af4e:	e7ea      	b.n	800af26 <_svfiprintf_r+0x1be>
 800af50:	0800bf00 	.word	0x0800bf00
 800af54:	0800bf06 	.word	0x0800bf06
 800af58:	0800bf0a 	.word	0x0800bf0a
 800af5c:	00000000 	.word	0x00000000
 800af60:	0800aca5 	.word	0x0800aca5

0800af64 <_printf_common>:
 800af64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af66:	0015      	movs	r5, r2
 800af68:	9301      	str	r3, [sp, #4]
 800af6a:	688a      	ldr	r2, [r1, #8]
 800af6c:	690b      	ldr	r3, [r1, #16]
 800af6e:	9000      	str	r0, [sp, #0]
 800af70:	000c      	movs	r4, r1
 800af72:	4293      	cmp	r3, r2
 800af74:	da00      	bge.n	800af78 <_printf_common+0x14>
 800af76:	0013      	movs	r3, r2
 800af78:	0022      	movs	r2, r4
 800af7a:	602b      	str	r3, [r5, #0]
 800af7c:	3243      	adds	r2, #67	; 0x43
 800af7e:	7812      	ldrb	r2, [r2, #0]
 800af80:	2a00      	cmp	r2, #0
 800af82:	d001      	beq.n	800af88 <_printf_common+0x24>
 800af84:	3301      	adds	r3, #1
 800af86:	602b      	str	r3, [r5, #0]
 800af88:	6823      	ldr	r3, [r4, #0]
 800af8a:	069b      	lsls	r3, r3, #26
 800af8c:	d502      	bpl.n	800af94 <_printf_common+0x30>
 800af8e:	682b      	ldr	r3, [r5, #0]
 800af90:	3302      	adds	r3, #2
 800af92:	602b      	str	r3, [r5, #0]
 800af94:	2706      	movs	r7, #6
 800af96:	6823      	ldr	r3, [r4, #0]
 800af98:	401f      	ands	r7, r3
 800af9a:	d027      	beq.n	800afec <_printf_common+0x88>
 800af9c:	0023      	movs	r3, r4
 800af9e:	3343      	adds	r3, #67	; 0x43
 800afa0:	781b      	ldrb	r3, [r3, #0]
 800afa2:	1e5a      	subs	r2, r3, #1
 800afa4:	4193      	sbcs	r3, r2
 800afa6:	6822      	ldr	r2, [r4, #0]
 800afa8:	0692      	lsls	r2, r2, #26
 800afaa:	d430      	bmi.n	800b00e <_printf_common+0xaa>
 800afac:	0022      	movs	r2, r4
 800afae:	9901      	ldr	r1, [sp, #4]
 800afb0:	3243      	adds	r2, #67	; 0x43
 800afb2:	9800      	ldr	r0, [sp, #0]
 800afb4:	9e08      	ldr	r6, [sp, #32]
 800afb6:	47b0      	blx	r6
 800afb8:	1c43      	adds	r3, r0, #1
 800afba:	d025      	beq.n	800b008 <_printf_common+0xa4>
 800afbc:	2306      	movs	r3, #6
 800afbe:	6820      	ldr	r0, [r4, #0]
 800afc0:	682a      	ldr	r2, [r5, #0]
 800afc2:	68e1      	ldr	r1, [r4, #12]
 800afc4:	4003      	ands	r3, r0
 800afc6:	2500      	movs	r5, #0
 800afc8:	2b04      	cmp	r3, #4
 800afca:	d103      	bne.n	800afd4 <_printf_common+0x70>
 800afcc:	1a8d      	subs	r5, r1, r2
 800afce:	43eb      	mvns	r3, r5
 800afd0:	17db      	asrs	r3, r3, #31
 800afd2:	401d      	ands	r5, r3
 800afd4:	68a3      	ldr	r3, [r4, #8]
 800afd6:	6922      	ldr	r2, [r4, #16]
 800afd8:	4293      	cmp	r3, r2
 800afda:	dd01      	ble.n	800afe0 <_printf_common+0x7c>
 800afdc:	1a9b      	subs	r3, r3, r2
 800afde:	18ed      	adds	r5, r5, r3
 800afe0:	2700      	movs	r7, #0
 800afe2:	42bd      	cmp	r5, r7
 800afe4:	d120      	bne.n	800b028 <_printf_common+0xc4>
 800afe6:	2000      	movs	r0, #0
 800afe8:	e010      	b.n	800b00c <_printf_common+0xa8>
 800afea:	3701      	adds	r7, #1
 800afec:	68e3      	ldr	r3, [r4, #12]
 800afee:	682a      	ldr	r2, [r5, #0]
 800aff0:	1a9b      	subs	r3, r3, r2
 800aff2:	42bb      	cmp	r3, r7
 800aff4:	ddd2      	ble.n	800af9c <_printf_common+0x38>
 800aff6:	0022      	movs	r2, r4
 800aff8:	2301      	movs	r3, #1
 800affa:	3219      	adds	r2, #25
 800affc:	9901      	ldr	r1, [sp, #4]
 800affe:	9800      	ldr	r0, [sp, #0]
 800b000:	9e08      	ldr	r6, [sp, #32]
 800b002:	47b0      	blx	r6
 800b004:	1c43      	adds	r3, r0, #1
 800b006:	d1f0      	bne.n	800afea <_printf_common+0x86>
 800b008:	2001      	movs	r0, #1
 800b00a:	4240      	negs	r0, r0
 800b00c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b00e:	2030      	movs	r0, #48	; 0x30
 800b010:	18e1      	adds	r1, r4, r3
 800b012:	3143      	adds	r1, #67	; 0x43
 800b014:	7008      	strb	r0, [r1, #0]
 800b016:	0021      	movs	r1, r4
 800b018:	1c5a      	adds	r2, r3, #1
 800b01a:	3145      	adds	r1, #69	; 0x45
 800b01c:	7809      	ldrb	r1, [r1, #0]
 800b01e:	18a2      	adds	r2, r4, r2
 800b020:	3243      	adds	r2, #67	; 0x43
 800b022:	3302      	adds	r3, #2
 800b024:	7011      	strb	r1, [r2, #0]
 800b026:	e7c1      	b.n	800afac <_printf_common+0x48>
 800b028:	0022      	movs	r2, r4
 800b02a:	2301      	movs	r3, #1
 800b02c:	321a      	adds	r2, #26
 800b02e:	9901      	ldr	r1, [sp, #4]
 800b030:	9800      	ldr	r0, [sp, #0]
 800b032:	9e08      	ldr	r6, [sp, #32]
 800b034:	47b0      	blx	r6
 800b036:	1c43      	adds	r3, r0, #1
 800b038:	d0e6      	beq.n	800b008 <_printf_common+0xa4>
 800b03a:	3701      	adds	r7, #1
 800b03c:	e7d1      	b.n	800afe2 <_printf_common+0x7e>
	...

0800b040 <_printf_i>:
 800b040:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b042:	b089      	sub	sp, #36	; 0x24
 800b044:	9204      	str	r2, [sp, #16]
 800b046:	000a      	movs	r2, r1
 800b048:	3243      	adds	r2, #67	; 0x43
 800b04a:	9305      	str	r3, [sp, #20]
 800b04c:	9003      	str	r0, [sp, #12]
 800b04e:	9202      	str	r2, [sp, #8]
 800b050:	7e0a      	ldrb	r2, [r1, #24]
 800b052:	000c      	movs	r4, r1
 800b054:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b056:	2a6e      	cmp	r2, #110	; 0x6e
 800b058:	d100      	bne.n	800b05c <_printf_i+0x1c>
 800b05a:	e086      	b.n	800b16a <_printf_i+0x12a>
 800b05c:	d81f      	bhi.n	800b09e <_printf_i+0x5e>
 800b05e:	2a63      	cmp	r2, #99	; 0x63
 800b060:	d033      	beq.n	800b0ca <_printf_i+0x8a>
 800b062:	d808      	bhi.n	800b076 <_printf_i+0x36>
 800b064:	2a00      	cmp	r2, #0
 800b066:	d100      	bne.n	800b06a <_printf_i+0x2a>
 800b068:	e08c      	b.n	800b184 <_printf_i+0x144>
 800b06a:	2a58      	cmp	r2, #88	; 0x58
 800b06c:	d04d      	beq.n	800b10a <_printf_i+0xca>
 800b06e:	0025      	movs	r5, r4
 800b070:	3542      	adds	r5, #66	; 0x42
 800b072:	702a      	strb	r2, [r5, #0]
 800b074:	e030      	b.n	800b0d8 <_printf_i+0x98>
 800b076:	2a64      	cmp	r2, #100	; 0x64
 800b078:	d001      	beq.n	800b07e <_printf_i+0x3e>
 800b07a:	2a69      	cmp	r2, #105	; 0x69
 800b07c:	d1f7      	bne.n	800b06e <_printf_i+0x2e>
 800b07e:	6819      	ldr	r1, [r3, #0]
 800b080:	6825      	ldr	r5, [r4, #0]
 800b082:	1d0a      	adds	r2, r1, #4
 800b084:	0628      	lsls	r0, r5, #24
 800b086:	d529      	bpl.n	800b0dc <_printf_i+0x9c>
 800b088:	6808      	ldr	r0, [r1, #0]
 800b08a:	601a      	str	r2, [r3, #0]
 800b08c:	2800      	cmp	r0, #0
 800b08e:	da03      	bge.n	800b098 <_printf_i+0x58>
 800b090:	232d      	movs	r3, #45	; 0x2d
 800b092:	9a02      	ldr	r2, [sp, #8]
 800b094:	4240      	negs	r0, r0
 800b096:	7013      	strb	r3, [r2, #0]
 800b098:	4e6b      	ldr	r6, [pc, #428]	; (800b248 <_printf_i+0x208>)
 800b09a:	270a      	movs	r7, #10
 800b09c:	e04f      	b.n	800b13e <_printf_i+0xfe>
 800b09e:	2a73      	cmp	r2, #115	; 0x73
 800b0a0:	d074      	beq.n	800b18c <_printf_i+0x14c>
 800b0a2:	d808      	bhi.n	800b0b6 <_printf_i+0x76>
 800b0a4:	2a6f      	cmp	r2, #111	; 0x6f
 800b0a6:	d01f      	beq.n	800b0e8 <_printf_i+0xa8>
 800b0a8:	2a70      	cmp	r2, #112	; 0x70
 800b0aa:	d1e0      	bne.n	800b06e <_printf_i+0x2e>
 800b0ac:	2220      	movs	r2, #32
 800b0ae:	6809      	ldr	r1, [r1, #0]
 800b0b0:	430a      	orrs	r2, r1
 800b0b2:	6022      	str	r2, [r4, #0]
 800b0b4:	e003      	b.n	800b0be <_printf_i+0x7e>
 800b0b6:	2a75      	cmp	r2, #117	; 0x75
 800b0b8:	d016      	beq.n	800b0e8 <_printf_i+0xa8>
 800b0ba:	2a78      	cmp	r2, #120	; 0x78
 800b0bc:	d1d7      	bne.n	800b06e <_printf_i+0x2e>
 800b0be:	0022      	movs	r2, r4
 800b0c0:	2178      	movs	r1, #120	; 0x78
 800b0c2:	3245      	adds	r2, #69	; 0x45
 800b0c4:	7011      	strb	r1, [r2, #0]
 800b0c6:	4e61      	ldr	r6, [pc, #388]	; (800b24c <_printf_i+0x20c>)
 800b0c8:	e022      	b.n	800b110 <_printf_i+0xd0>
 800b0ca:	0025      	movs	r5, r4
 800b0cc:	681a      	ldr	r2, [r3, #0]
 800b0ce:	3542      	adds	r5, #66	; 0x42
 800b0d0:	1d11      	adds	r1, r2, #4
 800b0d2:	6019      	str	r1, [r3, #0]
 800b0d4:	6813      	ldr	r3, [r2, #0]
 800b0d6:	702b      	strb	r3, [r5, #0]
 800b0d8:	2301      	movs	r3, #1
 800b0da:	e065      	b.n	800b1a8 <_printf_i+0x168>
 800b0dc:	6808      	ldr	r0, [r1, #0]
 800b0de:	601a      	str	r2, [r3, #0]
 800b0e0:	0669      	lsls	r1, r5, #25
 800b0e2:	d5d3      	bpl.n	800b08c <_printf_i+0x4c>
 800b0e4:	b200      	sxth	r0, r0
 800b0e6:	e7d1      	b.n	800b08c <_printf_i+0x4c>
 800b0e8:	6819      	ldr	r1, [r3, #0]
 800b0ea:	6825      	ldr	r5, [r4, #0]
 800b0ec:	1d08      	adds	r0, r1, #4
 800b0ee:	6018      	str	r0, [r3, #0]
 800b0f0:	6808      	ldr	r0, [r1, #0]
 800b0f2:	062e      	lsls	r6, r5, #24
 800b0f4:	d505      	bpl.n	800b102 <_printf_i+0xc2>
 800b0f6:	4e54      	ldr	r6, [pc, #336]	; (800b248 <_printf_i+0x208>)
 800b0f8:	2708      	movs	r7, #8
 800b0fa:	2a6f      	cmp	r2, #111	; 0x6f
 800b0fc:	d01b      	beq.n	800b136 <_printf_i+0xf6>
 800b0fe:	270a      	movs	r7, #10
 800b100:	e019      	b.n	800b136 <_printf_i+0xf6>
 800b102:	066d      	lsls	r5, r5, #25
 800b104:	d5f7      	bpl.n	800b0f6 <_printf_i+0xb6>
 800b106:	b280      	uxth	r0, r0
 800b108:	e7f5      	b.n	800b0f6 <_printf_i+0xb6>
 800b10a:	3145      	adds	r1, #69	; 0x45
 800b10c:	4e4e      	ldr	r6, [pc, #312]	; (800b248 <_printf_i+0x208>)
 800b10e:	700a      	strb	r2, [r1, #0]
 800b110:	6818      	ldr	r0, [r3, #0]
 800b112:	6822      	ldr	r2, [r4, #0]
 800b114:	1d01      	adds	r1, r0, #4
 800b116:	6800      	ldr	r0, [r0, #0]
 800b118:	6019      	str	r1, [r3, #0]
 800b11a:	0615      	lsls	r5, r2, #24
 800b11c:	d521      	bpl.n	800b162 <_printf_i+0x122>
 800b11e:	07d3      	lsls	r3, r2, #31
 800b120:	d502      	bpl.n	800b128 <_printf_i+0xe8>
 800b122:	2320      	movs	r3, #32
 800b124:	431a      	orrs	r2, r3
 800b126:	6022      	str	r2, [r4, #0]
 800b128:	2710      	movs	r7, #16
 800b12a:	2800      	cmp	r0, #0
 800b12c:	d103      	bne.n	800b136 <_printf_i+0xf6>
 800b12e:	2320      	movs	r3, #32
 800b130:	6822      	ldr	r2, [r4, #0]
 800b132:	439a      	bics	r2, r3
 800b134:	6022      	str	r2, [r4, #0]
 800b136:	0023      	movs	r3, r4
 800b138:	2200      	movs	r2, #0
 800b13a:	3343      	adds	r3, #67	; 0x43
 800b13c:	701a      	strb	r2, [r3, #0]
 800b13e:	6863      	ldr	r3, [r4, #4]
 800b140:	60a3      	str	r3, [r4, #8]
 800b142:	2b00      	cmp	r3, #0
 800b144:	db58      	blt.n	800b1f8 <_printf_i+0x1b8>
 800b146:	2204      	movs	r2, #4
 800b148:	6821      	ldr	r1, [r4, #0]
 800b14a:	4391      	bics	r1, r2
 800b14c:	6021      	str	r1, [r4, #0]
 800b14e:	2800      	cmp	r0, #0
 800b150:	d154      	bne.n	800b1fc <_printf_i+0x1bc>
 800b152:	9d02      	ldr	r5, [sp, #8]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d05a      	beq.n	800b20e <_printf_i+0x1ce>
 800b158:	0025      	movs	r5, r4
 800b15a:	7833      	ldrb	r3, [r6, #0]
 800b15c:	3542      	adds	r5, #66	; 0x42
 800b15e:	702b      	strb	r3, [r5, #0]
 800b160:	e055      	b.n	800b20e <_printf_i+0x1ce>
 800b162:	0655      	lsls	r5, r2, #25
 800b164:	d5db      	bpl.n	800b11e <_printf_i+0xde>
 800b166:	b280      	uxth	r0, r0
 800b168:	e7d9      	b.n	800b11e <_printf_i+0xde>
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	680d      	ldr	r5, [r1, #0]
 800b16e:	1d10      	adds	r0, r2, #4
 800b170:	6949      	ldr	r1, [r1, #20]
 800b172:	6018      	str	r0, [r3, #0]
 800b174:	6813      	ldr	r3, [r2, #0]
 800b176:	062e      	lsls	r6, r5, #24
 800b178:	d501      	bpl.n	800b17e <_printf_i+0x13e>
 800b17a:	6019      	str	r1, [r3, #0]
 800b17c:	e002      	b.n	800b184 <_printf_i+0x144>
 800b17e:	066d      	lsls	r5, r5, #25
 800b180:	d5fb      	bpl.n	800b17a <_printf_i+0x13a>
 800b182:	8019      	strh	r1, [r3, #0]
 800b184:	2300      	movs	r3, #0
 800b186:	9d02      	ldr	r5, [sp, #8]
 800b188:	6123      	str	r3, [r4, #16]
 800b18a:	e04f      	b.n	800b22c <_printf_i+0x1ec>
 800b18c:	681a      	ldr	r2, [r3, #0]
 800b18e:	1d11      	adds	r1, r2, #4
 800b190:	6019      	str	r1, [r3, #0]
 800b192:	6815      	ldr	r5, [r2, #0]
 800b194:	2100      	movs	r1, #0
 800b196:	6862      	ldr	r2, [r4, #4]
 800b198:	0028      	movs	r0, r5
 800b19a:	f000 f859 	bl	800b250 <memchr>
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	d001      	beq.n	800b1a6 <_printf_i+0x166>
 800b1a2:	1b40      	subs	r0, r0, r5
 800b1a4:	6060      	str	r0, [r4, #4]
 800b1a6:	6863      	ldr	r3, [r4, #4]
 800b1a8:	6123      	str	r3, [r4, #16]
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	9a02      	ldr	r2, [sp, #8]
 800b1ae:	7013      	strb	r3, [r2, #0]
 800b1b0:	e03c      	b.n	800b22c <_printf_i+0x1ec>
 800b1b2:	6923      	ldr	r3, [r4, #16]
 800b1b4:	002a      	movs	r2, r5
 800b1b6:	9904      	ldr	r1, [sp, #16]
 800b1b8:	9803      	ldr	r0, [sp, #12]
 800b1ba:	9d05      	ldr	r5, [sp, #20]
 800b1bc:	47a8      	blx	r5
 800b1be:	1c43      	adds	r3, r0, #1
 800b1c0:	d03e      	beq.n	800b240 <_printf_i+0x200>
 800b1c2:	6823      	ldr	r3, [r4, #0]
 800b1c4:	079b      	lsls	r3, r3, #30
 800b1c6:	d415      	bmi.n	800b1f4 <_printf_i+0x1b4>
 800b1c8:	9b07      	ldr	r3, [sp, #28]
 800b1ca:	68e0      	ldr	r0, [r4, #12]
 800b1cc:	4298      	cmp	r0, r3
 800b1ce:	da39      	bge.n	800b244 <_printf_i+0x204>
 800b1d0:	0018      	movs	r0, r3
 800b1d2:	e037      	b.n	800b244 <_printf_i+0x204>
 800b1d4:	0022      	movs	r2, r4
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	3219      	adds	r2, #25
 800b1da:	9904      	ldr	r1, [sp, #16]
 800b1dc:	9803      	ldr	r0, [sp, #12]
 800b1de:	9e05      	ldr	r6, [sp, #20]
 800b1e0:	47b0      	blx	r6
 800b1e2:	1c43      	adds	r3, r0, #1
 800b1e4:	d02c      	beq.n	800b240 <_printf_i+0x200>
 800b1e6:	3501      	adds	r5, #1
 800b1e8:	68e3      	ldr	r3, [r4, #12]
 800b1ea:	9a07      	ldr	r2, [sp, #28]
 800b1ec:	1a9b      	subs	r3, r3, r2
 800b1ee:	42ab      	cmp	r3, r5
 800b1f0:	dcf0      	bgt.n	800b1d4 <_printf_i+0x194>
 800b1f2:	e7e9      	b.n	800b1c8 <_printf_i+0x188>
 800b1f4:	2500      	movs	r5, #0
 800b1f6:	e7f7      	b.n	800b1e8 <_printf_i+0x1a8>
 800b1f8:	2800      	cmp	r0, #0
 800b1fa:	d0ad      	beq.n	800b158 <_printf_i+0x118>
 800b1fc:	9d02      	ldr	r5, [sp, #8]
 800b1fe:	0039      	movs	r1, r7
 800b200:	f7f5 f810 	bl	8000224 <__aeabi_uidivmod>
 800b204:	5c73      	ldrb	r3, [r6, r1]
 800b206:	3d01      	subs	r5, #1
 800b208:	702b      	strb	r3, [r5, #0]
 800b20a:	2800      	cmp	r0, #0
 800b20c:	d1f7      	bne.n	800b1fe <_printf_i+0x1be>
 800b20e:	2f08      	cmp	r7, #8
 800b210:	d109      	bne.n	800b226 <_printf_i+0x1e6>
 800b212:	6823      	ldr	r3, [r4, #0]
 800b214:	07db      	lsls	r3, r3, #31
 800b216:	d506      	bpl.n	800b226 <_printf_i+0x1e6>
 800b218:	6863      	ldr	r3, [r4, #4]
 800b21a:	6922      	ldr	r2, [r4, #16]
 800b21c:	4293      	cmp	r3, r2
 800b21e:	dc02      	bgt.n	800b226 <_printf_i+0x1e6>
 800b220:	2330      	movs	r3, #48	; 0x30
 800b222:	3d01      	subs	r5, #1
 800b224:	702b      	strb	r3, [r5, #0]
 800b226:	9b02      	ldr	r3, [sp, #8]
 800b228:	1b5b      	subs	r3, r3, r5
 800b22a:	6123      	str	r3, [r4, #16]
 800b22c:	9b05      	ldr	r3, [sp, #20]
 800b22e:	aa07      	add	r2, sp, #28
 800b230:	9300      	str	r3, [sp, #0]
 800b232:	0021      	movs	r1, r4
 800b234:	9b04      	ldr	r3, [sp, #16]
 800b236:	9803      	ldr	r0, [sp, #12]
 800b238:	f7ff fe94 	bl	800af64 <_printf_common>
 800b23c:	1c43      	adds	r3, r0, #1
 800b23e:	d1b8      	bne.n	800b1b2 <_printf_i+0x172>
 800b240:	2001      	movs	r0, #1
 800b242:	4240      	negs	r0, r0
 800b244:	b009      	add	sp, #36	; 0x24
 800b246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b248:	0800bf11 	.word	0x0800bf11
 800b24c:	0800bf22 	.word	0x0800bf22

0800b250 <memchr>:
 800b250:	b2c9      	uxtb	r1, r1
 800b252:	1882      	adds	r2, r0, r2
 800b254:	4290      	cmp	r0, r2
 800b256:	d101      	bne.n	800b25c <memchr+0xc>
 800b258:	2000      	movs	r0, #0
 800b25a:	4770      	bx	lr
 800b25c:	7803      	ldrb	r3, [r0, #0]
 800b25e:	428b      	cmp	r3, r1
 800b260:	d0fb      	beq.n	800b25a <memchr+0xa>
 800b262:	3001      	adds	r0, #1
 800b264:	e7f6      	b.n	800b254 <memchr+0x4>

0800b266 <memmove>:
 800b266:	b510      	push	{r4, lr}
 800b268:	4288      	cmp	r0, r1
 800b26a:	d902      	bls.n	800b272 <memmove+0xc>
 800b26c:	188b      	adds	r3, r1, r2
 800b26e:	4298      	cmp	r0, r3
 800b270:	d303      	bcc.n	800b27a <memmove+0x14>
 800b272:	2300      	movs	r3, #0
 800b274:	e007      	b.n	800b286 <memmove+0x20>
 800b276:	5c8b      	ldrb	r3, [r1, r2]
 800b278:	5483      	strb	r3, [r0, r2]
 800b27a:	3a01      	subs	r2, #1
 800b27c:	d2fb      	bcs.n	800b276 <memmove+0x10>
 800b27e:	bd10      	pop	{r4, pc}
 800b280:	5ccc      	ldrb	r4, [r1, r3]
 800b282:	54c4      	strb	r4, [r0, r3]
 800b284:	3301      	adds	r3, #1
 800b286:	429a      	cmp	r2, r3
 800b288:	d1fa      	bne.n	800b280 <memmove+0x1a>
 800b28a:	e7f8      	b.n	800b27e <memmove+0x18>

0800b28c <_free_r>:
 800b28c:	b570      	push	{r4, r5, r6, lr}
 800b28e:	0005      	movs	r5, r0
 800b290:	2900      	cmp	r1, #0
 800b292:	d010      	beq.n	800b2b6 <_free_r+0x2a>
 800b294:	1f0c      	subs	r4, r1, #4
 800b296:	6823      	ldr	r3, [r4, #0]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	da00      	bge.n	800b29e <_free_r+0x12>
 800b29c:	18e4      	adds	r4, r4, r3
 800b29e:	0028      	movs	r0, r5
 800b2a0:	f7ff fcfe 	bl	800aca0 <__malloc_lock>
 800b2a4:	4a1d      	ldr	r2, [pc, #116]	; (800b31c <_free_r+0x90>)
 800b2a6:	6813      	ldr	r3, [r2, #0]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d105      	bne.n	800b2b8 <_free_r+0x2c>
 800b2ac:	6063      	str	r3, [r4, #4]
 800b2ae:	6014      	str	r4, [r2, #0]
 800b2b0:	0028      	movs	r0, r5
 800b2b2:	f7ff fcf6 	bl	800aca2 <__malloc_unlock>
 800b2b6:	bd70      	pop	{r4, r5, r6, pc}
 800b2b8:	42a3      	cmp	r3, r4
 800b2ba:	d909      	bls.n	800b2d0 <_free_r+0x44>
 800b2bc:	6821      	ldr	r1, [r4, #0]
 800b2be:	1860      	adds	r0, r4, r1
 800b2c0:	4283      	cmp	r3, r0
 800b2c2:	d1f3      	bne.n	800b2ac <_free_r+0x20>
 800b2c4:	6818      	ldr	r0, [r3, #0]
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	1841      	adds	r1, r0, r1
 800b2ca:	6021      	str	r1, [r4, #0]
 800b2cc:	e7ee      	b.n	800b2ac <_free_r+0x20>
 800b2ce:	0013      	movs	r3, r2
 800b2d0:	685a      	ldr	r2, [r3, #4]
 800b2d2:	2a00      	cmp	r2, #0
 800b2d4:	d001      	beq.n	800b2da <_free_r+0x4e>
 800b2d6:	42a2      	cmp	r2, r4
 800b2d8:	d9f9      	bls.n	800b2ce <_free_r+0x42>
 800b2da:	6819      	ldr	r1, [r3, #0]
 800b2dc:	1858      	adds	r0, r3, r1
 800b2de:	42a0      	cmp	r0, r4
 800b2e0:	d10b      	bne.n	800b2fa <_free_r+0x6e>
 800b2e2:	6820      	ldr	r0, [r4, #0]
 800b2e4:	1809      	adds	r1, r1, r0
 800b2e6:	1858      	adds	r0, r3, r1
 800b2e8:	6019      	str	r1, [r3, #0]
 800b2ea:	4282      	cmp	r2, r0
 800b2ec:	d1e0      	bne.n	800b2b0 <_free_r+0x24>
 800b2ee:	6810      	ldr	r0, [r2, #0]
 800b2f0:	6852      	ldr	r2, [r2, #4]
 800b2f2:	1841      	adds	r1, r0, r1
 800b2f4:	6019      	str	r1, [r3, #0]
 800b2f6:	605a      	str	r2, [r3, #4]
 800b2f8:	e7da      	b.n	800b2b0 <_free_r+0x24>
 800b2fa:	42a0      	cmp	r0, r4
 800b2fc:	d902      	bls.n	800b304 <_free_r+0x78>
 800b2fe:	230c      	movs	r3, #12
 800b300:	602b      	str	r3, [r5, #0]
 800b302:	e7d5      	b.n	800b2b0 <_free_r+0x24>
 800b304:	6821      	ldr	r1, [r4, #0]
 800b306:	1860      	adds	r0, r4, r1
 800b308:	4282      	cmp	r2, r0
 800b30a:	d103      	bne.n	800b314 <_free_r+0x88>
 800b30c:	6810      	ldr	r0, [r2, #0]
 800b30e:	6852      	ldr	r2, [r2, #4]
 800b310:	1841      	adds	r1, r0, r1
 800b312:	6021      	str	r1, [r4, #0]
 800b314:	6062      	str	r2, [r4, #4]
 800b316:	605c      	str	r4, [r3, #4]
 800b318:	e7ca      	b.n	800b2b0 <_free_r+0x24>
 800b31a:	46c0      	nop			; (mov r8, r8)
 800b31c:	20000138 	.word	0x20000138

0800b320 <_realloc_r>:
 800b320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b322:	0007      	movs	r7, r0
 800b324:	000d      	movs	r5, r1
 800b326:	0016      	movs	r6, r2
 800b328:	2900      	cmp	r1, #0
 800b32a:	d105      	bne.n	800b338 <_realloc_r+0x18>
 800b32c:	0011      	movs	r1, r2
 800b32e:	f7ff fc27 	bl	800ab80 <_malloc_r>
 800b332:	0004      	movs	r4, r0
 800b334:	0020      	movs	r0, r4
 800b336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b338:	2a00      	cmp	r2, #0
 800b33a:	d103      	bne.n	800b344 <_realloc_r+0x24>
 800b33c:	f7ff ffa6 	bl	800b28c <_free_r>
 800b340:	0034      	movs	r4, r6
 800b342:	e7f7      	b.n	800b334 <_realloc_r+0x14>
 800b344:	f000 f812 	bl	800b36c <_malloc_usable_size_r>
 800b348:	002c      	movs	r4, r5
 800b34a:	42b0      	cmp	r0, r6
 800b34c:	d2f2      	bcs.n	800b334 <_realloc_r+0x14>
 800b34e:	0031      	movs	r1, r6
 800b350:	0038      	movs	r0, r7
 800b352:	f7ff fc15 	bl	800ab80 <_malloc_r>
 800b356:	1e04      	subs	r4, r0, #0
 800b358:	d0ec      	beq.n	800b334 <_realloc_r+0x14>
 800b35a:	0029      	movs	r1, r5
 800b35c:	0032      	movs	r2, r6
 800b35e:	f7ff fbef 	bl	800ab40 <memcpy>
 800b362:	0029      	movs	r1, r5
 800b364:	0038      	movs	r0, r7
 800b366:	f7ff ff91 	bl	800b28c <_free_r>
 800b36a:	e7e3      	b.n	800b334 <_realloc_r+0x14>

0800b36c <_malloc_usable_size_r>:
 800b36c:	1f0b      	subs	r3, r1, #4
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	1f18      	subs	r0, r3, #4
 800b372:	2b00      	cmp	r3, #0
 800b374:	da01      	bge.n	800b37a <_malloc_usable_size_r+0xe>
 800b376:	580b      	ldr	r3, [r1, r0]
 800b378:	18c0      	adds	r0, r0, r3
 800b37a:	4770      	bx	lr

0800b37c <_init>:
 800b37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b37e:	46c0      	nop			; (mov r8, r8)
 800b380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b382:	bc08      	pop	{r3}
 800b384:	469e      	mov	lr, r3
 800b386:	4770      	bx	lr

0800b388 <_fini>:
 800b388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b38a:	46c0      	nop			; (mov r8, r8)
 800b38c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b38e:	bc08      	pop	{r3}
 800b390:	469e      	mov	lr, r3
 800b392:	4770      	bx	lr
