

================================================================
== Vivado HLS Report for 'dut_conv1_1'
================================================================
* Date:           Fri Dec  9 19:43:14 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3763549|  3763549|  3763549|  3763549|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_N           |  3763548|  3763548|    627258|          -|          -|     6|    no    |
        | + LOOP_X          |   627256|   627256|     22402|          -|          -|    28|    no    |
        |  ++ LOOP_Y        |    22400|    22400|       800|          -|          -|    28|    no    |
        |   +++ LOOP_M      |      798|      798|       266|          -|          -|     3|    no    |
        |    ++++ LOOP_C    |      260|      260|        52|          -|          -|     5|    no    |
        |     +++++ LOOP_R  |       50|       50|        10|          -|          -|     5|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    138|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    199|
|Register         |        -|      -|     272|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      6|     620|   1048|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U2   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |conv1_weight_U  |dut_conv1_1_conv1_weight  |        1|  0|   0|   450|   32|     1|        14400|
    +----------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                          |        1|  0|   0|   450|   32|     1|        14400|
    +----------------+--------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_19_fu_378_p2     |     *    |      1|  0|   4|           6|           5|
    |c_3_fu_402_p2        |     +    |      0|  0|   3|           3|           1|
    |i_index_fu_445_p2    |     +    |      0|  0|  12|          12|          12|
    |m_3_fu_363_p2        |     +    |      0|  0|   2|           2|           1|
    |n_2_fu_235_p2        |     +    |      0|  0|   3|           3|           1|
    |o_index_fu_344_p2    |     +    |      0|  0|  14|          14|          14|
    |r_2_fu_423_p2        |     +    |      0|  0|   3|           3|           1|
    |tmp6_fu_429_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp8_fu_408_p2       |     +    |      0|  0|  11|          11|          11|
    |tmp9_fu_458_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_18_fu_369_p2     |     +    |      0|  0|   6|           6|           6|
    |tmp_fu_297_p2        |     +    |      0|  0|   9|           9|           9|
    |w_index_fu_468_p2    |     +    |      0|  0|  11|          11|          11|
    |x_3_fu_291_p2        |     +    |      0|  0|   5|           5|           1|
    |y_3_fu_338_p2        |     +    |      0|  0|   5|           5|           1|
    |tmp3_fu_322_p2       |     -    |      0|  0|  14|          14|          14|
    |tmp_12_fu_269_p2     |     -    |      0|  0|   9|           9|           9|
    |tmp_13_fu_275_p2     |     -    |      0|  0|   6|           6|           6|
    |exitcond1_fu_396_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_332_p2  |   icmp   |      0|  0|   2|           5|           4|
    |exitcond7_fu_229_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond8_fu_357_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond9_fu_285_p2  |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_fu_417_p2   |   icmp   |      0|  0|   2|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      1|  0| 138|         150|         132|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  18|         21|    1|         21|
    |c_reg_178             |   3|          2|    3|          6|
    |filter_sum_1_reg_189  |  32|          2|   32|         64|
    |filter_sum_reg_166    |  32|          2|   32|         64|
    |grp_fu_212_p0         |  32|          3|   32|         96|
    |grp_fu_212_p1         |  32|          3|   32|         96|
    |m_reg_154             |   2|          2|    2|          4|
    |n_reg_106             |   3|          2|    3|          6|
    |r_reg_201             |   3|          2|    3|          6|
    |sum_reg_141           |  32|          2|   32|         64|
    |x_reg_117             |   5|          2|    5|         10|
    |y_reg_129             |   5|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 199|         45|  182|        447|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  20|   0|   20|          0|
    |c_3_reg_552           |   3|   0|    3|          0|
    |c_cast1_reg_544       |   3|   0|   12|          9|
    |c_reg_178             |   3|   0|    3|          0|
    |filter_sum_1_reg_189  |  32|   0|   32|          0|
    |filter_sum_reg_166    |  32|   0|   32|          0|
    |m_3_reg_534           |   2|   0|    2|          0|
    |m_reg_154             |   2|   0|    2|          0|
    |n_2_reg_490           |   3|   0|    3|          0|
    |n_reg_106             |   3|   0|    3|          0|
    |o_index_cast_reg_526  |  32|   0|   32|          0|
    |r_2_reg_565           |   3|   0|    3|          0|
    |r_reg_201             |   3|   0|    3|          0|
    |sum_reg_141           |  32|   0|   32|          0|
    |tmp3_reg_513          |  12|   0|   14|          2|
    |tmp8_reg_557          |  11|   0|   11|          0|
    |tmp_12_reg_495        |   7|   0|    9|          2|
    |tmp_13_reg_500        |   6|   0|    6|          0|
    |tmp_19_reg_539        |  11|   0|   11|          0|
    |tmp_23_reg_590        |  32|   0|   32|          0|
    |x_3_reg_508           |   5|   0|    5|          0|
    |x_reg_117             |   5|   0|    5|          0|
    |y_3_reg_521           |   5|   0|    5|          0|
    |y_reg_129             |   5|   0|    5|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 272|   0|  285|         13|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_conv1.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_conv1.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_conv1.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_conv1.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_conv1.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_conv1.1 | return value |
|input_r_address0   | out |   12|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	4  / (!exitcond9)
	2  / (exitcond9)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond8)
	4  / (exitcond8)
6 --> 
	17  / (exitcond1)
	7  / (!exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	7  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	5  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_21 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.72ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i3 [ 0, %0 ], [ %n_2, %17 ]

ST_2: n_cast [1/1] 0.00ns
:1  %n_cast = zext i3 %n to i6

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: exitcond7 [1/1] 1.62ns
:3  %exitcond7 = icmp eq i3 %n, -2

ST_2: n_2 [1/1] 0.80ns
:4  %n_2 = add i3 %n, 1

ST_2: stg_27 [1/1] 0.00ns
:5  br i1 %exitcond7, label %18, label %2

ST_2: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str11)

ST_2: p_shl2 [1/1] 0.00ns
:2  %p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %n, i5 0)

ST_2: p_shl2_cast [1/1] 0.00ns
:3  %p_shl2_cast = zext i8 %p_shl2 to i9

ST_2: p_shl3 [1/1] 0.00ns
:4  %p_shl3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %n, i2 0)

ST_2: p_shl3_cast1 [1/1] 0.00ns
:5  %p_shl3_cast1 = zext i5 %p_shl3 to i6

ST_2: p_shl3_cast [1/1] 0.00ns
:6  %p_shl3_cast = zext i5 %p_shl3 to i9

ST_2: tmp_12 [1/1] 1.72ns
:7  %tmp_12 = sub i9 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_13 [1/1] 1.72ns
:8  %tmp_13 = sub i6 %p_shl3_cast1, %n_cast

ST_2: stg_37 [1/1] 1.57ns
:9  br label %3

ST_2: stg_38 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.80ns
ST_3: x [1/1] 0.00ns
:0  %x = phi i5 [ 0, %2 ], [ %x_3, %16 ]

ST_3: x_cast [1/1] 0.00ns
:1  %x_cast = zext i5 %x to i9

ST_3: empty_32 [1/1] 0.00ns
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_3: exitcond9 [1/1] 1.91ns
:3  %exitcond9 = icmp eq i5 %x, -4

ST_3: x_3 [1/1] 1.72ns
:4  %x_3 = add i5 %x, 1

ST_3: stg_44 [1/1] 0.00ns
:5  br i1 %exitcond9, label %17, label %4

ST_3: stg_45 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind

ST_3: tmp_14 [1/1] 0.00ns
:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)

ST_3: tmp [1/1] 1.84ns
:2  %tmp = add i9 %x_cast, %tmp_12

ST_3: p_shl4 [1/1] 0.00ns
:3  %p_shl4 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp, i5 0)

ST_3: p_shl5 [1/1] 0.00ns
:4  %p_shl5 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp, i2 0)

ST_3: p_shl5_cast [1/1] 0.00ns
:5  %p_shl5_cast = sext i11 %p_shl5 to i14

ST_3: tmp3 [1/1] 1.96ns
:6  %tmp3 = sub i14 %p_shl4, %p_shl5_cast

ST_3: stg_52 [1/1] 1.57ns
:7  br label %5

ST_3: empty_41 [1/1] 0.00ns
:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str11, i32 %tmp_s)

ST_3: stg_54 [1/1] 0.00ns
:1  br label %1


 <State 4>: 1.96ns
ST_4: y [1/1] 0.00ns
:0  %y = phi i5 [ 0, %4 ], [ %y_3, %15 ]

ST_4: y_cast [1/1] 0.00ns
:1  %y_cast = zext i5 %y to i14

ST_4: exitcond2 [1/1] 1.91ns
:2  %exitcond2 = icmp eq i5 %y, -4

ST_4: empty_33 [1/1] 0.00ns
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_4: y_3 [1/1] 1.72ns
:4  %y_3 = add i5 %y, 1

ST_4: stg_60 [1/1] 0.00ns
:5  br i1 %exitcond2, label %16, label %6

ST_4: stg_61 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

ST_4: tmp_15 [1/1] 0.00ns
:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

ST_4: o_index [1/1] 1.96ns
:2  %o_index = add i14 %y_cast, %tmp3

ST_4: o_index_cast [1/1] 0.00ns
:3  %o_index_cast = sext i14 %o_index to i32

ST_4: stg_65 [1/1] 1.57ns
:4  br label %7

ST_4: empty_40 [1/1] 0.00ns
:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_14)

ST_4: stg_67 [1/1] 0.00ns
:1  br label %3


 <State 5>: 8.10ns
ST_5: sum [1/1] 0.00ns
:0  %sum = phi float [ 0.000000e+00, %6 ], [ %sum_2, %14 ]

ST_5: m [1/1] 0.00ns
:1  %m = phi i2 [ 0, %6 ], [ %m_3, %14 ]

ST_5: m_cast [1/1] 0.00ns
:2  %m_cast = zext i2 %m to i6

ST_5: empty_34 [1/1] 0.00ns
:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: exitcond8 [1/1] 1.36ns
:4  %exitcond8 = icmp eq i2 %m, -1

ST_5: m_3 [1/1] 0.80ns
:5  %m_3 = add i2 %m, 1

ST_5: stg_74 [1/1] 0.00ns
:6  br i1 %exitcond8, label %15, label %8

ST_5: stg_75 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind

ST_5: tmp_17 [1/1] 0.00ns
:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str14)

ST_5: tmp_18 [1/1] 1.72ns
:2  %tmp_18 = add i6 %m_cast, %tmp_13

ST_5: tmp_22_cast_cast [1/1] 0.00ns
:3  %tmp_22_cast_cast = sext i6 %tmp_18 to i11

ST_5: tmp_19 [1/1] 6.38ns
:4  %tmp_19 = mul i11 %tmp_22_cast_cast, 25

ST_5: stg_80 [1/1] 1.57ns
:5  br label %9

ST_5: tmp_16 [1/1] 0.00ns
:0  %tmp_16 = zext i32 %o_index_cast to i64

ST_5: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_16

ST_5: stg_83 [1/1] 2.71ns
:2  store float %sum, float* %output_addr, align 4

ST_5: empty_39 [1/1] 0.00ns
:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_15)

ST_5: stg_85 [1/1] 0.00ns
:4  br label %5


 <State 6>: 7.26ns
ST_6: filter_sum [1/1] 0.00ns
:0  %filter_sum = phi float [ 0.000000e+00, %8 ], [ %filter_sum_1, %13 ]

ST_6: c [1/1] 0.00ns
:1  %c = phi i3 [ 0, %8 ], [ %c_3, %13 ]

ST_6: c_cast [1/1] 0.00ns
:2  %c_cast = zext i3 %c to i11

ST_6: c_cast1 [1/1] 0.00ns
:3  %c_cast1 = zext i3 %c to i12

ST_6: exitcond1 [1/1] 1.62ns
:4  %exitcond1 = icmp eq i3 %c, -3

ST_6: empty_35 [1/1] 0.00ns
:5  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_6: c_3 [1/1] 0.80ns
:6  %c_3 = add i3 %c, 1

ST_6: stg_93 [1/1] 0.00ns
:7  br i1 %exitcond1, label %14, label %10

ST_6: stg_94 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind

ST_6: tmp_20 [1/1] 0.00ns
:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str15)

ST_6: tmp8 [1/1] 1.84ns
:2  %tmp8 = add i11 %tmp_19, %c_cast

ST_6: stg_97 [1/1] 1.57ns
:3  br label %11

ST_6: sum_2 [5/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 7>: 6.27ns
ST_7: filter_sum_1 [1/1] 0.00ns
:0  %filter_sum_1 = phi float [ %filter_sum, %10 ], [ %filter_sum_2, %12 ]

ST_7: r [1/1] 0.00ns
:1  %r = phi i3 [ 0, %10 ], [ %r_2, %12 ]

ST_7: r_cast [1/1] 0.00ns
:2  %r_cast = zext i3 %r to i5

ST_7: exitcond [1/1] 1.62ns
:3  %exitcond = icmp eq i3 %r, -3

ST_7: empty_36 [1/1] 0.00ns
:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_7: r_2 [1/1] 0.80ns
:5  %r_2 = add i3 %r, 1

ST_7: stg_105 [1/1] 0.00ns
:6  br i1 %exitcond, label %13, label %12

ST_7: tmp6 [1/1] 1.72ns
:1  %tmp6 = add i5 %x, %r_cast

ST_7: tmp7 [1/1] 0.00ns
:2  %tmp7 = call i12 @_ssdm_op_BitConcatenate.i12.i2.i5.i5(i2 %m, i5 %tmp6, i5 %y)

ST_7: i_index [1/1] 1.84ns
:3  %i_index = add i12 %tmp7, %c_cast1

ST_7: p_shl [1/1] 0.00ns
:4  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r, i2 0)

ST_7: tmp9 [1/1] 1.72ns
:5  %tmp9 = add i5 %p_shl, %r_cast

ST_7: tmp9_cast [1/1] 0.00ns
:6  %tmp9_cast = zext i5 %tmp9 to i11

ST_7: w_index [1/1] 1.84ns
:7  %w_index = add i11 %tmp9_cast, %tmp8

ST_7: w_index_cast [1/1] 0.00ns
:8  %w_index_cast = sext i11 %w_index to i32

ST_7: tmp_21 [1/1] 0.00ns
:9  %tmp_21 = zext i12 %i_index to i64

ST_7: input_addr [1/1] 0.00ns
:10  %input_addr = getelementptr [3072 x float]* %input_r, i64 0, i64 %tmp_21

ST_7: input_load [2/2] 2.71ns
:11  %input_load = load float* %input_addr, align 4

ST_7: tmp_22 [1/1] 0.00ns
:12  %tmp_22 = zext i32 %w_index_cast to i64

ST_7: conv1_weight_addr [1/1] 0.00ns
:13  %conv1_weight_addr = getelementptr inbounds [450 x float]* @conv1_weight, i64 0, i64 %tmp_22

ST_7: conv1_weight_load [2/2] 2.39ns
:14  %conv1_weight_load = load float* %conv1_weight_addr, align 4

ST_7: empty_37 [1/1] 0.00ns
:0  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str15, i32 %tmp_20)

ST_7: stg_121 [1/1] 0.00ns
:1  br label %9


 <State 8>: 8.41ns
ST_8: input_load [1/2] 2.71ns
:11  %input_load = load float* %input_addr, align 4

ST_8: conv1_weight_load [1/2] 2.39ns
:14  %conv1_weight_load = load float* %conv1_weight_addr, align 4

ST_8: tmp_23 [4/4] 5.70ns
:15  %tmp_23 = fmul float %input_load, %conv1_weight_load


 <State 9>: 5.70ns
ST_9: tmp_23 [3/4] 5.70ns
:15  %tmp_23 = fmul float %input_load, %conv1_weight_load


 <State 10>: 5.70ns
ST_10: tmp_23 [2/4] 5.70ns
:15  %tmp_23 = fmul float %input_load, %conv1_weight_load


 <State 11>: 5.70ns
ST_11: tmp_23 [1/4] 5.70ns
:15  %tmp_23 = fmul float %input_load, %conv1_weight_load


 <State 12>: 7.26ns
ST_12: filter_sum_2 [5/5] 7.26ns
:16  %filter_sum_2 = fadd float %filter_sum_1, %tmp_23


 <State 13>: 7.26ns
ST_13: filter_sum_2 [4/5] 7.26ns
:16  %filter_sum_2 = fadd float %filter_sum_1, %tmp_23


 <State 14>: 7.26ns
ST_14: filter_sum_2 [3/5] 7.26ns
:16  %filter_sum_2 = fadd float %filter_sum_1, %tmp_23


 <State 15>: 7.26ns
ST_15: filter_sum_2 [2/5] 7.26ns
:16  %filter_sum_2 = fadd float %filter_sum_1, %tmp_23


 <State 16>: 7.26ns
ST_16: stg_132 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind

ST_16: filter_sum_2 [1/5] 7.26ns
:16  %filter_sum_2 = fadd float %filter_sum_1, %tmp_23

ST_16: stg_134 [1/1] 0.00ns
:17  br label %11


 <State 17>: 7.26ns
ST_17: sum_2 [4/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 18>: 7.26ns
ST_18: sum_2 [3/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 19>: 7.26ns
ST_19: sum_2 [2/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum


 <State 20>: 7.26ns
ST_20: sum_2 [1/5] 7.26ns
:0  %sum_2 = fadd float %sum, %filter_sum

ST_20: empty_38 [1/1] 0.00ns
:1  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str14, i32 %tmp_17)

ST_20: stg_140 [1/1] 0.00ns
:2  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_21            (br               ) [ 011111111111111111111]
n                 (phi              ) [ 001000000000000000000]
n_cast            (zext             ) [ 000000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000]
exitcond7         (icmp             ) [ 001111111111111111111]
n_2               (add              ) [ 011111111111111111111]
stg_27            (br               ) [ 000000000000000000000]
stg_28            (specloopname     ) [ 000000000000000000000]
tmp_s             (specregionbegin  ) [ 000111111111111111111]
p_shl2            (bitconcatenate   ) [ 000000000000000000000]
p_shl2_cast       (zext             ) [ 000000000000000000000]
p_shl3            (bitconcatenate   ) [ 000000000000000000000]
p_shl3_cast1      (zext             ) [ 000000000000000000000]
p_shl3_cast       (zext             ) [ 000000000000000000000]
tmp_12            (sub              ) [ 000111111111111111111]
tmp_13            (sub              ) [ 000111111111111111111]
stg_37            (br               ) [ 001111111111111111111]
stg_38            (ret              ) [ 000000000000000000000]
x                 (phi              ) [ 000101111111111111111]
x_cast            (zext             ) [ 000000000000000000000]
empty_32          (speclooptripcount) [ 000000000000000000000]
exitcond9         (icmp             ) [ 001111111111111111111]
x_3               (add              ) [ 001111111111111111111]
stg_44            (br               ) [ 000000000000000000000]
stg_45            (specloopname     ) [ 000000000000000000000]
tmp_14            (specregionbegin  ) [ 000011111111111111111]
tmp               (add              ) [ 000000000000000000000]
p_shl4            (bitconcatenate   ) [ 000000000000000000000]
p_shl5            (bitconcatenate   ) [ 000000000000000000000]
p_shl5_cast       (sext             ) [ 000000000000000000000]
tmp3              (sub              ) [ 000011111111111111111]
stg_52            (br               ) [ 001111111111111111111]
empty_41          (specregionend    ) [ 000000000000000000000]
stg_54            (br               ) [ 011111111111111111111]
y                 (phi              ) [ 000010111111111110000]
y_cast            (zext             ) [ 000000000000000000000]
exitcond2         (icmp             ) [ 001111111111111111111]
empty_33          (speclooptripcount) [ 000000000000000000000]
y_3               (add              ) [ 001111111111111111111]
stg_60            (br               ) [ 000000000000000000000]
stg_61            (specloopname     ) [ 000000000000000000000]
tmp_15            (specregionbegin  ) [ 000001111111111111111]
o_index           (add              ) [ 000000000000000000000]
o_index_cast      (sext             ) [ 000001111111111111111]
stg_65            (br               ) [ 001111111111111111111]
empty_40          (specregionend    ) [ 000000000000000000000]
stg_67            (br               ) [ 001111111111111111111]
sum               (phi              ) [ 000001111111111111111]
m                 (phi              ) [ 000001111111111110000]
m_cast            (zext             ) [ 000000000000000000000]
empty_34          (speclooptripcount) [ 000000000000000000000]
exitcond8         (icmp             ) [ 001111111111111111111]
m_3               (add              ) [ 001111111111111111111]
stg_74            (br               ) [ 000000000000000000000]
stg_75            (specloopname     ) [ 000000000000000000000]
tmp_17            (specregionbegin  ) [ 000000111111111111111]
tmp_18            (add              ) [ 000000000000000000000]
tmp_22_cast_cast  (sext             ) [ 000000000000000000000]
tmp_19            (mul              ) [ 000000111111111110000]
stg_80            (br               ) [ 001111111111111111111]
tmp_16            (zext             ) [ 000000000000000000000]
output_addr       (getelementptr    ) [ 000000000000000000000]
stg_83            (store            ) [ 000000000000000000000]
empty_39          (specregionend    ) [ 000000000000000000000]
stg_85            (br               ) [ 001111111111111111111]
filter_sum        (phi              ) [ 000000111111111111111]
c                 (phi              ) [ 000000100000000000000]
c_cast            (zext             ) [ 000000000000000000000]
c_cast1           (zext             ) [ 000000011111111110000]
exitcond1         (icmp             ) [ 001111111111111111111]
empty_35          (speclooptripcount) [ 000000000000000000000]
c_3               (add              ) [ 001111111111111111111]
stg_93            (br               ) [ 000000000000000000000]
stg_94            (specloopname     ) [ 000000000000000000000]
tmp_20            (specregionbegin  ) [ 000000011111111110000]
tmp8              (add              ) [ 000000011111111110000]
stg_97            (br               ) [ 001111111111111111111]
filter_sum_1      (phi              ) [ 001111111111111111111]
r                 (phi              ) [ 000000010000000000000]
r_cast            (zext             ) [ 000000000000000000000]
exitcond          (icmp             ) [ 001111111111111111111]
empty_36          (speclooptripcount) [ 000000000000000000000]
r_2               (add              ) [ 001111111111111111111]
stg_105           (br               ) [ 000000000000000000000]
tmp6              (add              ) [ 000000000000000000000]
tmp7              (bitconcatenate   ) [ 000000000000000000000]
i_index           (add              ) [ 000000000000000000000]
p_shl             (bitconcatenate   ) [ 000000000000000000000]
tmp9              (add              ) [ 000000000000000000000]
tmp9_cast         (zext             ) [ 000000000000000000000]
w_index           (add              ) [ 000000000000000000000]
w_index_cast      (sext             ) [ 000000000000000000000]
tmp_21            (zext             ) [ 000000000000000000000]
input_addr        (getelementptr    ) [ 000000001000000000000]
tmp_22            (zext             ) [ 000000000000000000000]
conv1_weight_addr (getelementptr    ) [ 000000001000000000000]
empty_37          (specregionend    ) [ 000000000000000000000]
stg_121           (br               ) [ 001111111111111111111]
input_load        (load             ) [ 000000000111000000000]
conv1_weight_load (load             ) [ 000000000111000000000]
tmp_23            (fmul             ) [ 000000000000111110000]
stg_132           (specloopname     ) [ 000000000000000000000]
filter_sum_2      (fadd             ) [ 001111111111111111111]
stg_134           (br               ) [ 001111111111111111111]
sum_2             (fadd             ) [ 001111111111111111111]
empty_38          (specregionend    ) [ 000000000000000000000]
stg_140           (br               ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i2.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="output_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="stg_83_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="13" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_83/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="conv1_weight_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weight_addr/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_weight_load/7 "/>
</bind>
</comp>

<comp id="106" class="1005" name="n_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="1"/>
<pin id="108" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="n_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="x_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="1"/>
<pin id="119" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="x_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="y_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="1"/>
<pin id="131" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="y_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="sum_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="sum_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="m_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="1"/>
<pin id="156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="m_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="166" class="1005" name="filter_sum_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_sum (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="filter_sum_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter_sum/6 "/>
</bind>
</comp>

<comp id="178" class="1005" name="c_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="c_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="filter_sum_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="filter_sum_1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter_sum_1/7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="r_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="1"/>
<pin id="203" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/6 filter_sum_2/12 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="n_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="exitcond7_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="n_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_shl2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_shl2_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_shl3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_shl3_cast1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl3_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_12_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_13_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="x_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond9_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="x_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="9" slack="1"/>
<pin id="300" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_shl4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_shl5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="9" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_shl5_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="14" slack="0"/>
<pin id="324" dir="0" index="1" bw="11" slack="0"/>
<pin id="325" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="y_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="exitcond2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="y_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_3/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="o_index_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="14" slack="1"/>
<pin id="347" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="o_index_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="o_index_cast/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="m_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="exitcond8_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="m_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_18_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="3"/>
<pin id="372" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_22_cast_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast_cast/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_19_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_16_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="c_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="c_cast1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast1/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="exitcond1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="0" index="1" bw="3" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="c_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp8_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="1"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="r_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="exitcond_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="r_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp6_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="4"/>
<pin id="431" dir="0" index="1" bw="3" slack="0"/>
<pin id="432" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp7_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="2" slack="2"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="0" index="3" bw="5" slack="3"/>
<pin id="440" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="i_index_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="1"/>
<pin id="448" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_shl_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="3" slack="0"/>
<pin id="461" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp9_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="w_index_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="11" slack="1"/>
<pin id="471" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="w_index_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="w_index_cast/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_21_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_22_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="490" class="1005" name="n_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_12_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="1"/>
<pin id="497" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_13_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="3"/>
<pin id="502" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="508" class="1005" name="x_3_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp3_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="1"/>
<pin id="515" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="521" class="1005" name="y_3_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="526" class="1005" name="o_index_cast_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_index_cast "/>
</bind>
</comp>

<comp id="534" class="1005" name="m_3_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_19_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="1"/>
<pin id="541" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="544" class="1005" name="c_cast1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="1"/>
<pin id="546" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="c_cast1 "/>
</bind>
</comp>

<comp id="552" class="1005" name="c_3_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp8_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="11" slack="1"/>
<pin id="559" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="565" class="1005" name="r_2_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="570" class="1005" name="input_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="1"/>
<pin id="572" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="conv1_weight_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="1"/>
<pin id="577" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weight_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="input_load_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="585" class="1005" name="conv1_weight_load_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weight_load "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_23_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="595" class="1005" name="filter_sum_2_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_sum_2 "/>
</bind>
</comp>

<comp id="600" class="1005" name="sum_2_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="58" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="77" pin=1"/></net>

<net id="153"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="199"><net_src comp="166" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="141" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="170" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="189" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="89" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="101" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="110" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="110" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="110" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="110" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="110" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="253" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="249" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="261" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="225" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="121" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="121" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="121" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="281" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="297" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="302" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="133" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="133" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="133" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="328" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="158" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="158" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="158" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="353" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="391"><net_src comp="182" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="182" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="182" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="182" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="14" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="388" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="205" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="205" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="205" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="14" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="117" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="413" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="66" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="154" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="429" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="129" pin="1"/><net_sink comp="435" pin=3"/></net>

<net id="449"><net_src comp="435" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="26" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="205" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="28" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="413" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="445" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="485"><net_src comp="473" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="493"><net_src comp="235" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="498"><net_src comp="269" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="503"><net_src comp="275" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="511"><net_src comp="291" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="516"><net_src comp="322" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="524"><net_src comp="338" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="529"><net_src comp="349" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="537"><net_src comp="363" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="542"><net_src comp="378" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="547"><net_src comp="392" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="555"><net_src comp="402" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="560"><net_src comp="408" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="568"><net_src comp="423" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="573"><net_src comp="82" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="578"><net_src comp="94" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="583"><net_src comp="89" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="588"><net_src comp="101" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="593"><net_src comp="219" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="598"><net_src comp="212" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="603"><net_src comp="212" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="145" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: output_r | {5 }
	Port: conv1_weight | {}
 - Input state : 
	Port: dut_conv1.1 : input_r | {7 8 }
	Port: dut_conv1.1 : conv1_weight | {7 8 }
  - Chain level:
	State 1
	State 2
		n_cast : 1
		exitcond7 : 1
		n_2 : 1
		stg_27 : 2
		p_shl2 : 1
		p_shl2_cast : 2
		p_shl3 : 1
		p_shl3_cast1 : 2
		p_shl3_cast : 2
		tmp_12 : 3
		tmp_13 : 3
	State 3
		x_cast : 1
		exitcond9 : 1
		x_3 : 1
		stg_44 : 2
		tmp : 2
		p_shl4 : 3
		p_shl5 : 3
		p_shl5_cast : 4
		tmp3 : 5
	State 4
		y_cast : 1
		exitcond2 : 1
		y_3 : 1
		stg_60 : 2
		o_index : 2
		o_index_cast : 3
	State 5
		m_cast : 1
		exitcond8 : 1
		m_3 : 1
		stg_74 : 2
		tmp_18 : 2
		tmp_22_cast_cast : 3
		tmp_19 : 4
		output_addr : 1
		stg_83 : 2
	State 6
		c_cast : 1
		c_cast1 : 1
		exitcond1 : 1
		c_3 : 1
		stg_93 : 2
		tmp8 : 2
		sum_2 : 1
	State 7
		r_cast : 1
		exitcond : 1
		r_2 : 1
		stg_105 : 2
		tmp6 : 2
		tmp7 : 3
		i_index : 4
		p_shl : 1
		tmp9 : 2
		tmp9_cast : 3
		w_index : 4
		w_index_cast : 5
		tmp_21 : 5
		input_addr : 6
		input_load : 7
		tmp_22 : 6
		conv1_weight_addr : 7
		conv1_weight_load : 8
	State 8
		tmp_23 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_212       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_219       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |        n_2_fu_235       |    0    |    0    |    3    |
|          |        x_3_fu_291       |    0    |    0    |    5    |
|          |        tmp_fu_297       |    0    |    0    |    9    |
|          |        y_3_fu_338       |    0    |    0    |    5    |
|          |      o_index_fu_344     |    0    |    0    |    14   |
|          |        m_3_fu_363       |    0    |    0    |    2    |
|    add   |      tmp_18_fu_369      |    0    |    0    |    6    |
|          |        c_3_fu_402       |    0    |    0    |    3    |
|          |       tmp8_fu_408       |    0    |    0    |    11   |
|          |        r_2_fu_423       |    0    |    0    |    3    |
|          |       tmp6_fu_429       |    0    |    0    |    5    |
|          |      i_index_fu_445     |    0    |    0    |    12   |
|          |       tmp9_fu_458       |    0    |    0    |    5    |
|          |      w_index_fu_468     |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_12_fu_269      |    0    |    0    |    8    |
|    sub   |      tmp_13_fu_275      |    0    |    0    |    5    |
|          |       tmp3_fu_322       |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond7_fu_229    |    0    |    0    |    2    |
|          |     exitcond9_fu_285    |    0    |    0    |    2    |
|   icmp   |     exitcond2_fu_332    |    0    |    0    |    2    |
|          |     exitcond8_fu_357    |    0    |    0    |    1    |
|          |     exitcond1_fu_396    |    0    |    0    |    2    |
|          |     exitcond_fu_417     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    mul   |      tmp_19_fu_378      |    1    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|
|          |      n_cast_fu_225      |    0    |    0    |    0    |
|          |    p_shl2_cast_fu_249   |    0    |    0    |    0    |
|          |   p_shl3_cast1_fu_261   |    0    |    0    |    0    |
|          |    p_shl3_cast_fu_265   |    0    |    0    |    0    |
|          |      x_cast_fu_281      |    0    |    0    |    0    |
|          |      y_cast_fu_328      |    0    |    0    |    0    |
|   zext   |      m_cast_fu_353      |    0    |    0    |    0    |
|          |      tmp_16_fu_384      |    0    |    0    |    0    |
|          |      c_cast_fu_388      |    0    |    0    |    0    |
|          |      c_cast1_fu_392     |    0    |    0    |    0    |
|          |      r_cast_fu_413      |    0    |    0    |    0    |
|          |     tmp9_cast_fu_464    |    0    |    0    |    0    |
|          |      tmp_21_fu_477      |    0    |    0    |    0    |
|          |      tmp_22_fu_482      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      p_shl2_fu_241      |    0    |    0    |    0    |
|          |      p_shl3_fu_253      |    0    |    0    |    0    |
|bitconcatenate|      p_shl4_fu_302      |    0    |    0    |    0    |
|          |      p_shl5_fu_310      |    0    |    0    |    0    |
|          |       tmp7_fu_435       |    0    |    0    |    0    |
|          |       p_shl_fu_450      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_shl5_cast_fu_318   |    0    |    0    |    0    |
|   sext   |   o_index_cast_fu_349   |    0    |    0    |    0    |
|          | tmp_22_cast_cast_fu_374 |    0    |    0    |    0    |
|          |   w_index_cast_fu_473   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |   348   |   847   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       c_3_reg_552       |    3   |
|     c_cast1_reg_544     |   12   |
|        c_reg_178        |    3   |
|conv1_weight_addr_reg_575|    9   |
|conv1_weight_load_reg_585|   32   |
|   filter_sum_1_reg_189  |   32   |
|   filter_sum_2_reg_595  |   32   |
|    filter_sum_reg_166   |   32   |
|    input_addr_reg_570   |   12   |
|    input_load_reg_580   |   32   |
|       m_3_reg_534       |    2   |
|        m_reg_154        |    2   |
|       n_2_reg_490       |    3   |
|        n_reg_106        |    3   |
|   o_index_cast_reg_526  |   32   |
|       r_2_reg_565       |    3   |
|        r_reg_201        |    3   |
|      sum_2_reg_600      |   32   |
|       sum_reg_141       |   32   |
|       tmp3_reg_513      |   14   |
|       tmp8_reg_557      |   11   |
|      tmp_12_reg_495     |    9   |
|      tmp_13_reg_500     |    6   |
|      tmp_19_reg_539     |   11   |
|      tmp_23_reg_590     |   32   |
|       x_3_reg_508       |    5   |
|        x_reg_117        |    5   |
|       y_3_reg_521       |    5   |
|        y_reg_129        |    5   |
+-------------------------+--------+
|          Total          |   414  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89  |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_101 |  p0  |   2  |   9  |   18   ||    9    |
|      x_reg_117     |  p0  |   2  |   5  |   10   ||    5    |
|      y_reg_129     |  p0  |   2  |   5  |   10   ||    5    |
|     sum_reg_141    |  p0  |   2  |  32  |   64   ||    32   |
|      m_reg_154     |  p0  |   2  |   2  |    4   ||    2    |
| filter_sum_reg_166 |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_212     |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_212     |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_219     |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_219     |  p1  |   2  |  32  |   64   ||    32   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   450  ||  17.281 ||   225   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   348  |   847  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   225  |
|  Register |    -   |    -   |   414  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   17   |   762  |  1072  |
+-----------+--------+--------+--------+--------+
