Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Oct 15 15:37:23 2024
| Host         : Lolo running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file picoblaze_example_top_timing_summary_routed.rpt -pb picoblaze_example_top_timing_summary_routed.pb -rpx picoblaze_example_top_timing_summary_routed.rpx -warn_on_violation
| Design       : picoblaze_example_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (13)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.939        0.000                      0                  474        0.106        0.000                      0                  474        3.750        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.939        0.000                      0                  474        0.106        0.000                      0                  474        3.750        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.042ns  (logic 4.103ns (51.019%)  route 3.939ns (48.981%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.578 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.634     9.212    processor/move_type_lut/I0
    SLICE_X61Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.336 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.882    10.219    processor/push_pop_lut/I2
    SLICE_X61Y57         LUT5 (Prop_lut5_I2_O)        0.153    10.372 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.633    11.005    processor/pop_stack
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.327    11.332 r  processor/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.332    processor/half_pointer_value[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.733 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.733    processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.004 r  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.790    12.794    processor/reset_lut/I2
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.373    13.167 r  processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    13.167    processor/internal_reset_value
    SLICE_X61Y57         FDRE                                         r  processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.851    processor/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  processor/internal_reset_flop/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.032    15.106    processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 4.128ns (51.171%)  route 3.939ns (48.829%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.578 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.634     9.212    processor/move_type_lut/I0
    SLICE_X61Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.336 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.882    10.219    processor/push_pop_lut/I2
    SLICE_X61Y57         LUT5 (Prop_lut5_I2_O)        0.153    10.372 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.633    11.005    processor/pop_stack
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.327    11.332 r  processor/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.332    processor/half_pointer_value[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.733 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.733    processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.004 f  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.790    12.794    processor/reset_lut/I2
    SLICE_X61Y57         LUT5 (Prop_lut5_I2_O)        0.398    13.192 r  processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    13.192    processor/run_value
    SLICE_X61Y57         FDRE                                         r  processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.851    processor/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  processor/run_flop/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.075    15.149    processor/run_flop
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 4.155ns (53.027%)  route 3.681ns (46.973%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.578 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.715     9.294    processor/lower_reg_banks/ADDRA0
    SLICE_X64Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.444 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.972    10.416    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y55         LUT5 (Prop_lut5_I0_O)        0.356    10.772 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.993    11.765    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.326    12.091 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.091    processor/half_arith_logical[0]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.623    processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.737 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.737    processor/CI
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.960 r  processor/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.960    processor/arith_carry_value
    SLICE_X63Y56         FDRE                                         r  processor/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.506    14.853    processor/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  processor/arith_carry_flop/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y56         FDRE (Setup_fdre_C_D)        0.062    15.138    processor/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 4.152ns (53.009%)  route 3.681ns (46.991%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.578 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.715     9.294    processor/lower_reg_banks/ADDRA0
    SLICE_X64Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.444 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.972    10.416    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y55         LUT5 (Prop_lut5_I0_O)        0.356    10.772 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.993    11.765    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.326    12.091 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.091    processor/half_arith_logical[0]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.623    processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.957 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    12.957    processor/arith_logical_value[5]
    SLICE_X63Y55         FDRE                                         r  processor/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.506    14.853    processor/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  processor/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)        0.062    15.138    processor/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 4.131ns (52.882%)  route 3.681ns (47.118%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.578 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.715     9.294    processor/lower_reg_banks/ADDRA0
    SLICE_X64Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.444 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.972    10.416    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y55         LUT5 (Prop_lut5_I0_O)        0.356    10.772 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.993    11.765    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.326    12.091 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.091    processor/half_arith_logical[0]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.623    processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.936 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.936    processor/arith_logical_value[7]
    SLICE_X63Y55         FDRE                                         r  processor/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.506    14.853    processor/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  processor/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)        0.062    15.138    processor/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 4.057ns (52.432%)  route 3.681ns (47.568%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.578 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.715     9.294    processor/lower_reg_banks/ADDRA0
    SLICE_X64Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.444 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.972    10.416    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y55         LUT5 (Prop_lut5_I0_O)        0.356    10.772 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.993    11.765    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.326    12.091 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.091    processor/half_arith_logical[0]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.623    processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.862 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000    12.862    processor/arith_logical_value[6]
    SLICE_X63Y55         FDRE                                         r  processor/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.506    14.853    processor/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  processor/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)        0.062    15.138    processor/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 4.041ns (52.333%)  route 3.681ns (47.667%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.578 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.715     9.294    processor/lower_reg_banks/ADDRA0
    SLICE_X64Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.444 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.972    10.416    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y55         LUT5 (Prop_lut5_I0_O)        0.356    10.772 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.993    11.765    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.326    12.091 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.091    processor/half_arith_logical[0]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.623    processor/data_path_loop[3].upper_arith_logical.arith_logical_muxcy_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.846 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.846    processor/arith_logical_value[4]
    SLICE_X63Y55         FDRE                                         r  processor/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.506    14.853    processor/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  processor/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)        0.062    15.138    processor/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[3].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 3.892ns (51.395%)  route 3.681ns (48.605%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.578 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.715     9.294    processor/lower_reg_banks/ADDRA0
    SLICE_X64Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.444 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.972    10.416    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y55         LUT5 (Prop_lut5_I0_O)        0.356    10.772 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.993    11.765    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.326    12.091 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.091    processor/half_arith_logical[0]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.697 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.697    processor/arith_logical_value[3]
    SLICE_X63Y54         FDRE                                         r  processor/data_path_loop[3].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.506    14.853    processor/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  processor/data_path_loop[3].arith_logical_flop/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)        0.062    15.138    processor/data_path_loop[3].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.697    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[2].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 3.833ns (51.013%)  route 3.681ns (48.987%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.578 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.715     9.294    processor/lower_reg_banks/ADDRA0
    SLICE_X64Y57         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.444 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.972    10.416    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y55         LUT5 (Prop_lut5_I0_O)        0.356    10.772 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.993    11.765    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.326    12.091 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.091    processor/half_arith_logical[0]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.638 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000    12.638    processor/arith_logical_value[2]
    SLICE_X63Y54         FDRE                                         r  processor/data_path_loop[2].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.506    14.853    processor/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  processor/data_path_loop[2].arith_logical_flop/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)        0.062    15.138    processor/data_path_loop[2].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 4.290ns (57.185%)  route 3.212ns (42.815%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.598     5.124    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.578 f  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.634     9.212    processor/move_type_lut/I0
    SLICE_X61Y57         LUT5 (Prop_lut5_I0_O)        0.152     9.364 f  processor/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.848    10.212    processor/pc_mode1_lut/I1
    SLICE_X61Y57         LUT5 (Prop_lut5_I1_O)        0.354    10.566 r  processor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.730    11.296    processor/pc_mode[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.332    11.628 r  processor/address_loop[1].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000    11.628    processor/half_pc[1]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.178 r  processor/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.178    processor/carry_pc[3]
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.292 r  processor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.292    processor/carry_pc[7]
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.626 r  processor/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    12.626    processor/pc_value[9]
    SLICE_X58Y57         FDRE                                         r  processor/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.851    processor/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  processor/address_loop[9].pc_flop/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)        0.062    15.136    processor/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  2.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.594%)  route 0.127ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.476    processor/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  processor/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  processor/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.127     1.744    processor/stack_ram_high/DIB0
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    processor/stack_ram_high/WCLK
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.638    processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 processor/address_loop[2].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.398%)  route 0.128ns (47.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.476    processor/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  processor/address_loop[2].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  processor/address_loop[2].pc_flop/Q
                         net (fo=3, routed)           0.128     1.745    processor/stack_ram_low/DID0
    SLICE_X60Y55         RAMS32                                       r  processor/stack_ram_low/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    processor/stack_ram_low/WCLK
    SLICE_X60Y55         RAMS32                                       r  processor/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X60Y55         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.636    processor/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 processor/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.475    processor/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  processor/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  processor/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.126     1.743    processor/stack_ram_high/DID1
    SLICE_X60Y56         RAMS32                                       r  processor/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    processor/stack_ram_high/WCLK
    SLICE_X60Y56         RAMS32                                       r  processor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X60Y56         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.613    processor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 processor/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_rom/ram_1k_generate.akv7.kcpsm6_rom/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.535%)  route 0.336ns (70.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.475    processor/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  processor/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  processor/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.336     1.953    program_rom/address[11]
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.874     2.006    program_rom/clk_IBUF_BUFG
    RAMB18_X2Y22         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.479     1.527    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.823    program_rom/ram_1k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.790%)  route 0.317ns (69.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.475    processor/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.317     1.933    processor/stack_ram_high/ADDRD0
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    processor/stack_ram_high/WCLK
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.802    processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.790%)  route 0.317ns (69.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.475    processor/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.317     1.933    processor/stack_ram_high/ADDRD0
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    processor/stack_ram_high/WCLK
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.802    processor/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.790%)  route 0.317ns (69.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.475    processor/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.317     1.933    processor/stack_ram_high/ADDRD0
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    processor/stack_ram_high/WCLK
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.802    processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.790%)  route 0.317ns (69.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.475    processor/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.317     1.933    processor/stack_ram_high/ADDRD0
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    processor/stack_ram_high/WCLK
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.802    processor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.790%)  route 0.317ns (69.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.475    processor/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.317     1.933    processor/stack_ram_high/ADDRD0
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    processor/stack_ram_high/WCLK
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.802    processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.790%)  route 0.317ns (69.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.589     1.475    processor/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.317     1.933    processor/stack_ram_high/ADDRD0
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    processor/stack_ram_high/WCLK
    SLICE_X60Y56         RAMD32                                       r  processor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.802    processor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22    program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45    in_port_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45    in_port_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45    in_port_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45    in_port_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y51    in_port_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y51    in_port_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y51    in_port_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y51    in_port_reg[7]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y55    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y55    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y54    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y55    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y55    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 4.284ns (44.312%)  route 5.383ns (55.688%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.147    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          1.685     7.349    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.473 f  disp_mux_0/counter_inst/sseg_0_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.006     8.479    disp_mux_0/counter_inst/sseg_0_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.603 r  disp_mux_0/counter_inst/sseg_0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.693    11.296    sseg_0_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    14.814 r  sseg_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.814    sseg_0[1]
    C5                                                                r  sseg_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.436ns  (logic 4.544ns (48.150%)  route 4.893ns (51.850%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.147    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          1.386     7.051    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.152     7.203 r  disp_mux_0/counter_inst/an_0_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.833     8.036    disp_mux_0/counter_inst/an_0_OBUF[2]
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.348     8.384 r  disp_mux_0/counter_inst/sseg_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.674    11.058    sseg_0_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526    14.583 r  sseg_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.583    sseg_0[0]
    D7                                                                r  sseg_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.126ns  (logic 4.301ns (47.126%)  route 4.825ns (52.874%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.147    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          1.386     7.051    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.175 r  disp_mux_0/counter_inst/an_0_OBUF[2]_inst_i_1/O
                         net (fo=6, routed)           0.746     7.921    disp_mux_0/counter_inst/r_reg_reg[11]_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.045 r  disp_mux_0/counter_inst/sseg_0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.694    10.738    sseg_0_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535    14.273 r  sseg_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.273    sseg_0[4]
    A7                                                                r  sseg_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.286ns (47.119%)  route 4.810ns (52.881%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.147    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          1.386     7.051    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.175 r  disp_mux_0/counter_inst/an_0_OBUF[2]_inst_i_1/O
                         net (fo=6, routed)           0.679     7.854    disp_mux_0/counter_inst/r_reg_reg[11]_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.978 r  disp_mux_0/counter_inst/sseg_0_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.745    10.723    sseg_0_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520    14.242 r  sseg_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.242    sseg_0[6]
    B5                                                                r  sseg_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.870ns  (logic 4.306ns (48.545%)  route 4.564ns (51.455%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.147    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          1.386     7.051    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.175 r  disp_mux_0/counter_inst/an_0_OBUF[2]_inst_i_1/O
                         net (fo=6, routed)           0.689     7.863    disp_mux_0/counter_inst/r_reg_reg[11]_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.987 r  disp_mux_0/counter_inst/sseg_0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.490    10.477    sseg_0_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540    14.017 r  sseg_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.017    sseg_0[3]
    B7                                                                r  sseg_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.669ns  (logic 4.357ns (50.253%)  route 4.313ns (49.747%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.619     5.145    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  out_led_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  out_led_aux_reg[6]/Q
                         net (fo=7, routed)           1.378     6.942    disp_mux_0/counter_inst/Q[6]
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.299     7.241 f  disp_mux_0/counter_inst/sseg_0_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.590     7.831    disp_mux_0/counter_inst/sseg_0_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.955 r  disp_mux_0/counter_inst/sseg_0_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.344    10.300    sseg_0_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    13.814 r  sseg_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.814    sseg_0[5]
    D6                                                                r  sseg_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 4.309ns (50.586%)  route 4.209ns (49.414%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.147    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          1.386     7.051    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.175 r  disp_mux_0/counter_inst/an_0_OBUF[2]_inst_i_1/O
                         net (fo=6, routed)           0.690     7.864    disp_mux_0/counter_inst/r_reg_reg[11]_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.988 r  disp_mux_0/counter_inst/sseg_0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.134    10.122    sseg_0_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.543    13.665 r  sseg_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.665    sseg_0[2]
    A5                                                                r  sseg_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.410ns  (logic 4.428ns (52.654%)  route 3.982ns (47.346%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.147    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          1.386     7.051    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.152     7.203 r  disp_mux_0/counter_inst/an_0_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.596     9.799    an_0_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         3.758    13.557 r  an_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.557    an_0[3]
    A8                                                                r  an_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 4.387ns (53.376%)  route 3.832ns (46.624%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.147    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          1.394     7.059    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.146     7.205 r  disp_mux_0/counter_inst/an_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.439     9.643    an_0_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         3.723    13.366 r  an_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.366    an_0[0]
    D5                                                                r  an_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux_0/counter_inst/r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 4.169ns (51.678%)  route 3.899ns (48.322%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.621     5.147    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  disp_mux_0/counter_inst/r_reg_reg[11]/Q
                         net (fo=13, routed)          1.386     7.051    disp_mux_0/counter_inst/contador[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.175 r  disp_mux_0/counter_inst/an_0_OBUF[2]_inst_i_1/O
                         net (fo=6, routed)           2.513     9.688    an_0_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         3.527    13.215 r  an_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.215    an_0[2]
    C7                                                                r  an_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_led_aux_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 1.362ns (82.922%)  route 0.281ns (17.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.476    clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  out_led_aux_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  out_led_aux_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.281     1.898    out_led_aux_reg[0]_lopt_replica_1
    G1                   OBUF (Prop_obuf_I_O)         1.221     3.119 r  out_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.119    out_led[0]
    G1                                                                r  out_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.387ns (83.182%)  route 0.281ns (16.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.587     1.473    clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  out_led_aux_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  out_led_aux_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.281     1.918    out_led_aux_reg[2]_lopt_replica_1
    F1                   OBUF (Prop_obuf_I_O)         1.223     3.141 r  out_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.141    out_led[2]
    F1                                                                r  out_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.362ns (80.460%)  route 0.331ns (19.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.590     1.476    clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  out_led_aux_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  out_led_aux_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.331     1.948    out_led_aux_reg[1]_lopt_replica_1
    G2                   OBUF (Prop_obuf_I_O)         1.221     3.169 r  out_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.169    out_led[1]
    G2                                                                r  out_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.387ns (80.740%)  route 0.331ns (19.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.587     1.473    clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  out_led_aux_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  out_led_aux_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.331     1.968    out_led_aux_reg[3]_lopt_replica_1
    F2                   OBUF (Prop_obuf_I_O)         1.223     3.191 r  out_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.191    out_led[3]
    F2                                                                r  out_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.361ns (75.960%)  route 0.431ns (24.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.587     1.473    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  out_led_aux_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  out_led_aux_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.431     2.045    out_led_aux_reg[4]_lopt_replica_1
    E1                   OBUF (Prop_obuf_I_O)         1.220     3.266 r  out_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.266    out_led[4]
    E1                                                                r  out_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.387ns (77.266%)  route 0.408ns (22.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.587     1.473    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  out_led_aux_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  out_led_aux_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.408     2.022    out_led_aux_reg[5]_lopt_replica_1
    E2                   OBUF (Prop_obuf_I_O)         1.246     3.268 r  out_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.268    out_led[5]
    E2                                                                r  out_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.413ns (77.290%)  route 0.415ns (22.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.587     1.473    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  out_led_aux_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  out_led_aux_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.415     2.016    out_led_aux_reg[6]_lopt_replica_1
    E3                   OBUF (Prop_obuf_I_O)         1.285     3.301 r  out_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.301    out_led[6]
    E3                                                                r  out_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.398ns (63.912%)  route 0.789ns (36.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.587     1.473    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  out_led_aux_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  out_led_aux_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.789     2.390    out_led_aux_reg[7]_lopt_replica_1
    E5                   OBUF (Prop_obuf_I_O)         1.270     3.660 r  out_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.660    out_led[7]
    E5                                                                r  out_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.453ns (63.019%)  route 0.853ns (36.981%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.587     1.473    clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  out_led_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  out_led_aux_reg[2]/Q
                         net (fo=7, routed)           0.301     1.938    disp_mux_0/counter_inst/Q[2]
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.983 r  disp_mux_0/counter_inst/sseg_0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.535    sseg_0_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.244     3.779 r  sseg_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.779    sseg_0[2]
    A5                                                                r  sseg_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_led_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.405ns (58.178%)  route 1.010ns (41.822%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.587     1.473    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  out_led_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  out_led_aux_reg[5]/Q
                         net (fo=7, routed)           0.226     1.840    disp_mux_0/counter_inst/Q[5]
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.885 r  disp_mux_0/counter_inst/sseg_0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.784     2.669    sseg_0_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         1.219     3.888 r  sseg_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.888    sseg_0[1]
    C5                                                                r  sseg_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_switch[1]
                            (input port)
  Destination:            in_port_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.964ns  (logic 1.606ns (40.514%)  route 2.358ns (59.486%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  in_switch[1] (IN)
                         net (fo=0)                   0.000     0.000    in_switch[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  in_switch_IBUF[1]_inst/O
                         net (fo=1, routed)           2.358     3.812    processor/in_switch_IBUF[1]
    SLICE_X65Y45         LUT3 (Prop_lut3_I1_O)        0.152     3.964 r  processor/in_port[1]_i_1/O
                         net (fo=1, routed)           0.000     3.964    p_0_in[1]
    SLICE_X65Y45         FDRE                                         r  in_port_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.522     4.869    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  in_port_reg[1]/C

Slack:                    inf
  Source:                 in_switch[3]
                            (input port)
  Destination:            in_port_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.776ns  (logic 1.597ns (42.306%)  route 2.178ns (57.694%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  in_switch[3] (IN)
                         net (fo=0)                   0.000     0.000    in_switch[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  in_switch_IBUF[3]_inst/O
                         net (fo=1, routed)           2.178     3.624    processor/in_switch_IBUF[3]
    SLICE_X65Y45         LUT3 (Prop_lut3_I1_O)        0.152     3.776 r  processor/in_port[3]_i_1/O
                         net (fo=1, routed)           0.000     3.776    p_0_in[3]
    SLICE_X65Y45         FDRE                                         r  in_port_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.522     4.869    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  in_port_reg[3]/C

Slack:                    inf
  Source:                 in_switch[2]
                            (input port)
  Destination:            in_port_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.752ns  (logic 1.577ns (42.026%)  route 2.175ns (57.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  in_switch[2] (IN)
                         net (fo=0)                   0.000     0.000    in_switch[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_switch_IBUF[2]_inst/O
                         net (fo=1, routed)           2.175     3.628    processor/in_switch_IBUF[2]
    SLICE_X65Y45         LUT3 (Prop_lut3_I1_O)        0.124     3.752 r  processor/in_port[2]_i_1/O
                         net (fo=1, routed)           0.000     3.752    p_0_in[2]
    SLICE_X65Y45         FDRE                                         r  in_port_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.522     4.869    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  in_port_reg[2]/C

Slack:                    inf
  Source:                 in_switch[0]
                            (input port)
  Destination:            in_port_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.596ns  (logic 1.585ns (44.067%)  route 2.011ns (55.933%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  in_switch[0] (IN)
                         net (fo=0)                   0.000     0.000    in_switch[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  in_switch_IBUF[0]_inst/O
                         net (fo=1, routed)           2.011     3.472    processor/in_switch_IBUF[0]
    SLICE_X65Y45         LUT3 (Prop_lut3_I1_O)        0.124     3.596 r  processor/in_port[0]_i_1/O
                         net (fo=1, routed)           0.000     3.596    p_0_in[0]
    SLICE_X65Y45         FDRE                                         r  in_port_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.522     4.869    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  in_port_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.220ns  (logic 1.580ns (49.083%)  route 1.640ns (50.917%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=15, routed)          1.640     3.096    processor/reset_lut/I4
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     3.220 r  processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     3.220    processor/internal_reset_value
    SLICE_X61Y57         FDRE                                         r  processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504     4.851    processor/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  processor/internal_reset_flop/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.213ns  (logic 1.573ns (48.972%)  route 1.640ns (51.028%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=15, routed)          1.640     3.096    processor/reset_lut/I4
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.117     3.213 r  processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     3.213    processor/run_value
    SLICE_X61Y57         FDRE                                         r  processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504     4.851    processor/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  processor/run_flop/C

Slack:                    inf
  Source:                 in_switch[5]
                            (input port)
  Destination:            in_port_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.138ns  (logic 1.447ns (46.123%)  route 1.691ns (53.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_switch[5] (IN)
                         net (fo=0)                   0.000     0.000    in_switch[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  in_switch_IBUF[5]_inst/O
                         net (fo=1, routed)           1.691     3.138    in_switch_IBUF[5]
    SLICE_X62Y51         FDRE                                         r  in_port_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.507     4.854    clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  in_port_reg[5]/C

Slack:                    inf
  Source:                 in_switch[7]
                            (input port)
  Destination:            in_port_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.129ns  (logic 1.457ns (46.557%)  route 1.672ns (53.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  in_switch[7] (IN)
                         net (fo=0)                   0.000     0.000    in_switch[7]
    P2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  in_switch_IBUF[7]_inst/O
                         net (fo=1, routed)           1.672     3.129    in_switch_IBUF[7]
    SLICE_X65Y51         FDRE                                         r  in_port_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.507     4.854    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  in_port_reg[7]/C

Slack:                    inf
  Source:                 in_switch[6]
                            (input port)
  Destination:            in_port_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.120ns  (logic 1.448ns (46.404%)  route 1.672ns (53.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  in_switch[6] (IN)
                         net (fo=0)                   0.000     0.000    in_switch[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  in_switch_IBUF[6]_inst/O
                         net (fo=1, routed)           1.672     3.120    in_switch_IBUF[6]
    SLICE_X65Y51         FDRE                                         r  in_port_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.507     4.854    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  in_port_reg[6]/C

Slack:                    inf
  Source:                 in_switch[4]
                            (input port)
  Destination:            in_port_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.113ns  (logic 1.456ns (46.763%)  route 1.657ns (53.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  in_switch[4] (IN)
                         net (fo=0)                   0.000     0.000    in_switch[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_switch_IBUF[4]_inst/O
                         net (fo=1, routed)           1.657     3.113    in_switch_IBUF[4]
    SLICE_X62Y51         FDRE                                         r  in_port_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.507     4.854    clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  in_port_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_control[2]
                            (input port)
  Destination:            in_port_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.270ns (41.883%)  route 0.375ns (58.117%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  in_control[2] (IN)
                         net (fo=0)                   0.000     0.000    in_control[2]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  in_control_IBUF[2]_inst/O
                         net (fo=1, routed)           0.375     0.600    processor/in_control_IBUF[2]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.645 r  processor/in_port[2]_i_1/O
                         net (fo=1, routed)           0.000     0.645    p_0_in[2]
    SLICE_X65Y45         FDRE                                         r  in_port_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.868     1.999    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  in_port_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.225ns (33.071%)  route 0.454ns (66.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.454     0.679    disp_mux_0/counter_inst/reset
    SLICE_X64Y60         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y60         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.225ns (33.071%)  route 0.454ns (66.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.454     0.679    disp_mux_0/counter_inst/reset
    SLICE_X64Y60         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y60         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.225ns (33.071%)  route 0.454ns (66.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.454     0.679    disp_mux_0/counter_inst/reset
    SLICE_X64Y60         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y60         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.225ns (33.071%)  route 0.454ns (66.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.454     0.679    disp_mux_0/counter_inst/reset
    SLICE_X64Y60         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y60         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[8]/C

Slack:                    inf
  Source:                 in_control[3]
                            (input port)
  Destination:            in_port_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.261ns (36.602%)  route 0.452ns (63.398%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  in_control[3] (IN)
                         net (fo=0)                   0.000     0.000    in_control[3]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  in_control_IBUF[3]_inst/O
                         net (fo=1, routed)           0.452     0.670    processor/in_control_IBUF[3]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.043     0.713 r  processor/in_port[3]_i_1/O
                         net (fo=1, routed)           0.000     0.713    p_0_in[3]
    SLICE_X65Y45         FDRE                                         r  in_port_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.868     1.999    clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  in_port_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.225ns (31.159%)  route 0.496ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.496     0.721    disp_mux_0/counter_inst/reset
    SLICE_X64Y61         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.225ns (31.159%)  route 0.496ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.496     0.721    disp_mux_0/counter_inst/reset
    SLICE_X64Y61         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.225ns (31.159%)  route 0.496ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.496     0.721    disp_mux_0/counter_inst/reset
    SLICE_X64Y61         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            disp_mux_0/counter_inst/r_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.225ns (31.159%)  route 0.496ns (68.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=15, routed)          0.496     0.721    disp_mux_0/counter_inst/reset
    SLICE_X64Y61         FDCE                                         f  disp_mux_0/counter_inst/r_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.860     1.991    disp_mux_0/counter_inst/clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  disp_mux_0/counter_inst/r_reg_reg[9]/C





