#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 29 08:10:10 2017
# Process ID: 676
# Current directory: C:/Users/hpoup/Desktop/space_invaders
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8652 C:\Users\hpoup\Desktop\space_invaders\space_invaders.xpr
# Log file: C:/Users/hpoup/Desktop/space_invaders/vivado.log
# Journal file: C:/Users/hpoup/Desktop/space_invaders\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hpoup/Desktop/space_invaders/space_invaders.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 772.457 ; gain = 49.996
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Wed Nov 29 08:12:44 2017] Launched synth_2...
Run output will be captured here: C:/Users/hpoup/Desktop/space_invaders/space_invaders.runs/synth_2/runme.log
[Wed Nov 29 08:12:44 2017] Launched impl_2...
Run output will be captured here: C:/Users/hpoup/Desktop/space_invaders/space_invaders.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 772.457 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747270A
set_property PROGRAM.FILE {C:/Users/hpoup/Desktop/space_invaders/space_invaders.runs/impl_2/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/hpoup/Desktop/space_invaders/space_invaders.runs/impl_2/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close [ open C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd w ]
add_files C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd w ]
add_files -fileset sim_1 C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd
update_compile_order -fileset sim_1
set_property top tb_clk_ennemis [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/top_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/charg_memoire.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/gest_ennemis.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
update_compile_order -fileset sim_1
update_ip_catalog
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_ennemis_behav xil_defaultlib.tb_clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis [clk_ennemis_default]
Compiling architecture tb of entity xil_defaultlib.tb_clk_ennemis
Built simulation snapshot tb_clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:11:58 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:11:58 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1054.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_clk_ennemis_behav -key {Behavioral:sim_1:Functional:tb_clk_ennemis} -tclbatch {tb_clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.203 ; gain = 32.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.789 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_ennemis_behav xil_defaultlib.tb_clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis [clk_ennemis_default]
Compiling architecture tb of entity xil_defaultlib.tb_clk_ennemis
Built simulation snapshot tb_clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:12:49 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:12:49 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_clk_ennemis_behav -key {Behavioral:sim_1:Functional:tb_clk_ennemis} -tclbatch {tb_clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run all
add_bp {C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd} 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.789 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
ERROR: [VRFC 10-985] literal 10000000000 exceeds maximum integer value [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:85]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:40]
ERROR: [VRFC 10-317] architecture tb not found in entity tb_clk_ennemis [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:97]
ERROR: [VRFC 10-1504] unit cfg_tb_clk_ennemis ignored due to previous errors [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:96]
INFO: [VRFC 10-240] VHDL file C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
ERROR: [VRFC 10-985] literal 10000000000 exceeds maximum integer value [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:85]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:40]
ERROR: [VRFC 10-317] architecture tb not found in entity tb_clk_ennemis [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:97]
ERROR: [VRFC 10-1504] unit cfg_tb_clk_ennemis ignored due to previous errors [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd:96]
INFO: [VRFC 10-240] VHDL file C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_ennemis_behav xil_defaultlib.tb_clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis [clk_ennemis_default]
Compiling architecture tb of entity xil_defaultlib.tb_clk_ennemis
Built simulation snapshot tb_clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:16:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:16:05 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_clk_ennemis_behav -key {Behavioral:sim_1:Functional:tb_clk_ennemis} -tclbatch {tb_clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:58 ; elapsed = 00:00:51 . Memory (MB): peak = 1099.113 ; gain = 10.324
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.113 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_ennemis_behav xil_defaultlib.tb_clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis [clk_ennemis_default]
Compiling architecture tb of entity xil_defaultlib.tb_clk_ennemis
Built simulation snapshot tb_clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:19:54 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:19:54 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1099.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_clk_ennemis_behav -key {Behavioral:sim_1:Functional:tb_clk_ennemis} -tclbatch {tb_clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1099.113 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1099.113 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
set_property top cfg_tb_clk_ennemis [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
set_property top clk_ennemis [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
update_compile_order -fileset sim_1
update_ip_catalog
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:25:31 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:25:31 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.031 ; gain = 6.918
remove_forces { {/clk_ennemis/clk} }
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1113.285 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:30:44 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:30:44 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.066 ; gain = 0.000
set_property top tb_clk_ennemis [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
update_compile_order -fileset sim_1
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1124.750 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_ennemis_behav xil_defaultlib.tb_clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis [clk_ennemis_default]
Compiling architecture tb of entity xil_defaultlib.tb_clk_ennemis
Built simulation snapshot tb_clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:31:26 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:31:26 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_clk_ennemis_behav -key {Behavioral:sim_1:Functional:tb_clk_ennemis} -tclbatch {tb_clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1124.750 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1124.750 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1124.750 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_ennemis_behav xil_defaultlib.tb_clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis [clk_ennemis_default]
Compiling architecture tb of entity xil_defaultlib.tb_clk_ennemis
Built simulation snapshot tb_clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:33:29 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:33:29 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_clk_ennemis_behav -key {Behavioral:sim_1:Functional:tb_clk_ennemis} -tclbatch {tb_clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1124.750 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.750 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1124.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1124.750 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292747270A
update_ip_catalog
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_ennemis_behav xil_defaultlib.tb_clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis [clk_ennemis_default]
Compiling architecture tb of entity xil_defaultlib.tb_clk_ennemis
Built simulation snapshot tb_clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:54:36 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:54:36 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_clk_ennemis_behav -key {Behavioral:sim_1:Functional:tb_clk_ennemis} -tclbatch {tb_clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1124.750 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1124.750 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1124.750 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_ennemis_behav xil_defaultlib.tb_clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis [clk_ennemis_default]
Compiling architecture tb of entity xil_defaultlib.tb_clk_ennemis
Built simulation snapshot tb_clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 09:56:46 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 09:56:46 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_clk_ennemis_behav -key {Behavioral:sim_1:Functional:tb_clk_ennemis} -tclbatch {tb_clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1124.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sim_1/new/testbench_clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_ennemis_behav xil_defaultlib.tb_clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis [clk_ennemis_default]
Compiling architecture tb of entity xil_defaultlib.tb_clk_ennemis
Built simulation snapshot tb_clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/tb_clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 10:22:09 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 10:22:09 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_clk_ennemis_behav -key {Behavioral:sim_1:Functional:tb_clk_ennemis} -tclbatch {tb_clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1124.750 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.750 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
set_property top clk_ennemis [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 10:24:41 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 10:24:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1124.750 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
step
Stopped at time : 1205 ns : File "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" Line 56
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.750 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 10:29:48 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 10:29:48 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1124.750 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1133.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 10:32:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 10:32:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1133.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 10:34:19 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 10:34:19 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1133.176 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1133.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1133.176 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
ERROR: [VRFC 10-1537] value 2526315 is out of target constraint range 0 downto 9999999 [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit clk_ennemis in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
ERROR: [VRFC 10-1537] value 2526315 is out of target constraint range 0 downto 99999999 [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit clk_ennemis in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
ERROR: [VRFC 10-1537] value 2526315 is out of target constraint range 0 downto 999999999 [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit clk_ennemis in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.168 ; gain = 1.152
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 10:50:56 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1133.176 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 100 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.375 ; gain = 5.180
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 10 ns
run 10 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1141.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:03:50 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:03:50 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.375 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1141.375 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 20 ns
run 45 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1141.375 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/clk_ennemis/reset} -radix hex { 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '': Character '' is not a legal hexadecimal literal for the object's type.
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 30 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.375 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 20 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 30 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.375 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 100 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 30 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.375 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 70 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 30 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1141.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:17:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:17:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.375 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:19:24 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:19:24 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:25:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:25:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.848 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.848 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 190 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:28:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:28:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1142.848 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
step
Stopped at time : 1 us : File "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" Line 56
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.848 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 190 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 45 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal parcours [C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:38:34 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:38:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1142.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:41:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:41:18 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1142.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:42:08 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:42:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1142.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1142.848 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:42:49 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:42:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1142.848 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.848 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 190 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.848 ; gain = 0.000
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:49:09 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:49:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1142.848 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1142.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:50:48 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:50:48 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1142.848 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.848 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 190 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 45 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:54:27 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:54:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:55:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:55:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 11:56:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 11:56:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 12:07:01 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 12:07:01 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1156.902 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.902 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 190 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 45 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 12:10:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 12:10:18 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 12:21:45 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 12:21:45 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1156.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1156.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 12:33:10 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 12:33:10 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1181.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 12:33:51 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 12:33:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.754 ; gain = 0.000
add_force {/clk_ennemis/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/clk_ennemis/reset} -radix hex {0 0ns}
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 200 ns
add_force {/clk_ennemis/reset} -radix hex {1 0ns}
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1181.754 ; gain = 0.000
add_force {/clk_ennemis/increase} -radix hex {1 0ns}
run 190 ns
add_force {/clk_ennemis/increase} -radix hex {0 0ns}
run 45 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.754 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 13:16:19 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 13:16:19 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1181.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1181.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.754 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 13:17:55 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 13:17:55 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1181.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.754 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 13:33:28 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 13:33:28 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1181.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.754 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/tb_clk_ennemis_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_ennemis' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_ennemis_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hpoup/Desktop/space_invaders/space_invaders.srcs/sources_1/new/clk_ennemis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_ennemis
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 1c9be8947fed48fbb9834cec896d2dd0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_ennemis_behav xil_defaultlib.clk_ennemis -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_ennemis
Built simulation snapshot clk_ennemis_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav/xsim.dir/clk_ennemis_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 13:41:38 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 13:41:38 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hpoup/Desktop/space_invaders/space_invaders.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_ennemis_behav -key {Behavioral:sim_1:Functional:clk_ennemis} -tclbatch {clk_ennemis.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source clk_ennemis.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_ennemis_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1181.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.754 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 13:44:04 2017...
