INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_network_top glbl -prj network.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s network -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_axi_s_input_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_16s_32_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_4_w_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_1_w_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_646_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_646_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_164_16_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_164_16_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_3_w_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_2_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_3_w_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_164_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_164_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_4_w_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_2_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/padding2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_11ns_5ns_11s_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12
INFO: [VRFC 10-311] analyzing module network_mac_muladd_11ns_5ns_11s_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_2_b_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_b_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_b_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_6ns_8ns_4ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_6ns_8ns_4ns_12_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module network_mac_muladd_6ns_8ns_4ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_2_w_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_32_16_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_32_16_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mul_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_16s_30_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_8ns_5ns_4ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9
INFO: [VRFC 10-311] analyzing module network_mac_muladd_8ns_5ns_4ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_4ns_7ns_7s_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7
INFO: [VRFC 10-311] analyzing module network_mac_muladd_4ns_7ns_7s_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_1287_16_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_1287_16_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_3_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_4_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_2_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_1_b_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_b_1_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_b_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_sig_buffer_user_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_sig_buffer_user_V_ram
INFO: [VRFC 10-311] analyzing module network_sig_buffer_user_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/depthwise_conv2d_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mul_mul_11ns_5ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_11ns_5ns_14_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module network_mul_mul_11ns_5ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_5ns_7ns_4ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_5ns_7ns_4ns_11_1_1_DSP48_6
INFO: [VRFC 10-311] analyzing module network_mac_muladd_5ns_7ns_4ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_MemBank_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_B_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/max_pooling2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_MemBank_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_A_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/depthwise_conv2d_fix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_6ns_9ns_5ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_6ns_9ns_5ns_14_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module network_mac_muladd_6ns_9ns_5ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_32_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_32_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_SeparableConv2D_0_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mul_mul_10ns_5ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_10ns_5ns_15_1_1_DSP48_8
INFO: [VRFC 10-311] analyzing module network_mul_mul_10ns_5ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_1_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_1287_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_1287_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_5ns_9ns_9s_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module network_mac_muladd_5ns_9ns_9s_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/depthwise_conv2d_fix_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_axi_s_output_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_9ns_6ns_5ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_9ns_6ns_5ns_14_1_1_DSP48_10
INFO: [VRFC 10-311] analyzing module network_mac_muladd_9ns_6ns_5ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/up_sampling2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_sampling2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_MemBank_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_Out_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_Out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_2_w_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_2_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_4ns_9ns_9s_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11
INFO: [VRFC 10-311] analyzing module network_mac_muladd_4ns_9ns_9s_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_1_w_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_2_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_sig_buffer_keep_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_sig_buffer_keep_V_ram
INFO: [VRFC 10-311] analyzing module network_sig_buffer_keep_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_network_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.network_SeparableConv2D_1_b_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_1_b_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_2_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_2(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_s(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_2_b_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_2_b_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_2_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_2(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_s(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_2_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_2(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_s(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_2_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_2(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_1_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_1(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_s(Da...
Compiling module xil_defaultlib.network_AXILiteS_s_axi
Compiling module xil_defaultlib.network_MemBank_A_ram
Compiling module xil_defaultlib.network_MemBank_A(DataWidth=16,A...
Compiling module xil_defaultlib.network_MemBank_B_ram
Compiling module xil_defaultlib.network_MemBank_B(DataWidth=16,A...
Compiling module xil_defaultlib.network_MemBank_Out_ram
Compiling module xil_defaultlib.network_MemBank_Out(DataWidth=16...
Compiling module xil_defaultlib.network_sig_buffer_keep_V_ram
Compiling module xil_defaultlib.network_sig_buffer_keep_V(DataWi...
Compiling module xil_defaultlib.network_sig_buffer_user_V_ram
Compiling module xil_defaultlib.network_sig_buffer_user_V(DataWi...
Compiling module xil_defaultlib.network_mux_32_16_1_1_x(ID=1,din...
Compiling module xil_defaultlib.network_mul_mul_16s_16s_30_1_1_D...
Compiling module xil_defaultlib.network_mul_mul_16s_16s_30_1_1(I...
Compiling module xil_defaultlib.network_mac_muladd_6ns_9ns_5ns_1...
Compiling module xil_defaultlib.network_mac_muladd_6ns_9ns_5ns_1...
Compiling module xil_defaultlib.depthwise_conv2d_fix_2
Compiling module xil_defaultlib.network_mac_muladd_5ns_7ns_4ns_1...
Compiling module xil_defaultlib.network_mac_muladd_5ns_7ns_4ns_1...
Compiling module xil_defaultlib.depthwise_conv2d_fix_1
Compiling module xil_defaultlib.network_mux_32_16_1_1(ID=1,din0_...
Compiling module xil_defaultlib.depthwise_conv2d_fix
Compiling module xil_defaultlib.padding2d_fix16
Compiling module xil_defaultlib.network_mac_muladd_6ns_8ns_4ns_1...
Compiling module xil_defaultlib.network_mac_muladd_6ns_8ns_4ns_1...
Compiling module xil_defaultlib.max_pooling2d_fix16
Compiling module xil_defaultlib.network_mux_164_16_1_1_x(ID=1,di...
Compiling module xil_defaultlib.network_mac_muladd_11ns_5ns_11s_...
Compiling module xil_defaultlib.network_mac_muladd_11ns_5ns_11s_...
Compiling module xil_defaultlib.network_mul_mul_16s_16s_32_1_1_D...
Compiling module xil_defaultlib.network_mul_mul_16s_16s_32_1_1(I...
Compiling module xil_defaultlib.pointwise_conv2d_fix_4
Compiling module xil_defaultlib.pointwise_conv2d_fix_1_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_1_Separable...
Compiling module xil_defaultlib.network_mux_1287_16_1_1(ID=1,din...
Compiling module xil_defaultlib.network_mac_muladd_5ns_9ns_9s_13...
Compiling module xil_defaultlib.network_mac_muladd_5ns_9ns_9s_13...
Compiling module xil_defaultlib.pointwise_conv2d_fix_1
Compiling module xil_defaultlib.pointwise_conv2d_fix_3_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_3_Separable...
Compiling module xil_defaultlib.network_mux_1287_16_1_1_x(ID=1,d...
Compiling module xil_defaultlib.network_mac_muladd_4ns_9ns_9s_12...
Compiling module xil_defaultlib.network_mac_muladd_4ns_9ns_9s_12...
Compiling module xil_defaultlib.pointwise_conv2d_fix_3
Compiling module xil_defaultlib.pointwise_conv2d_fix_2_Separable...
Compiling module xil_defaultlib.pointwise_conv2d_fix_2_Separable...
Compiling module xil_defaultlib.network_mux_646_16_1_1(ID=1,din0...
Compiling module xil_defaultlib.network_mac_muladd_4ns_7ns_7s_10...
Compiling module xil_defaultlib.network_mac_muladd_4ns_7ns_7s_10...
Compiling module xil_defaultlib.pointwise_conv2d_fix_2
Compiling module xil_defaultlib.pointwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.pointwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.network_mux_164_16_1_1(ID=1,din0...
Compiling module xil_defaultlib.network_mul_mul_11ns_5ns_14_1_1_...
Compiling module xil_defaultlib.network_mul_mul_11ns_5ns_14_1_1(...
Compiling module xil_defaultlib.pointwise_conv2d_fix
Compiling module xil_defaultlib.network_mul_mul_10ns_5ns_15_1_1_...
Compiling module xil_defaultlib.network_mul_mul_10ns_5ns_15_1_1(...
Compiling module xil_defaultlib.network_mac_muladd_8ns_5ns_4ns_1...
Compiling module xil_defaultlib.network_mac_muladd_8ns_5ns_4ns_1...
Compiling module xil_defaultlib.network_mac_muladd_9ns_6ns_5ns_1...
Compiling module xil_defaultlib.network_mac_muladd_9ns_6ns_5ns_1...
Compiling module xil_defaultlib.up_sampling2d_fix16
Compiling module xil_defaultlib.network
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_input_data
Compiling module xil_defaultlib.AESL_axi_s_output_data
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_network_top
Compiling module work.glbl
Built simulation snapshot network
