Index: u-boot-2025.01/arch/arm/mach-sunxi/board.c
===================================================================
--- u-boot-2025.01.orig/arch/arm/mach-sunxi/board.c
+++ u-boot-2025.01/arch/arm/mach-sunxi/board.c
@@ -459,6 +459,38 @@ u32 spl_mmc_boot_mode(struct mmc *mmc, c
 
 void board_init_f(ulong dummy)
 {
+	/* --- T113-i 24MHz BOOT DEBUG --- */
+	{
+		volatile unsigned int *ccu_gate = (volatile unsigned int *)0x0200190C;
+		volatile unsigned int *pc_cfg  = (volatile unsigned int *)0x02000060;
+		volatile unsigned int *pc_dat  = (volatile unsigned int *)0x02000070;
+		volatile unsigned int *pg_cfg2 = (volatile unsigned int *)0x020000E0;
+
+		/* UART0 Registers (Base: 0x02500000) */
+		volatile unsigned int *uart_rbr_thr_dll = (volatile unsigned int *)0x02500000;
+		volatile unsigned int *uart_dlh = (volatile unsigned int *)0x02500004;
+		volatile unsigned int *uart_fcr = (volatile unsigned int *)0x02500008;
+		volatile unsigned int *uart_lcr = (volatile unsigned int *)0x0250000C;
+
+		/* 1. Clocks & LED */
+		*ccu_gate = 0x00010001;
+		*pc_cfg = (*pc_cfg & ~0xF) | 1;
+		*pc_dat |= 1;
+
+		/* 2. PG17/18 -> Function 7 */
+		*pg_cfg2 = (*pg_cfg2 & ~(0xFF << 4)) | (0x77 << 4);
+
+		/* 3. Raw UART Init (24MHz -> 115200 baud) */
+		/* Divisor = 24M / (16 * 115200) = 13.02 -> 13 (0x0D) */
+		*uart_lcr = 0x83;  /* Enable DLAB */
+		*uart_rbr_thr_dll = 13; /* DLL = 13 */
+		*uart_dlh = 0;
+		*uart_lcr = 0x03;  /* 8n1, Disable DLAB */
+		*uart_fcr = 0x07;  /* Enable FIFO */
+
+		/* 4. Send Character '!' */
+		*uart_rbr_thr_dll = 0x21; /* ASCII '!' */
+	}
 	sunxi_sram_init();
 
 	/* Enable non-secure access to some peripherals */
