\hypertarget{_r_c_c__int_8h}{}\doxysection{R\+C\+C\+\_\+int.\+h File Reference}
\label{_r_c_c__int_8h}\index{RCC\_int.h@{RCC\_int.h}}


The interface file (should be included in any file using R\+CC A\+P\+Is)  


{\ttfamily \#include \char`\"{}../\+L\+I\+B/\+S\+T\+D\+\_\+types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}../\+L\+I\+B/\+B\+I\+T\+\_\+math.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}../\+L\+I\+B/\+A\+S\+S\+E\+R\+T.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___sys_clk_cfg__t}{R\+C\+C\+\_\+\+Sys\+Clk\+Cfg\+\_\+t}}
\begin{DoxyCompactList}\small\item\em System configuration Structure. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___bus_config__t}{R\+C\+C\+\_\+\+Bus\+Config\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Buses Prescaler configuration structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{_r_c_c__int_8h_a7328e77ae8c1745187a00f8a3a3666e0}\label{_r_c_c__int_8h_a7328e77ae8c1745187a00f8a3a3666e0}} 
\#define {\bfseries R\+C\+C\+\_\+\+D\+E\+F\+A\+U\+LT}~0x00
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bc}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+t}} \{ \newline
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca81afe14f7699d433bb8c35c954bd0410}{P\+L\+L\+\_\+\+N\+O\+NE}} = 0x00, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca54ac3a5abfa244b85713bf8097dfea79}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+2}} = 0x01, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca1d6bed0fa5a7acd30f449b12ac8a50fa}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+3}} = 0x02, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcac18a9f67a174791f32dc6f46674c7bb3}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+4}} = 0x03, 
\newline
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca2171c5eccc1703568091ca654dc8255e}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+5}} = 0x04, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcafeb5affcbaeb7db1bd45d677611a4aee}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+6}} = 0x05, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcaa8789d37fe6a4aa8fd0ef92352bf664a}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+7}} = 0x06, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca7f30eef3e6afc788c1db929d3ab6bd0e}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+8}} = 0x07, 
\newline
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca23c9c25ba0b6a0dc1363eaa510e2eb67}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+9}} = 0x08, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca886b347da978bc1401feca3887dccaa9}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+10}} = 0x09, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcaf3875ef615f1d5039ccdef67f5c7c9ac}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+11}} = 0x0A, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcab622a349cc1857e9f202597629341013}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+12}} = 0x0B, 
\newline
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca07f10cdd93ae1d28b2e8b354372f7e18}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+13}} = 0x0C, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca8b3a1f8d1ef887bc824a04fcafb30054}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+14}} = 0x0D, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca4a2ed5772af92b5742cc7b063cf51ec4}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+15}} = 0x0E, 
\mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca5e725563e404b54ee07ef306c5e31715}{P\+L\+L\+\_\+\+M\+U\+L\+\_\+16}} = 0x0F
 \}
\begin{DoxyCompactList}\small\item\em P\+LL Multiplication factors. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cb}{R\+C\+C\+\_\+\+Clk\+Src\+\_\+t}} \{ \newline
\mbox{\hyperlink{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba1876e08e92a9ea07faac183d918ac1fc}{R\+C\+C\+\_\+\+H\+SI}} = 0x00, 
\mbox{\hyperlink{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cbaa72a0e027ef7492439824d675d4a2fb4}{R\+C\+C\+\_\+\+H\+SE}} = 0x\+CF, 
\mbox{\hyperlink{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba22e83d28bc0bbbbff7cd042cafb4d809}{R\+C\+C\+\_\+\+H\+S\+I\+\_\+2}} = 0x9F, 
\mbox{\hyperlink{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba2974391c07a9eeb0c3a714ebe9732d8e}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+2}} = 0x\+F9, 
\newline
\mbox{\hyperlink{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba9fa2e11f9c05b8397f0cabe907b44659}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+P\+YP}} = 0x\+E7, 
\mbox{\hyperlink{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba87139360d7d1e286ce1c3f7c82b18c06}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+P\+Y\+P\+\_\+2}} = 0x7E
 \}
\begin{DoxyCompactList}\small\item\em system clock used. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1}{R\+C\+C\+\_\+\+C\+S\+S\+\_\+t}} \{ \mbox{\hyperlink{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1a6511ac731b8efad24c717059dff84a00}{R\+C\+C\+\_\+\+C\+S\+S\+\_\+\+ON}} = 0x01, 
\mbox{\hyperlink{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1a0a6b5c5e2d3b0f6ad636f7854b609fd7}{R\+C\+C\+\_\+\+C\+S\+S\+\_\+\+O\+FF}} = 0x00
 \}
\begin{DoxyCompactList}\small\item\em Clock Security configurations. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9}{R\+C\+C\+\_\+\+Bus\+\_\+t}} \{ \mbox{\hyperlink{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9a402946f16a9c1022f209ede5060783f0}{A\+HB}} = 0x00, 
\mbox{\hyperlink{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9a0a7928dc21633f8cf78bf136bda6fe45}{A\+P\+B1}} = 0x\+CF, 
\mbox{\hyperlink{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9adfa21a626736aaaec7b1b077ebf3180b}{A\+P\+B2}} = 0x\+FC
 \}
\begin{DoxyCompactList}\small\item\em Internal Busses. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486}{R\+C\+C\+\_\+\+Bus\+Pre\+\_\+t}} \{ \newline
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a0d3ea1773a2bd409fc17a6163719464e}{B\+U\+S\+\_\+\+A\+H\+B\+\_\+\+N\+O\+NE}} = 0x08, 
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a6f072ae4117b2207cf2230c0ce46e375}{B\+U\+S\+\_\+\+A\+P\+B\+\_\+\+N\+O\+NE}} = 0x04, 
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a0f3c185638ecbcc9587c8ec95555b518}{B\+U\+S\+\_\+\+D\+I\+V\+\_\+2}} = 0x00, 
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486ab7f6f70ba25fc7316962728a6d2603ce}{B\+U\+S\+\_\+\+D\+I\+V\+\_\+4}} = 0x01, 
\newline
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486ac815d7a285bb1b5054af8638cd0ce19b}{B\+U\+S\+\_\+\+D\+I\+V\+\_\+8}} = 0x02, 
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486ad70c3a58b09fb4e44c9bc2092c3d0e11}{B\+U\+S\+\_\+\+D\+I\+V\+\_\+16}} = 0x03, 
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a12dcf416373f3b6624938daacf090355}{B\+U\+S\+\_\+\+D\+I\+V\+\_\+64}} = 0x04, 
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a23d85f565f988dc0d5dd19acaa0a1c97}{B\+U\+S\+\_\+\+D\+I\+V\+\_\+128}} = 0x05, 
\newline
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a92282d276795aa5fe8252fcf950832ef}{B\+U\+S\+\_\+\+D\+I\+V\+\_\+256}} = 0x06, 
\mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a76e17fb3d81acc043cedf1807ba0a878}{B\+U\+S\+\_\+\+D\+I\+V\+\_\+512}} = 0x07
 \}
\begin{DoxyCompactList}\small\item\em Buses Prescaler. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}} \{ \newline
\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a7606466e7b38d4e2e2cc7da8e6f6e184}{R\+C\+C\+\_\+\+C\+S\+S\+\_\+\+I\+NT}} = 0x07, 
\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a72d387f5dd6a1f8a841c70bcdc663001}{R\+C\+C\+\_\+\+P\+L\+L\+R\+D\+Y\+\_\+\+I\+NT}} = 0x04, 
\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a6a168aa8e1bbe2372fd5fac2ba80e31a}{R\+C\+C\+\_\+\+H\+S\+E\+R\+D\+Y\+\_\+\+I\+NT}} = 0x03, 
\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a9b1bcd4486086efb617b6fa7ec66e2f9}{R\+C\+C\+\_\+\+H\+S\+I\+R\+D\+Y\+\_\+\+I\+NT}} = 0x02, 
\newline
\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282ad67aa12f7e846fcd6f1d5971b5f85281}{R\+C\+C\+\_\+\+L\+S\+E\+R\+D\+Y\+\_\+\+I\+NT}} = 0x01, 
\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a88adb2a7851883d009003e8989ce1ea6}{R\+C\+C\+\_\+\+L\+S\+I\+R\+D\+Y\+\_\+\+I\+NT}} = 0x00
 \}
\begin{DoxyCompactList}\small\item\em R\+CC interrupt signals I\+Ds. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73}{R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+t}} \{ \newline
\mbox{\hyperlink{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73aecd3b919633e33ee0c1e518fcbd4d4c7}{R\+C\+C\+\_\+\+N\+O\+\_\+\+C\+L\+K\+\_\+\+O\+UT}} = 0x04, 
\mbox{\hyperlink{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73a875ff5ad1e359ea849223be12a239b05}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+O\+UT}} = 0x00, 
\mbox{\hyperlink{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73a66db78637a881cbb8920673ef2d66d7b}{R\+C\+C\+\_\+\+H\+S\+I\+\_\+\+O\+UT}} = 0x01, 
\mbox{\hyperlink{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73ac18c888ea25d3dca7a69842fdc66ceb4}{R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+O\+UT}} = 0x02, 
\newline
\mbox{\hyperlink{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73aa4f6e04ebb6ff5a3ccb4f16c13e3eb9d}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+D\+I\+V2\+\_\+\+O\+UT}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em Microcintroller Clock Output (50 M\+Hz M\+AX) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{_r_c_c__int_8h_a20e0d283cef6e79a21dede295b8b2d5b}\label{_r_c_c__int_8h_a20e0d283cef6e79a21dede295b8b2d5b}} 
enum \mbox{\hyperlink{_r_c_c__int_8h_a20e0d283cef6e79a21dede295b8b2d5b}{R\+C\+C\+\_\+\+Preph\+\_\+t}} \{ \newline
{\bfseries A\+H\+B\+\_\+\+M\+IN} = 0x00, 
{\bfseries A\+H\+B\+\_\+\+M\+AX} = 0x1F, 
{\bfseries A\+P\+B2\+\_\+\+M\+IN} = 0X20, 
{\bfseries A\+P\+B2\+\_\+\+M\+AX} = 0x3F, 
\newline
{\bfseries A\+P\+B1\+\_\+\+M\+IN} = 0x40, 
{\bfseries A\+P\+B1\+\_\+\+M\+AX} = 0x5F, 
{\bfseries R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+DX} = 0, 
{\bfseries R\+C\+C\+\_\+\+D\+M\+A2\+\_\+\+I\+DX} = 1, 
\newline
{\bfseries R\+C\+C\+\_\+\+S\+R\+A\+M\+\_\+\+I\+DX} = 2, 
{\bfseries R\+C\+C\+\_\+\+F\+L\+I\+T\+F\+\_\+\+I\+DX} = 4, 
{\bfseries R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+DX} = 6, 
{\bfseries R\+C\+C\+\_\+\+F\+S\+M\+C\+\_\+\+I\+DX} = 8, 
\newline
{\bfseries R\+C\+C\+\_\+\+S\+D\+I\+O\+\_\+\+I\+DX} = 10, 
{\bfseries R\+C\+C\+\_\+\+A\+F\+I\+O\+\_\+\+I\+DX} = 32, 
{\bfseries R\+C\+C\+\_\+\+I\+O\+P\+A\+\_\+\+I\+DX} = 34, 
{\bfseries R\+C\+C\+\_\+\+I\+O\+P\+B\+\_\+\+I\+DX} = 35, 
\newline
{\bfseries R\+C\+C\+\_\+\+I\+O\+P\+C\+\_\+\+I\+DX} = 36, 
{\bfseries R\+C\+C\+\_\+\+I\+O\+P\+D\+\_\+\+I\+DX} = 37, 
{\bfseries R\+C\+C\+\_\+\+I\+O\+P\+E\+\_\+\+I\+DX} = 38, 
{\bfseries R\+C\+C\+\_\+\+I\+O\+P\+F\+\_\+\+I\+DX} = 39, 
\newline
{\bfseries R\+C\+C\+\_\+\+I\+O\+P\+G\+\_\+\+I\+DX} = 40, 
{\bfseries R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+DX} = 41, 
{\bfseries R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+I\+DX} = 42, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+DX} = 43, 
\newline
{\bfseries R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+DX} = 44, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+I\+DX} = 45, 
{\bfseries R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+DX} = 46, 
{\bfseries R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+I\+DX} = 47, 
\newline
{\bfseries R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+DX} = 51, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+I\+DX} = 52, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+DX} = 53, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+I\+DX} = 64, 
\newline
{\bfseries R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+I\+DX} = 65, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+I\+DX} = 66, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+I\+DX} = 67, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+I\+DX} = 68, 
\newline
{\bfseries R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+I\+DX} = 69, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+I\+DX} = 70, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+I\+DX} = 71, 
{\bfseries R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+I\+DX} = 72, 
\newline
{\bfseries R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+I\+DX} = 75, 
{\bfseries R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+I\+DX} = 78, 
{\bfseries R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+I\+DX} = 79, 
{\bfseries R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+I\+DX} = 81, 
\newline
{\bfseries R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+I\+DX} = 82, 
{\bfseries R\+C\+C\+\_\+\+U\+S\+A\+R\+T4\+\_\+\+I\+DX} = 83, 
{\bfseries R\+C\+C\+\_\+\+U\+S\+A\+R\+T5\+\_\+\+I\+DX} = 84, 
{\bfseries R\+C\+C\+\_\+\+I2\+C1\+\_\+\+I\+DX} = 85, 
\newline
{\bfseries R\+C\+C\+\_\+\+I2\+C2\+\_\+\+I\+DX} = 86, 
{\bfseries R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+I\+DX} = 87, 
{\bfseries R\+C\+C\+\_\+\+C\+A\+N\+\_\+\+I\+DX} = 89, 
{\bfseries R\+C\+C\+\_\+\+B\+K\+P\+\_\+\+I\+DX} = 91, 
\newline
{\bfseries R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+I\+DX} = 92, 
{\bfseries R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+I\+DX} = 93
 \}
\begin{DoxyCompactList}\small\item\em R\+CC controlled peripherals. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
Error\+\_\+t \mbox{\hyperlink{_r_c_c__int_8h_a2a9dd36179ec608e21ac5f12bca1b37c}{R\+C\+C\+\_\+\+Error\+Set\+System\+Clock}} (\mbox{\hyperlink{struct_r_c_c___sys_clk_cfg__t}{R\+C\+C\+\_\+\+Sys\+Clk\+Cfg\+\_\+t}} $\ast$R\+C\+C\+\_\+\+Sys\+Clk\+Cfg\+\_\+ptr)
\begin{DoxyCompactList}\small\item\em configures the P\+LL and system clock if H\+SI is not chosen as System clock. \end{DoxyCompactList}\item 
Error\+\_\+t \mbox{\hyperlink{_r_c_c__int_8h_a622fe2ee3f6a50138f5866966eb0902d}{R\+C\+C\+\_\+\+Error\+Enable\+Peripheral}} (\mbox{\hyperlink{_r_c_c__int_8h_a20e0d283cef6e79a21dede295b8b2d5b}{R\+C\+C\+\_\+\+Preph\+\_\+t}} R\+C\+C\+\_\+\+Preph\+\_\+cpy)
\begin{DoxyCompactList}\small\item\em Cotrol peripherals clock (Enable). \end{DoxyCompactList}\item 
Error\+\_\+t \mbox{\hyperlink{_r_c_c__int_8h_aa41cadcc4b17da298b054ae5a345bae0}{R\+C\+C\+\_\+\+Error\+Disable\+Peripheral}} (\mbox{\hyperlink{_r_c_c__int_8h_a20e0d283cef6e79a21dede295b8b2d5b}{R\+C\+C\+\_\+\+Preph\+\_\+t}} R\+C\+C\+\_\+\+Preph\+\_\+cpy)
\begin{DoxyCompactList}\small\item\em Cotrol peripherals clock (Disable). \end{DoxyCompactList}\item 
Error\+\_\+t \mbox{\hyperlink{_r_c_c__int_8h_a70c0394a7fa8b7defac469cddd8dad66}{R\+C\+C\+\_\+\+Error\+Reset\+Peripheral}} (\mbox{\hyperlink{_r_c_c__int_8h_a20e0d283cef6e79a21dede295b8b2d5b}{R\+C\+C\+\_\+\+Preph\+\_\+t}} R\+C\+C\+\_\+\+Preph\+\_\+cpy)
\begin{DoxyCompactList}\small\item\em Reset peripherals configurations. \end{DoxyCompactList}\item 
Error\+\_\+t \mbox{\hyperlink{_r_c_c__int_8h_a53ff8d56abc530026f71454209faa791}{R\+C\+C\+\_\+\+Error\+Set\+Bus\+Prescaler}} (\mbox{\hyperlink{struct_r_c_c___bus_config__t}{R\+C\+C\+\_\+\+Bus\+Config\+\_\+t}} $\ast$R\+C\+C\+\_\+\+Bus\+Config\+\_\+ptr)
\begin{DoxyCompactList}\small\item\em Configure Buses Prescalers. \end{DoxyCompactList}\item 
Error\+\_\+t \mbox{\hyperlink{_r_c_c__int_8h_a95e5e13ac42382ad5b5b38981fa83c6c}{R\+C\+C\+\_\+\+Error\+Enable\+Interrupt}} (\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}} R\+C\+C\+\_\+\+Int\+\_\+cpy)
\begin{DoxyCompactList}\small\item\em Control R\+CC Interrupts (Enable) \end{DoxyCompactList}\item 
Error\+\_\+t \mbox{\hyperlink{_r_c_c__int_8h_ab6e0baaee24d5070961de358d81190b4}{R\+C\+C\+\_\+\+Error\+Disable\+Interrupt}} (\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}} R\+C\+C\+\_\+\+Int\+\_\+cpy)
\begin{DoxyCompactList}\small\item\em Control R\+CC Interrupts (Disable) \end{DoxyCompactList}\item 
Error\+\_\+t \mbox{\hyperlink{_r_c_c__int_8h_ac58799af5c859c30888c02f641981a8a}{R\+C\+C\+\_\+\+Error\+Clear\+Flag}} (\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}} R\+C\+C\+\_\+\+Int\+\_\+cpy)
\begin{DoxyCompactList}\small\item\em Clear R\+CC Interrupt flags. \end{DoxyCompactList}\item 
uint\+\_\+8 \mbox{\hyperlink{_r_c_c__int_8h_a8627d0604c39128c6207edcbbd7465ec}{R\+C\+C\+\_\+uint\+\_\+8\+Read\+Flag}} (\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}} R\+C\+C\+\_\+\+Int\+\_\+cpy)
\begin{DoxyCompactList}\small\item\em Read R\+CC interrupt flags. \end{DoxyCompactList}\item 
Error\+\_\+t \mbox{\hyperlink{_r_c_c__int_8h_ab5e40b86234e0eb1c8fa64944bc62a10}{R\+C\+C\+\_\+\+Error\+Set\+Clock\+Out}} (\mbox{\hyperlink{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73}{R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+t}} R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+cpy)
\begin{DoxyCompactList}\small\item\em Set the Microcontroller Clock Output. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
The interface file (should be included in any file using R\+CC A\+P\+Is) 

\begin{DoxyAuthor}{Author}
Ragab R. Elkattawy (\href{mailto:r.elkattawy@gmail.com}{\texttt{ r.\+elkattawy@gmail.\+com}}) 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
0.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
10-\/26-\/2020
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Ragab Elkattawy (c) 2020 
\end{DoxyCopyright}


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9}\label{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_Bus\_t@{RCC\_Bus\_t}}
\index{RCC\_Bus\_t@{RCC\_Bus\_t}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_Bus\_t}{RCC\_Bus\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9}{R\+C\+C\+\_\+\+Bus\+\_\+t}}}



Internal Busses. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{AHB@{AHB}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!AHB@{AHB}}}\mbox{\Hypertarget{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9a402946f16a9c1022f209ede5060783f0}\label{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9a402946f16a9c1022f209ede5060783f0}} 
A\+HB&Advanced High Performance B\+US \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{APB1@{APB1}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!APB1@{APB1}}}\mbox{\Hypertarget{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9a0a7928dc21633f8cf78bf136bda6fe45}\label{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9a0a7928dc21633f8cf78bf136bda6fe45}} 
A\+P\+B1&Advanced Peripheral Bus 1 (L\+OW S\+P\+E\+ED 36 M\+Hz M\+AX) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{APB2@{APB2}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!APB2@{APB2}}}\mbox{\Hypertarget{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9adfa21a626736aaaec7b1b077ebf3180b}\label{_r_c_c__int_8h_ac26a8c2d714a81c488296fc191f1c4b9adfa21a626736aaaec7b1b077ebf3180b}} 
A\+P\+B2&Advanced Peripheral Bus 2 \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_BusPre\_t@{RCC\_BusPre\_t}}
\index{RCC\_BusPre\_t@{RCC\_BusPre\_t}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_BusPre\_t}{RCC\_BusPre\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486}{R\+C\+C\+\_\+\+Bus\+Pre\+\_\+t}}}



Buses Prescaler. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_AHB\_NONE@{BUS\_AHB\_NONE}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_AHB\_NONE@{BUS\_AHB\_NONE}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a0d3ea1773a2bd409fc17a6163719464e}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a0d3ea1773a2bd409fc17a6163719464e}} 
B\+U\+S\+\_\+\+A\+H\+B\+\_\+\+N\+O\+NE&A\+HB Has No prescaler \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_APB\_NONE@{BUS\_APB\_NONE}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_APB\_NONE@{BUS\_APB\_NONE}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a6f072ae4117b2207cf2230c0ce46e375}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a6f072ae4117b2207cf2230c0ce46e375}} 
B\+U\+S\+\_\+\+A\+P\+B\+\_\+\+N\+O\+NE&A\+P\+Bx has no Prescaler \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_DIV\_2@{BUS\_DIV\_2}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_DIV\_2@{BUS\_DIV\_2}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a0f3c185638ecbcc9587c8ec95555b518}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a0f3c185638ecbcc9587c8ec95555b518}} 
B\+U\+S\+\_\+\+D\+I\+V\+\_\+2&Divide feeding clock by 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_DIV\_4@{BUS\_DIV\_4}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_DIV\_4@{BUS\_DIV\_4}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486ab7f6f70ba25fc7316962728a6d2603ce}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486ab7f6f70ba25fc7316962728a6d2603ce}} 
B\+U\+S\+\_\+\+D\+I\+V\+\_\+4&Divide feeding clock by 4 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_DIV\_8@{BUS\_DIV\_8}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_DIV\_8@{BUS\_DIV\_8}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486ac815d7a285bb1b5054af8638cd0ce19b}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486ac815d7a285bb1b5054af8638cd0ce19b}} 
B\+U\+S\+\_\+\+D\+I\+V\+\_\+8&Divide feeding clock by 8 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_DIV\_16@{BUS\_DIV\_16}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_DIV\_16@{BUS\_DIV\_16}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486ad70c3a58b09fb4e44c9bc2092c3d0e11}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486ad70c3a58b09fb4e44c9bc2092c3d0e11}} 
B\+U\+S\+\_\+\+D\+I\+V\+\_\+16&Divide feeding clock by 16 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_DIV\_64@{BUS\_DIV\_64}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_DIV\_64@{BUS\_DIV\_64}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a12dcf416373f3b6624938daacf090355}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a12dcf416373f3b6624938daacf090355}} 
B\+U\+S\+\_\+\+D\+I\+V\+\_\+64&Divide feeding clock by 64 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_DIV\_128@{BUS\_DIV\_128}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_DIV\_128@{BUS\_DIV\_128}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a23d85f565f988dc0d5dd19acaa0a1c97}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a23d85f565f988dc0d5dd19acaa0a1c97}} 
B\+U\+S\+\_\+\+D\+I\+V\+\_\+128&Divide feeding clock by 128 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_DIV\_256@{BUS\_DIV\_256}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_DIV\_256@{BUS\_DIV\_256}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a92282d276795aa5fe8252fcf950832ef}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a92282d276795aa5fe8252fcf950832ef}} 
B\+U\+S\+\_\+\+D\+I\+V\+\_\+256&Divide feeding clock by 256 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BUS\_DIV\_512@{BUS\_DIV\_512}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!BUS\_DIV\_512@{BUS\_DIV\_512}}}\mbox{\Hypertarget{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a76e17fb3d81acc043cedf1807ba0a878}\label{_r_c_c__int_8h_aef7aca7ad3182ff4e7f8f5fa95e5e486a76e17fb3d81acc043cedf1807ba0a878}} 
B\+U\+S\+\_\+\+D\+I\+V\+\_\+512&Divide feeding clock by 512 \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73}\label{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_CLKOUT\_t@{RCC\_CLKOUT\_t}}
\index{RCC\_CLKOUT\_t@{RCC\_CLKOUT\_t}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CLKOUT\_t}{RCC\_CLKOUT\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73}{R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+t}}}



Microcintroller Clock Output (50 M\+Hz M\+AX) 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_NO\_CLK\_OUT@{RCC\_NO\_CLK\_OUT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_NO\_CLK\_OUT@{RCC\_NO\_CLK\_OUT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73aecd3b919633e33ee0c1e518fcbd4d4c7}\label{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73aecd3b919633e33ee0c1e518fcbd4d4c7}} 
R\+C\+C\+\_\+\+N\+O\+\_\+\+C\+L\+K\+\_\+\+O\+UT&No Clock Output \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_SYSCLK\_OUT@{RCC\_SYSCLK\_OUT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_SYSCLK\_OUT@{RCC\_SYSCLK\_OUT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73a875ff5ad1e359ea849223be12a239b05}\label{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73a875ff5ad1e359ea849223be12a239b05}} 
R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+O\+UT&Sysytem Clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSI\_OUT@{RCC\_HSI\_OUT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSI\_OUT@{RCC\_HSI\_OUT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73a66db78637a881cbb8920673ef2d66d7b}\label{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73a66db78637a881cbb8920673ef2d66d7b}} 
R\+C\+C\+\_\+\+H\+S\+I\+\_\+\+O\+UT&H\+SI Clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSE\_OUT@{RCC\_HSE\_OUT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSE\_OUT@{RCC\_HSE\_OUT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73ac18c888ea25d3dca7a69842fdc66ceb4}\label{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73ac18c888ea25d3dca7a69842fdc66ceb4}} 
R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+O\+UT&H\+SE Clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_PLL\_DIV2\_OUT@{RCC\_PLL\_DIV2\_OUT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_PLL\_DIV2\_OUT@{RCC\_PLL\_DIV2\_OUT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73aa4f6e04ebb6ff5a3ccb4f16c13e3eb9d}\label{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73aa4f6e04ebb6ff5a3ccb4f16c13e3eb9d}} 
R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+D\+I\+V2\+\_\+\+O\+UT&P\+LL clock divided by 2 \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cb}\label{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cb}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ClkSrc\_t@{RCC\_ClkSrc\_t}}
\index{RCC\_ClkSrc\_t@{RCC\_ClkSrc\_t}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ClkSrc\_t}{RCC\_ClkSrc\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cb}{R\+C\+C\+\_\+\+Clk\+Src\+\_\+t}}}



system clock used. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSI@{RCC\_HSI}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSI@{RCC\_HSI}}}\mbox{\Hypertarget{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba1876e08e92a9ea07faac183d918ac1fc}\label{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba1876e08e92a9ea07faac183d918ac1fc}} 
R\+C\+C\+\_\+\+H\+SI&High speed internal clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSE@{RCC\_HSE}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSE@{RCC\_HSE}}}\mbox{\Hypertarget{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cbaa72a0e027ef7492439824d675d4a2fb4}\label{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cbaa72a0e027ef7492439824d675d4a2fb4}} 
R\+C\+C\+\_\+\+H\+SE&High speed external clock \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSI\_2@{RCC\_HSI\_2}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSI\_2@{RCC\_HSI\_2}}}\mbox{\Hypertarget{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba22e83d28bc0bbbbff7cd042cafb4d809}\label{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba22e83d28bc0bbbbff7cd042cafb4d809}} 
R\+C\+C\+\_\+\+H\+S\+I\+\_\+2&High speed internal clocc divided by 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSE\_2@{RCC\_HSE\_2}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSE\_2@{RCC\_HSE\_2}}}\mbox{\Hypertarget{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba2974391c07a9eeb0c3a714ebe9732d8e}\label{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba2974391c07a9eeb0c3a714ebe9732d8e}} 
R\+C\+C\+\_\+\+H\+S\+E\+\_\+2&High speed external clock divided by 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSE\_PYP@{RCC\_HSE\_PYP}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSE\_PYP@{RCC\_HSE\_PYP}}}\mbox{\Hypertarget{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba9fa2e11f9c05b8397f0cabe907b44659}\label{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba9fa2e11f9c05b8397f0cabe907b44659}} 
R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+P\+YP&High speed external clock bypassed \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSE\_PYP\_2@{RCC\_HSE\_PYP\_2}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSE\_PYP\_2@{RCC\_HSE\_PYP\_2}}}\mbox{\Hypertarget{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba87139360d7d1e286ce1c3f7c82b18c06}\label{_r_c_c__int_8h_a77fc488b8db4f6fd112e1f7f5a2436cba87139360d7d1e286ce1c3f7c82b18c06}} 
R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+P\+Y\+P\+\_\+2&High speed external clock bypassed and divided by 2 \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1}\label{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_CSS\_t@{RCC\_CSS\_t}}
\index{RCC\_CSS\_t@{RCC\_CSS\_t}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_CSS\_t}{RCC\_CSS\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1}{R\+C\+C\+\_\+\+C\+S\+S\+\_\+t}}}



Clock Security configurations. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_CSS\_ON@{RCC\_CSS\_ON}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_CSS\_ON@{RCC\_CSS\_ON}}}\mbox{\Hypertarget{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1a6511ac731b8efad24c717059dff84a00}\label{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1a6511ac731b8efad24c717059dff84a00}} 
R\+C\+C\+\_\+\+C\+S\+S\+\_\+\+ON&R\+CC Clock security system ON \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_CSS\_OFF@{RCC\_CSS\_OFF}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_CSS\_OFF@{RCC\_CSS\_OFF}}}\mbox{\Hypertarget{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1a0a6b5c5e2d3b0f6ad636f7854b609fd7}\label{_r_c_c__int_8h_a17a3eab654d99c1c5020e338e02f79a1a0a6b5c5e2d3b0f6ad636f7854b609fd7}} 
R\+C\+C\+\_\+\+C\+S\+S\+\_\+\+O\+FF&R\+CC Clock security system O\+FF \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}\label{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_Int\_t@{RCC\_Int\_t}}
\index{RCC\_Int\_t@{RCC\_Int\_t}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_Int\_t}{RCC\_Int\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}}}



R\+CC interrupt signals I\+Ds. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_CSS\_INT@{RCC\_CSS\_INT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_CSS\_INT@{RCC\_CSS\_INT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a7606466e7b38d4e2e2cc7da8e6f6e184}\label{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a7606466e7b38d4e2e2cc7da8e6f6e184}} 
R\+C\+C\+\_\+\+C\+S\+S\+\_\+\+I\+NT&C\+SS interrupt ID \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_PLLRDY\_INT@{RCC\_PLLRDY\_INT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_PLLRDY\_INT@{RCC\_PLLRDY\_INT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a72d387f5dd6a1f8a841c70bcdc663001}\label{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a72d387f5dd6a1f8a841c70bcdc663001}} 
R\+C\+C\+\_\+\+P\+L\+L\+R\+D\+Y\+\_\+\+I\+NT&P\+LL ready Interrupt ID \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSERDY\_INT@{RCC\_HSERDY\_INT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSERDY\_INT@{RCC\_HSERDY\_INT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a6a168aa8e1bbe2372fd5fac2ba80e31a}\label{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a6a168aa8e1bbe2372fd5fac2ba80e31a}} 
R\+C\+C\+\_\+\+H\+S\+E\+R\+D\+Y\+\_\+\+I\+NT&H\+SE Ready Interrupt ID \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_HSIRDY\_INT@{RCC\_HSIRDY\_INT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_HSIRDY\_INT@{RCC\_HSIRDY\_INT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a9b1bcd4486086efb617b6fa7ec66e2f9}\label{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a9b1bcd4486086efb617b6fa7ec66e2f9}} 
R\+C\+C\+\_\+\+H\+S\+I\+R\+D\+Y\+\_\+\+I\+NT&H\+SI Ready Inperrupt ID \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_LSERDY\_INT@{RCC\_LSERDY\_INT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_LSERDY\_INT@{RCC\_LSERDY\_INT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282ad67aa12f7e846fcd6f1d5971b5f85281}\label{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282ad67aa12f7e846fcd6f1d5971b5f85281}} 
R\+C\+C\+\_\+\+L\+S\+E\+R\+D\+Y\+\_\+\+I\+NT&L\+SE Ready Interrupt ID \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_LSIRDY\_INT@{RCC\_LSIRDY\_INT}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!RCC\_LSIRDY\_INT@{RCC\_LSIRDY\_INT}}}\mbox{\Hypertarget{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a88adb2a7851883d009003e8989ce1ea6}\label{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282a88adb2a7851883d009003e8989ce1ea6}} 
R\+C\+C\+\_\+\+L\+S\+I\+R\+D\+Y\+\_\+\+I\+NT&L\+SI Ready Interrupt ID \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bc}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bc}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_PLLMul\_t@{RCC\_PLLMul\_t}}
\index{RCC\_PLLMul\_t@{RCC\_PLLMul\_t}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLMul\_t}{RCC\_PLLMul\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bc}{R\+C\+C\+\_\+\+P\+L\+L\+Mul\+\_\+t}}}



P\+LL Multiplication factors. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_NONE@{PLL\_NONE}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_NONE@{PLL\_NONE}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca81afe14f7699d433bb8c35c954bd0410}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca81afe14f7699d433bb8c35c954bd0410}} 
P\+L\+L\+\_\+\+N\+O\+NE&No Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_2@{PLL\_MUL\_2}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_2@{PLL\_MUL\_2}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca54ac3a5abfa244b85713bf8097dfea79}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca54ac3a5abfa244b85713bf8097dfea79}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+2&x2 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_3@{PLL\_MUL\_3}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_3@{PLL\_MUL\_3}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca1d6bed0fa5a7acd30f449b12ac8a50fa}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca1d6bed0fa5a7acd30f449b12ac8a50fa}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+3&x3 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_4@{PLL\_MUL\_4}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_4@{PLL\_MUL\_4}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcac18a9f67a174791f32dc6f46674c7bb3}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcac18a9f67a174791f32dc6f46674c7bb3}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+4&x4 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_5@{PLL\_MUL\_5}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_5@{PLL\_MUL\_5}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca2171c5eccc1703568091ca654dc8255e}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca2171c5eccc1703568091ca654dc8255e}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+5&x5 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_6@{PLL\_MUL\_6}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_6@{PLL\_MUL\_6}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcafeb5affcbaeb7db1bd45d677611a4aee}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcafeb5affcbaeb7db1bd45d677611a4aee}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+6&x6 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_7@{PLL\_MUL\_7}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_7@{PLL\_MUL\_7}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcaa8789d37fe6a4aa8fd0ef92352bf664a}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcaa8789d37fe6a4aa8fd0ef92352bf664a}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+7&x7 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_8@{PLL\_MUL\_8}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_8@{PLL\_MUL\_8}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca7f30eef3e6afc788c1db929d3ab6bd0e}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca7f30eef3e6afc788c1db929d3ab6bd0e}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+8&x8 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_9@{PLL\_MUL\_9}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_9@{PLL\_MUL\_9}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca23c9c25ba0b6a0dc1363eaa510e2eb67}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca23c9c25ba0b6a0dc1363eaa510e2eb67}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+9&x9 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_10@{PLL\_MUL\_10}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_10@{PLL\_MUL\_10}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca886b347da978bc1401feca3887dccaa9}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca886b347da978bc1401feca3887dccaa9}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+10&x10 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_11@{PLL\_MUL\_11}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_11@{PLL\_MUL\_11}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcaf3875ef615f1d5039ccdef67f5c7c9ac}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcaf3875ef615f1d5039ccdef67f5c7c9ac}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+11&x11 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_12@{PLL\_MUL\_12}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_12@{PLL\_MUL\_12}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcab622a349cc1857e9f202597629341013}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bcab622a349cc1857e9f202597629341013}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+12&x12 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_13@{PLL\_MUL\_13}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_13@{PLL\_MUL\_13}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca07f10cdd93ae1d28b2e8b354372f7e18}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca07f10cdd93ae1d28b2e8b354372f7e18}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+13&x13 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_14@{PLL\_MUL\_14}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_14@{PLL\_MUL\_14}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca8b3a1f8d1ef887bc824a04fcafb30054}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca8b3a1f8d1ef887bc824a04fcafb30054}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+14&x14 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_15@{PLL\_MUL\_15}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_15@{PLL\_MUL\_15}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca4a2ed5772af92b5742cc7b063cf51ec4}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca4a2ed5772af92b5742cc7b063cf51ec4}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+15&x15 Multiplication Factor \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PLL\_MUL\_16@{PLL\_MUL\_16}!RCC\_int.h@{RCC\_int.h}}\index{RCC\_int.h@{RCC\_int.h}!PLL\_MUL\_16@{PLL\_MUL\_16}}}\mbox{\Hypertarget{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca5e725563e404b54ee07ef306c5e31715}\label{_r_c_c__int_8h_ae9dfc6080a71b046f480d9e6582898bca5e725563e404b54ee07ef306c5e31715}} 
P\+L\+L\+\_\+\+M\+U\+L\+\_\+16&x16 Multiplication Factor \\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_r_c_c__int_8h_ac58799af5c859c30888c02f641981a8a}\label{_r_c_c__int_8h_ac58799af5c859c30888c02f641981a8a}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ErrorClearFlag@{RCC\_ErrorClearFlag}}
\index{RCC\_ErrorClearFlag@{RCC\_ErrorClearFlag}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ErrorClearFlag()}{RCC\_ErrorClearFlag()}}
{\footnotesize\ttfamily Error\+\_\+t R\+C\+C\+\_\+\+Error\+Clear\+Flag (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}}}]{R\+C\+C\+\_\+\+Int\+\_\+cpy }\end{DoxyParamCaption})}



Clear R\+CC Interrupt flags. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Int\+\_\+cpy} & interrupt signal index M\+U\+ST be R\+C\+C\+\_\+\+Int\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Error code. 
\end{DoxyReturn}
\mbox{\Hypertarget{_r_c_c__int_8h_ab6e0baaee24d5070961de358d81190b4}\label{_r_c_c__int_8h_ab6e0baaee24d5070961de358d81190b4}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ErrorDisableInterrupt@{RCC\_ErrorDisableInterrupt}}
\index{RCC\_ErrorDisableInterrupt@{RCC\_ErrorDisableInterrupt}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ErrorDisableInterrupt()}{RCC\_ErrorDisableInterrupt()}}
{\footnotesize\ttfamily Error\+\_\+t R\+C\+C\+\_\+\+Error\+Disable\+Interrupt (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}}}]{R\+C\+C\+\_\+\+Int\+\_\+cpy }\end{DoxyParamCaption})}



Control R\+CC Interrupts (Disable) 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Int\+\_\+cpy} & interrupt signal index M\+U\+ST be R\+C\+C\+\_\+\+Int\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Erroe code. 
\end{DoxyReturn}
\mbox{\Hypertarget{_r_c_c__int_8h_aa41cadcc4b17da298b054ae5a345bae0}\label{_r_c_c__int_8h_aa41cadcc4b17da298b054ae5a345bae0}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ErrorDisablePeripheral@{RCC\_ErrorDisablePeripheral}}
\index{RCC\_ErrorDisablePeripheral@{RCC\_ErrorDisablePeripheral}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ErrorDisablePeripheral()}{RCC\_ErrorDisablePeripheral()}}
{\footnotesize\ttfamily Error\+\_\+t R\+C\+C\+\_\+\+Error\+Disable\+Peripheral (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_r_c_c__int_8h_a20e0d283cef6e79a21dede295b8b2d5b}{R\+C\+C\+\_\+\+Preph\+\_\+t}}}]{R\+C\+C\+\_\+\+Preph\+\_\+cpy }\end{DoxyParamCaption})}



Cotrol peripherals clock (Disable). 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Preph\+\_\+cpy} & Peripheral index M\+U\+ST be R\+C\+C\+\_\+\+Preph\+\_\+t type and range. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Erroe code. 
\end{DoxyReturn}
\mbox{\Hypertarget{_r_c_c__int_8h_a95e5e13ac42382ad5b5b38981fa83c6c}\label{_r_c_c__int_8h_a95e5e13ac42382ad5b5b38981fa83c6c}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ErrorEnableInterrupt@{RCC\_ErrorEnableInterrupt}}
\index{RCC\_ErrorEnableInterrupt@{RCC\_ErrorEnableInterrupt}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ErrorEnableInterrupt()}{RCC\_ErrorEnableInterrupt()}}
{\footnotesize\ttfamily Error\+\_\+t R\+C\+C\+\_\+\+Error\+Enable\+Interrupt (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}}}]{R\+C\+C\+\_\+\+Int\+\_\+cpy }\end{DoxyParamCaption})}



Control R\+CC Interrupts (Enable) 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Int\+\_\+cpy} & interrupt signal index M\+U\+ST be R\+C\+C\+\_\+\+Int\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Erroe code. 
\end{DoxyReturn}
\mbox{\Hypertarget{_r_c_c__int_8h_a622fe2ee3f6a50138f5866966eb0902d}\label{_r_c_c__int_8h_a622fe2ee3f6a50138f5866966eb0902d}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ErrorEnablePeripheral@{RCC\_ErrorEnablePeripheral}}
\index{RCC\_ErrorEnablePeripheral@{RCC\_ErrorEnablePeripheral}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ErrorEnablePeripheral()}{RCC\_ErrorEnablePeripheral()}}
{\footnotesize\ttfamily Error\+\_\+t R\+C\+C\+\_\+\+Error\+Enable\+Peripheral (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_r_c_c__int_8h_a20e0d283cef6e79a21dede295b8b2d5b}{R\+C\+C\+\_\+\+Preph\+\_\+t}}}]{R\+C\+C\+\_\+\+Preph\+\_\+cpy }\end{DoxyParamCaption})}



Cotrol peripherals clock (Enable). 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Preph\+\_\+cpy} & Peripheral index M\+U\+ST be R\+C\+C\+\_\+\+Preph\+\_\+t type and range. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Erroe code. 
\end{DoxyReturn}
\mbox{\Hypertarget{_r_c_c__int_8h_a70c0394a7fa8b7defac469cddd8dad66}\label{_r_c_c__int_8h_a70c0394a7fa8b7defac469cddd8dad66}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ErrorResetPeripheral@{RCC\_ErrorResetPeripheral}}
\index{RCC\_ErrorResetPeripheral@{RCC\_ErrorResetPeripheral}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ErrorResetPeripheral()}{RCC\_ErrorResetPeripheral()}}
{\footnotesize\ttfamily Error\+\_\+t R\+C\+C\+\_\+\+Error\+Reset\+Peripheral (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_r_c_c__int_8h_a20e0d283cef6e79a21dede295b8b2d5b}{R\+C\+C\+\_\+\+Preph\+\_\+t}}}]{R\+C\+C\+\_\+\+Preph\+\_\+cpy }\end{DoxyParamCaption})}



Reset peripherals configurations. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Preph\+\_\+cpy} & Peripheral index M\+U\+ST be R\+C\+C\+\_\+\+Preph\+\_\+t type and range. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Erroe code. 
\end{DoxyReturn}
\mbox{\Hypertarget{_r_c_c__int_8h_a53ff8d56abc530026f71454209faa791}\label{_r_c_c__int_8h_a53ff8d56abc530026f71454209faa791}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ErrorSetBusPrescaler@{RCC\_ErrorSetBusPrescaler}}
\index{RCC\_ErrorSetBusPrescaler@{RCC\_ErrorSetBusPrescaler}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ErrorSetBusPrescaler()}{RCC\_ErrorSetBusPrescaler()}}
{\footnotesize\ttfamily Error\+\_\+t R\+C\+C\+\_\+\+Error\+Set\+Bus\+Prescaler (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_r_c_c___bus_config__t}{R\+C\+C\+\_\+\+Bus\+Config\+\_\+t}} $\ast$}]{R\+C\+C\+\_\+\+Bus\+Config\+\_\+ptr }\end{DoxyParamCaption})}



Configure Buses Prescalers. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Bus\+Config\+\_\+ptr} & Pointer to \mbox{\hyperlink{struct_r_c_c___bus_config__t}{R\+C\+C\+\_\+\+Bus\+Config\+\_\+t}} contains the Buses prescalers. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Erroe code. 
\end{DoxyReturn}
\mbox{\Hypertarget{_r_c_c__int_8h_ab5e40b86234e0eb1c8fa64944bc62a10}\label{_r_c_c__int_8h_ab5e40b86234e0eb1c8fa64944bc62a10}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ErrorSetClockOut@{RCC\_ErrorSetClockOut}}
\index{RCC\_ErrorSetClockOut@{RCC\_ErrorSetClockOut}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ErrorSetClockOut()}{RCC\_ErrorSetClockOut()}}
{\footnotesize\ttfamily Error\+\_\+t R\+C\+C\+\_\+\+Error\+Set\+Clock\+Out (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_r_c_c__int_8h_a18203173d520ef9a9d9d24c16cdcba73}{R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+t}}}]{R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+cpy }\end{DoxyParamCaption})}



Set the Microcontroller Clock Output. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+cpy} & Microcontroller Clock Output source M\+U\+ST be R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Error code.
\end{DoxyReturn}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+cpy} & Microcontroller Clock Output source M\+U\+ST be R\+C\+C\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Error code 
\end{DoxyReturn}
\mbox{\Hypertarget{_r_c_c__int_8h_a2a9dd36179ec608e21ac5f12bca1b37c}\label{_r_c_c__int_8h_a2a9dd36179ec608e21ac5f12bca1b37c}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_ErrorSetSystemClock@{RCC\_ErrorSetSystemClock}}
\index{RCC\_ErrorSetSystemClock@{RCC\_ErrorSetSystemClock}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_ErrorSetSystemClock()}{RCC\_ErrorSetSystemClock()}}
{\footnotesize\ttfamily Error\+\_\+t R\+C\+C\+\_\+\+Error\+Set\+System\+Clock (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_r_c_c___sys_clk_cfg__t}{R\+C\+C\+\_\+\+Sys\+Clk\+Cfg\+\_\+t}} $\ast$}]{R\+C\+C\+\_\+\+Sys\+Clk\+Cfg\+\_\+ptr }\end{DoxyParamCaption})}



configures the P\+LL and system clock if H\+SI is not chosen as System clock. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Sys\+Clk\+Cfg\+\_\+ptr} & Pointer to \mbox{\hyperlink{struct_r_c_c___sys_clk_cfg__t}{R\+C\+C\+\_\+\+Sys\+Clk\+Cfg\+\_\+t}} must contatin proper configurtion options. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error\+\_\+t Error Code. 
\end{DoxyReturn}
\mbox{\Hypertarget{_r_c_c__int_8h_a8627d0604c39128c6207edcbbd7465ec}\label{_r_c_c__int_8h_a8627d0604c39128c6207edcbbd7465ec}} 
\index{RCC\_int.h@{RCC\_int.h}!RCC\_uint\_8ReadFlag@{RCC\_uint\_8ReadFlag}}
\index{RCC\_uint\_8ReadFlag@{RCC\_uint\_8ReadFlag}!RCC\_int.h@{RCC\_int.h}}
\doxysubsubsection{\texorpdfstring{RCC\_uint\_8ReadFlag()}{RCC\_uint\_8ReadFlag()}}
{\footnotesize\ttfamily uint\+\_\+8 R\+C\+C\+\_\+uint\+\_\+8\+Read\+Flag (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_r_c_c__int_8h_a75b68a4e392e4667b4f4aac37bce0282}{R\+C\+C\+\_\+\+Int\+\_\+t}}}]{R\+C\+C\+\_\+\+Int\+\_\+cpy }\end{DoxyParamCaption})}



Read R\+CC interrupt flags. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Int\+\_\+cpy} & interrupt signal index M\+U\+ST be R\+C\+C\+\_\+\+Int\+\_\+t type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
uint\+\_\+8 Interrupt flag. 
\end{DoxyReturn}
