[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2919818 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2919818 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2919818 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12956425 heartbeat IPC: 0.9964 cumulative IPC: 0.9964 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 21756664 heartbeat IPC: 1.136 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 29436549 heartbeat IPC: 1.302 cumulative IPC: 1.131 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 35325042 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 35325042 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.132 instructions: 40000000 cycles: 35325042
CPU 0 Branch Prediction Accuracy: 94.64% MPKI: 11.9 Average ROB Occupancy at Mispredict: 41.74
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.11
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331438 HIT:     329891 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331438 HIT:     329891 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875375 HIT:     831524 MISS:      43851 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711570 HIT:     678876 MISS:      32694 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43640 HIT:      35558 MISS:       8082 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116948 HIT:     116896 MISS:         52 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3217 HIT:        194 MISS:       3023 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4604334 HIT:    4188450 MISS:     415884 MSHR_MERGE:     109343
cpu0->cpu0_L1I LOAD         ACCESS:    4604334 HIT:    4188450 MISS:     415884 MSHR_MERGE:     109343
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.855 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14225159 HIT:   13611372 MISS:     613787 MSHR_MERGE:     161900
cpu0->cpu0_L1D LOAD         ACCESS:    7889421 HIT:    7395500 MISS:     493921 MSHR_MERGE:      88892
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332273 HIT:    6215632 MISS:     116641 MSHR_MERGE:      73000
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3465 HIT:        240 MISS:       3225 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4036269 HIT:    3935915 MISS:     100354 MSHR_MERGE:      63306
cpu0->cpu0_ITLB LOAD         ACCESS:    4036269 HIT:    3935915 MISS:     100354 MSHR_MERGE:      63306
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.848 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13485702 HIT:   13106746 MISS:     378956 MSHR_MERGE:      84566
cpu0->cpu0_DTLB LOAD         ACCESS:   13485702 HIT:   13106746 MISS:     378956 MSHR_MERGE:      84566
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.744 cycles
cpu0->LLC TOTAL        ACCESS:      57853 HIT:      45797 MISS:      12056 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32694 HIT:      25148 MISS:       7546 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8082 HIT:       5234 MISS:       2848 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14054 HIT:      14036 MISS:         18 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3023 HIT:       1379 MISS:       1644 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        679
  ROW_BUFFER_MISS:      11359
  AVG DBUS CONGESTED CYCLE: 19.43
Channel 0 WQ ROW_BUFFER_HIT:        257
  ROW_BUFFER_MISS:        815
  FULL:          0
Channel 0 REFRESHES ISSUED:       2944
