

================================================================
== Synthesis Summary Report of 'sgd'
================================================================
+ General Information: 
    * Date:           Thu Feb 20 08:28:50 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+-----------+-----------+----------+-----------+-------+----------+---------+----------+------------+------------+-----+
    |         Modules         | Issue|      |  Latency  |  Latency  | Iteration|           |  Trip |          |         |          |            |            |     |
    |         & Loops         | Type | Slack|  (cycles) |    (ns)   |  Latency |  Interval | Count | Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------+------+------+-----------+-----------+----------+-----------+-------+----------+---------+----------+------------+------------+-----+
    |+ sgd                    |     -|  0.02|  139522501|  6.976e+08|         -|  139522502|      -|        no|  2 (~0%)|  12 (~0%)|  1215 (~0%)|  1938 (~0%)|    -|
    | o EPOCH_TRAINING_INST   |     -|  3.65|  139522500|  6.976e+08|      6201|          -|  22500|        no|        -|         -|           -|           -|    -|
    |  + sgd_Pipeline_DOT     |     -|  0.08|       4103|  2.052e+04|         -|       4103|      -|        no|        -|         -|    86 (~0%)|   139 (~0%)|    -|
    |   o DOT                 |    II|  3.65|       4101|  2.050e+04|        10|          4|   1024|       yes|        -|         -|           -|           -|    -|
    |  + sgd_Pipeline_GRAD    |     -|  0.08|       1029|  5.145e+03|         -|       1029|      -|        no|        -|         -|    95 (~0%)|   100 (~0%)|    -|
    |   o GRAD                |     -|  3.65|       1027|  5.135e+03|         5|          1|   1024|       yes|        -|         -|           -|           -|    -|
    |  + sgd_Pipeline_UPDATE  |     -|  0.13|       1035|  5.175e+03|         -|       1035|      -|        no|        -|         -|   202 (~0%)|   100 (~0%)|    -|
    |   o UPDATE              |     -|  3.65|       1033|  5.165e+03|        11|          1|   1024|       yes|        -|         -|           -|           -|    -|
    +-------------------------+------+------+-----------+-----------+----------+-----------+-------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| data_address0    | 23       |
| data_q0          | 32       |
| label_r_address0 | 13       |
| label_r_q0       | 8        |
| theta_address0   | 10       |
| theta_address1   | 10       |
| theta_d0         | 32       |
| theta_q0         | 32       |
| theta_q1         | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| data     | in        | float*         |
| label    | in        | unsigned char* |
| theta    | inout     | float*         |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| data     | data_address0    | port    | offset   |
| data     | data_ce0         | port    |          |
| data     | data_q0          | port    |          |
| label    | label_r_address0 | port    | offset   |
| label    | label_r_ce0      | port    |          |
| label    | label_r_q0       | port    |          |
| theta    | theta_address0   | port    | offset   |
| theta    | theta_ce0        | port    |          |
| theta    | theta_we0        | port    |          |
| theta    | theta_d0         | port    |          |
| theta    | theta_q0         | port    |          |
| theta    | theta_address1   | port    | offset   |
| theta    | theta_ce1        | port    |          |
| theta    | theta_q1         | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+--------------+------+---------+---------+
| + sgd                                    | 12  |        |              |      |         |         |
|   add_ln53_fu_160_p2                     | -   |        | add_ln53     | add  | fabric  | 0       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U19     | 7   |        | tmp          | fexp | fulldsp | 7       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U16 | 2   |        | add_i3       | fadd | fulldsp | 4       |
|   fdiv_32ns_32ns_32_10_no_dsp_1_U17      | -   |        | prob         | fdiv | fabric  | 9       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U16 | 2   |        | scale_assign | fadd | fulldsp | 4       |
|   add_ln56_fu_184_p2                     | -   |        | add_ln56     | add  | fabric  | 0       |
|  + sgd_Pipeline_DOT                      | 0   |        |              |      |         |         |
|    add_ln18_fu_122_p2                    | -   |        | add_ln18     | add  | fabric  | 0       |
|  + sgd_Pipeline_GRAD                     | 0   |        |              |      |         |         |
|    add_ln32_fu_107_p2                    | -   |        | add_ln32     | add  | fabric  | 0       |
|  + sgd_Pipeline_UPDATE                   | 0   |        |              |      |         |         |
|    add_ln41_fu_95_p2                     | -   |        | add_ln41     | add  | fabric  | 0       |
+------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + sgd        | 2    | 0    |        |          |         |      |         |
|   gradient_U | 2    | -    |        | gradient | ram_1p  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

