m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim
Eref_tb
Z1 w1706196587
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 7
R0
Z5 8C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd
Z6 FC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd
l0
L5 1
VaE`Vh4QNE5ekc=Flzh4EM3
!s100 d:D5C?4L8S`Cn<5DjC[D12
Z7 OV;C;2020.1;71
32
Z8 !s110 1706196817
!i10b 1
Z9 !s108 1706196817.000000
Z10 !s90 -reportprogress|300|-work|work|C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd|
Z11 !s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Aref_tb
DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
Z14 DEx4 work 7 referee 0 22 2onXNgAXzcQ:3J@B_EfGG3
R2
R3
R4
DEx4 work 6 ref_tb 0 22 aE`Vh4QNE5ekc=Flzh4EM3
!i122 7
l14
L8 21
V@S=>LJX8o095DR]g?6h7F2
!s100 ZRLejiFGf[Z`gSa8TdQ?92
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ereferee
Z15 w1706201674
R3
R4
!i122 9
R0
Z16 8C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd
Z17 FC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd
l0
L5 1
V2onXNgAXzcQ:3J@B_EfGG3
!s100 ITGQOnJ^4GDRGJmNUf<Dn3
R7
32
Z18 !s110 1706202746
!i10b 1
Z19 !s108 1706202746.000000
Z20 !s90 -reportprogress|300|-work|work|C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd|
Z21 !s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd|
!i113 1
R12
R13
Aref_arch
R3
R4
R14
!i122 9
l13
L12 9
VQG^e7Lh6Fg9>gP6D_ML3C2
!s100 XeAJ3`Be<4SfoQTGz1:=f2
R7
32
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
