# EP18R OpenSpecKit è§„èŒƒ

> **ç‰ˆæœ¬**: 2.0.0
> **çŠ¶æ€**: æ­£å¼å‘å¸ƒ
> **è®¸å¯è¯**: MIT
> **ç»´æŠ¤è€…**: EP18R å¼€å‘å›¢é˜Ÿ
> **å‚è€ƒæ–‡æ¡£**: [EP18R_ABI_è®¾è®¡æ–‡æ¡£.md](EP18R_ABI_è®¾è®¡æ–‡æ¡£.md), [EP18R_æ ¸å¿ƒè®¾è®¡æ–‡æ¡£.md](EP18R_æ ¸å¿ƒè®¾è®¡æ–‡æ¡£.md)

## æ¦‚è¿°

EP18R OpenSpecKit å®šä¹‰äº†åŸºäº ANTLR4 æ„å»ºå¯„å­˜å™¨è™šæ‹Ÿæœºçš„æ¶æ„å’Œå®ç°æ ‡å‡†ã€‚æœ¬è§„èŒƒä¸º EP18R æ¨¡å—æä¾›äº†ä¸€å¥—å®Œæ•´çš„å¼€å‘æ¡†æ¶ï¼Œèšç„¦äºæ•™è‚²æ¸…æ™°åº¦å’Œç”Ÿäº§å°±ç»ªè´¨é‡ï¼ŒåŒæ—¶ä¸ EP18R ABI è§„èŒƒä¸¥æ ¼ä¿æŒä¸€è‡´ã€‚

## ğŸ¯ è®¾è®¡ç†å¿µ

### æ ¸å¿ƒåŸåˆ™
- **æ•™è‚²ä¼˜å…ˆ**: æ¯ä¸ªè®¾è®¡å†³ç­–éƒ½ä¼˜å…ˆè€ƒè™‘å­¦ä¹ ä»·å€¼
- **ç”Ÿäº§è´¨é‡**: é‡‡ç”¨è¡Œä¸šæ ‡å‡†å®è·µå’Œå…¨é¢æµ‹è¯•
- **ANTLR4é›†æˆ**: ä¸ ANTLR4 è§£æå™¨ç”Ÿæˆæ— ç¼é›†æˆ
- **å¯„å­˜å™¨æ¶æ„**: ç®€æ´é«˜æ•ˆçš„å¯„å­˜å™¨è™šæ‹Ÿæœºè®¾è®¡
- **RISC-Vå¯å‘**: å€Ÿé‰´æˆç†Ÿçš„ RISC-V æ¶æ„æ¦‚å¿µ
- **ABIä¸€è‡´æ€§**: ä¸¥æ ¼éµå¾ª EP18R ABI è§„èŒƒï¼Œç¡®ä¿äºŒè¿›åˆ¶å…¼å®¹æ€§

### è´¨é‡æ ‡å‡†
- **100%æµ‹è¯•è¦†ç›–ç‡**: æ‰€æœ‰ä»£ç å¿…é¡»å…·æœ‰å…¨é¢çš„æµ‹è¯•è¦†ç›–
- **TDDæ–¹æ³•è®º**: æµ‹è¯•é©±åŠ¨å¼€å‘æ˜¯å¼ºåˆ¶è¦æ±‚
- **æ–‡æ¡£å…ˆè¡Œ**: è®¾è®¡æ–‡æ¡£ä¼˜å…ˆäºå®ç°
- **åŒè¡Œè¯„å®¡**: æ‰€æœ‰å˜æ›´éƒ½éœ€è¦æ¶æ„è¯„å®¡
- **æ€§èƒ½åŸºå‡†**: å¯è¡¡é‡çš„æ€§èƒ½ç›®æ ‡
- **ABIåˆè§„æ€§**: æ‰€æœ‰å®ç°å¿…é¡»é€šè¿‡ ABI ä¸€è‡´æ€§æµ‹è¯•

## ğŸ—ï¸ æ¶æ„è§„èŒƒ

### å¯„å­˜å™¨æ¶æ„

#### å¯„å­˜å™¨æ–‡ä»¶ç»„ç»‡
EP18R æä¾› 16 ä¸ª 32 ä½é€šç”¨å¯„å­˜å™¨ï¼ˆr0-r15ï¼‰ï¼Œæ¯ä¸ªå¯„å­˜å™¨éƒ½æœ‰ç‰¹å®šçš„ ABI åç§°å’Œç”¨é€”ï¼Œä¸¥æ ¼éµå¾ª [EP18R ABI è®¾è®¡æ–‡æ¡£](EP18R_ABI_è®¾è®¡æ–‡æ¡£.md) çš„çº¦å®šã€‚

```
å¯„å­˜å™¨æ–‡ä»¶ (32ä½ Ã— 16å¯„å­˜å™¨) - ç¬¦åˆ EP18R ABI è§„èŒƒ
â”œâ”€â”€ r0 (zero): ç¡¬è¿çº¿ä¸ºé›¶å¯„å­˜å™¨ï¼Œå†™å…¥æ— æ•ˆ
â”œâ”€â”€ r1 (ra): è¿”å›åœ°å€ï¼ˆå…¼å®¹æ€§ç”¨é€”ï¼‰/ä¸´æ—¶å€¼ï¼Œè°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r2 (a0): å‡½æ•°å‚æ•°1/è¿”å›å€¼ï¼Œè°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r3 (a1): å‡½æ•°å‚æ•°2/ä¸´æ—¶å€¼ï¼Œè°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r4 (a2): å‡½æ•°å‚æ•°3/ä¸´æ—¶å€¼ï¼Œè°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r5 (a3): å‡½æ•°å‚æ•°4/ä¸´æ—¶å€¼ï¼Œè°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r6 (a4): å‡½æ•°å‚æ•°5/ä¸´æ—¶å€¼ï¼Œè°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r7 (a5): å‡½æ•°å‚æ•°6/ä¸´æ—¶å€¼ï¼Œè°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r8 (s0): ä¿å­˜å¯„å­˜å™¨1ï¼Œè¢«è°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r9 (s1): ä¿å­˜å¯„å­˜å™¨2ï¼Œè¢«è°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r10 (s2): ä¿å­˜å¯„å­˜å™¨3ï¼Œè¢«è°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r11 (s3): ä¿å­˜å¯„å­˜å™¨4ï¼Œè¢«è°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r12 (s4): ä¿å­˜å¯„å­˜å™¨5ï¼Œè¢«è°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r13 (sp): æ ˆæŒ‡é’ˆï¼Œè¢«è°ƒç”¨è€…ä¿å­˜
â”œâ”€â”€ r14 (fp): å¸§æŒ‡é’ˆï¼Œè¢«è°ƒç”¨è€…ä¿å­˜
â””â”€â”€ r15 (lr): é“¾æ¥å¯„å­˜å™¨ï¼Œè°ƒç”¨è€…ä¿å­˜
```

#### å¯„å­˜å™¨è®¿é—®è§„åˆ™
- **r0 (zero)**: åªè¯»ï¼Œå§‹ç»ˆè¿”å› 0
- **è°ƒç”¨è€…ä¿å­˜å¯„å­˜å™¨ (Caller-saved)**: ra (r1), a0-a5 (r2-r7), lr (r15) - è°ƒç”¨è€…åœ¨è°ƒç”¨å‰ä¿å­˜ï¼ˆå¦‚éœ€è¦ï¼‰
- **è¢«è°ƒç”¨è€…ä¿å­˜å¯„å­˜å™¨ (Callee-saved)**: s0-s4 (r8-r12), sp (r13), fp (r14) - è¢«è°ƒç”¨è€…ä½¿ç”¨å‰ä¿å­˜ï¼Œé€€å‡ºå‰æ¢å¤
- **å‚æ•°ä¼ é€’**: å‰6ä¸ªæ•´æ•°å‚æ•°é€šè¿‡ a0-a5 (r2-r7) ä¼ é€’
- **è¿”å›å€¼**: å•ä¸ªè¿”å›å€¼é€šè¿‡ a0 (r2) å¯„å­˜å™¨è¿”å›
- **ç‰¹æ®Šå¯„å­˜å™¨**: sp (r13) æ ˆæŒ‡é’ˆï¼Œfp (r14) å¸§æŒ‡é’ˆï¼Œlr (r15) é“¾æ¥å¯„å­˜å™¨

### æŒ‡ä»¤é›†æ¶æ„

EP18R é‡‡ç”¨ 32 ä½å›ºå®šé•¿åº¦æŒ‡ä»¤ï¼Œæ”¯æŒä¸‰ç§æŒ‡ä»¤æ ¼å¼ï¼Œä¸ [EP18R æ ¸å¿ƒè®¾è®¡æ–‡æ¡£](EP18R_æ ¸å¿ƒè®¾è®¡æ–‡æ¡£.md) ä¸­å®šä¹‰çš„ 42 æ¡æŒ‡ä»¤ä¿æŒä¸€è‡´ã€‚

#### æŒ‡ä»¤æ ¼å¼

**Rç±»å‹ï¼ˆå¯„å­˜å™¨-å¯„å­˜å™¨è¿ç®—ï¼‰**
```
æ ¼å¼: opcode rd, rs1, rs2
ä½åŸŸ: [31:26] æ“ä½œç  (6ä½)
      [25:21] ç›®æ ‡å¯„å­˜å™¨ rd (5ä½)
      [20:16] æºå¯„å­˜å™¨1 rs1 (5ä½)
      [15:11] æºå¯„å­˜å™¨2 rs2 (5ä½)
      [10:0]  ä¿ç•™ä½ (11ä½)
```

**Iç±»å‹ï¼ˆç«‹å³æ•°/å†…å­˜è®¿é—®ï¼‰**
```
æ ¼å¼: opcode rd, rs1, immediate
ä½åŸŸ: [31:26] æ“ä½œç  (6ä½)
      [25:21] ç›®æ ‡å¯„å­˜å™¨ rd (5ä½)
      [20:16] æºå¯„å­˜å™¨ rs1 (5ä½)
      [15:0]  ç«‹å³æ•° immediate (16ä½ï¼Œç¬¦å·æ‰©å±•è‡³32ä½)
```

**Jç±»å‹ï¼ˆè·³è½¬æŒ‡ä»¤ï¼‰**
```
æ ¼å¼: opcode address
ä½åŸŸ: [31:26] æ“ä½œç  (6ä½)
      [25:0]  è·³è½¬åœ°å€ address (26ä½)
```

#### æŒ‡ä»¤ç±»åˆ«ï¼ˆåŸºäº EP18R 42 æ¡æŒ‡ä»¤ï¼‰

**ç®—æœ¯è¿ç®—æŒ‡ä»¤** (æ“ä½œç  1-4, 16-19, 22)
```
add  rd, rs1, rs2    // æ•´æ•°åŠ æ³•: rd = rs1 + rs2
sub  rd, rs1, rs2    // æ•´æ•°å‡æ³•: rd = rs1 - rs2
mul  rd, rs1, rs2    // æ•´æ•°ä¹˜æ³•: rd = rs1 * rs2
div  rd, rs1, rs2    // æ•´æ•°é™¤æ³•: rd = rs1 / rs2
neg  rd, rs1         // æ•´æ•°å–è´Ÿ: rd = -rs1
fadd rd, rs1, rs2    // æµ®ç‚¹åŠ æ³•: rd = rs1 + rs2
fsub rd, rs1, rs2    // æµ®ç‚¹å‡æ³•: rd = rs1 - rs2
fmul rd, rs1, rs2    // æµ®ç‚¹ä¹˜æ³•: rd = rs1 * rs2
fdiv rd, rs1, rs2    // æµ®ç‚¹é™¤æ³•: rd = rs1 / rs2
itof rd, rs1         // æ•´æ•°è½¬æµ®ç‚¹: rd = (float)rs1
```

**é€»è¾‘è¿ç®—æŒ‡ä»¤** (æ“ä½œç  12-15)
```
not  rd, rs1         // æŒ‰ä½å–å: rd = ~rs1
and  rd, rs1, rs2    // æŒ‰ä½ä¸: rd = rs1 & rs2
or   rd, rs1, rs2    // æŒ‰ä½æˆ–: rd = rs1 | rs2
xor  rd, rs1, rs2    // æŒ‰ä½å¼‚æˆ–: rd = rs1 ^ rs2
```

**æ¯”è¾ƒè¿ç®—æŒ‡ä»¤** (æ“ä½œç  5-11, 20-21)
```
slt  rd, rs1, rs2    // å°äºè®¾ç½®: rd = (rs1 < rs2) ? 1 : 0
sle  rd, rs1, rs2    // å°äºç­‰äºè®¾ç½®: rd = (rs1 â‰¤ rs2) ? 1 : 0
sgt  rd, rs1, rs2    // å¤§äºè®¾ç½®: rd = (rs1 > rs2) ? 1 : 0
sge  rd, rs1, rs2    // å¤§äºç­‰äºè®¾ç½®: rd = (rs1 â‰¥ rs2) ? 1 : 0
seq  rd, rs1, rs2    // ç­‰äºè®¾ç½®: rd = (rs1 == rs2) ? 1 : 0
sne  rd, rs1, rs2    // ä¸ç­‰äºè®¾ç½®: rd = (rs1 != rs2) ? 1 : 0
flt  rd, rs1, rs2    // æµ®ç‚¹å°äº: rd = (rs1 < rs2) ? 1 : 0
feq  rd, rs1, rs2    // æµ®ç‚¹ç­‰äº: rd = (rs1 == rs2) ? 1 : 0
```

**å†…å­˜è®¿é—®æŒ‡ä»¤** (æ“ä½œç  28-37)
```
li   rd, immediate       // åŠ è½½æ•´æ•°ç«‹å³æ•°: rd = immediate
lc   rd, immediate       // åŠ è½½å­—ç¬¦ç«‹å³æ•°: rd = immediate
lf   rd, pool_index      // åŠ è½½æµ®ç‚¹å¸¸é‡: rd = pool[pool_index]
ls   rd, pool_index      // åŠ è½½å­—ç¬¦ä¸²å¸¸é‡: rd = pool[pool_index]
lw   rd, base, offset    // åŠ è½½å­—: rd = memory[base + offset]
sw   rs, base, offset    // å­˜å‚¨å­—: memory[base + offset] = rs
lw_g rd, offset          // å…¨å±€åŠ è½½: rd = memory[GBASE + offset]
sw_g rs, offset          // å…¨å±€å­˜å‚¨: memory[GBASE + offset] = rs
lw_f rd, offset          // å­—æ®µåŠ è½½: rd = memory[obj_ptr + offset]
sw_f rs, offset          // å­—æ®µå­˜å‚¨: memory[obj_ptr + offset] = rs
```

**æ§åˆ¶æµæŒ‡ä»¤** (æ“ä½œç  23-27, 41-42)
```
call target_address      // å‡½æ•°è°ƒç”¨: å‹æ ˆè¿”å›åœ°å€ï¼ŒPC = target
ret                      // å‡½æ•°è¿”å›: ä»è°ƒç”¨æ ˆå¼¹å‡ºè¿”å›åœ°å€ï¼ŒPC = è¿”å›åœ°å€
j    target_address      // æ— æ¡ä»¶è·³è½¬: PC = target
jt   rs, target_address  // æ¡ä»¶ä¸ºçœŸè·³è½¬: if (rs != 0) PC = target
jf   rs, target_address  // æ¡ä»¶ä¸ºå‡è·³è½¬: if (rs == 0) PC = target
mov  rd, rs              // å¯„å­˜å™¨ç§»åŠ¨: rd = rs
halt                     // åœæ­¢æ‰§è¡Œ
```

**ç‰¹æ®ŠæŒ‡ä»¤** (æ“ä½œç  38-40)
```
print rs                 // æ‰“å°å¯„å­˜å™¨å€¼: print(rs)
struct rd, size          // åˆ†é…ç»“æ„ä½“: rd = allocate_struct(size)
null rd                  // åŠ è½½ç©ºæŒ‡é’ˆ: rd = NULL
```

### å†…å­˜æ¶æ„

#### å†…å­˜å¸ƒå±€
EP18R é‡‡ç”¨ç®€åŒ–çš„å†…å­˜æ¨¡å‹ï¼Œä¸ [EP18R æ ¸å¿ƒè®¾è®¡æ–‡æ¡£](EP18R_æ ¸å¿ƒè®¾è®¡æ–‡æ¡£.md) ä¸­å®šä¹‰çš„å†…å­˜å¸ƒå±€ä¿æŒä¸€è‡´ã€‚

```
EP18R å†…å­˜å¸ƒå±€ï¼ˆç®€åŒ–æ¨¡å‹ï¼‰
0x00000000 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚   ä»£ç åŒº        â”‚ å­˜å‚¨å­—èŠ‚ç æŒ‡ä»¤
0x10000000 â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
           â”‚   å¸¸é‡æ±         â”‚ å­˜å‚¨æµ®ç‚¹ã€å­—ç¬¦ä¸²å¸¸é‡
0x20000000 â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
           â”‚   å…¨å±€æ•°æ®åŒº    â”‚ å­˜å‚¨å…¨å±€å˜é‡
0x30000000 â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
           â”‚   å †åŒº          â”‚ åŠ¨æ€åˆ†é…å†…å­˜ï¼ˆç»“æ„ä½“ï¼‰
0x40000000 â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
           â”‚   æ ˆåŒº          â”‚ å‡½æ•°è°ƒç”¨æ ˆï¼ˆå‘ä¸‹å¢é•¿ï¼‰
0x50000000 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### å†…å­˜è®¿é—®è§„åˆ™
- **å­—å¯¹é½**: æ‰€æœ‰å†…å­˜è®¿é—®å¿…é¡» 4 å­—èŠ‚å¯¹é½
- **å°ç«¯åº**: å­—èŠ‚é¡ºåºä¸ºå°ç«¯åºï¼ˆLittle Endianï¼‰
- **åŸå­æ“ä½œ**: å•ä¸ªå†…å­˜æ“ä½œæ˜¯åŸå­çš„
- **ç¼“å­˜ä¸€è‡´æ€§**: ç®€å•çš„é¡ºåºä¸€è‡´æ€§æ¨¡å‹
- **æ ˆå¸§è®¿é—®**: é€šè¿‡å¸§æŒ‡é’ˆï¼ˆFPï¼‰ç›¸å¯¹å¯»å€è®¿é—®å±€éƒ¨å˜é‡ï¼Œåç§»é‡éµå¾ª ABI æ ˆå¸§å¸ƒå±€è§„èŒƒ

### è°ƒç”¨çº¦å®š

æœ¬éƒ¨åˆ†ä¸¥æ ¼éµå¾ª [EP18R ABI è®¾è®¡æ–‡æ¡£](EP18R_ABI_è®¾è®¡æ–‡æ¡£.md) çš„è§„èŒƒã€‚

#### å‡½æ•°è°ƒç”¨åè®®

**è°ƒç”¨è€…è´£ä»»**:
1. **ä¿å­˜è°ƒç”¨è€…ä¿å­˜å¯„å­˜å™¨**: ra (r1), a0-a5 (r2-r7), lr (r15)ï¼ˆå¦‚éœ€è¦ï¼‰
2. **å‡†å¤‡å‚æ•°**:
   - å‰6ä¸ªæ•´æ•°å‚æ•°æ”¾å…¥å¯„å­˜å™¨ a0-a5 (r2-r7)
   - ç¬¬7+ä¸ªå‚æ•°ä»å³å‘å·¦å‹å…¥æ ˆä¸­
3. **æ‰§è¡ŒCALLæŒ‡ä»¤**: è°ƒç”¨å‡½æ•°
4. **è·å–è¿”å›å€¼**: ä» a0 (r2) å¯„å­˜å™¨è¯»å–è¿”å›å€¼

**è¢«è°ƒç”¨è€…è´£ä»»**:
1. **ä¿å­˜è¢«è°ƒç”¨è€…ä¿å­˜å¯„å­˜å™¨**: å¦‚æœä½¿ç”¨ s0-s4 (r8-r12), sp (r13), fp (r14)ï¼Œå¿…é¡»åœ¨å‡½æ•°å…¥å£ä¿å­˜
2. **å»ºç«‹æ ˆå¸§**: å¦‚æœéœ€è¦å±€éƒ¨å˜é‡æˆ–æ ˆä¼ é€’å‚æ•°ï¼Œåˆ†é…æ ˆå¸§ç©ºé—´
3. **æ‰§è¡Œå‡½æ•°ä½“**: æ‰§è¡Œå®é™…åŠŸèƒ½
4. **è®¾ç½®è¿”å›å€¼**: å°†è¿”å›å€¼å­˜å…¥ a0 (r2) å¯„å­˜å™¨
5. **æ¢å¤ä¿å­˜çš„å¯„å­˜å™¨**: æ¢å¤æ‰€æœ‰ä¿®æ”¹çš„è¢«è°ƒç”¨è€…ä¿å­˜å¯„å­˜å™¨
6. **æ‰§è¡ŒRETæŒ‡ä»¤**: è¿”å›è°ƒç”¨è€…

#### æ ˆå¸§å¸ƒå±€ï¼ˆå‘ä¸‹å¢é•¿ï¼‰

```
é«˜åœ°å€
+-------------------+ â† è°ƒç”¨è€…æ ˆå¸§ç»“æŸ
|   è°ƒç”¨è€…ä¿å­˜åŒºåŸŸ   |   ï¼ˆå¯é€‰ï¼Œç”±è°ƒç”¨è€…ç®¡ç†ï¼‰
+-------------------+
|   å‚æ•°7+          |   fp + 16 + 4*(n-7)
|   ...             |
|   å‚æ•°8           |   fp + 20
|   å‚æ•°7           |   fp + 16
+-------------------+
|   è¿”å›åœ°å€         |   fp + 12  (å­˜å‚¨åœ¨è°ƒç”¨æ ˆä¸­)
+-------------------+
|   æ—§å¸§æŒ‡é’ˆ(fp)     |   fp + 8   (fpæ—§å€¼)
+-------------------+
|   ä¿å­˜å¯„å­˜å™¨s4     |   fp + 4   (r12)
|   ä¿å­˜å¯„å­˜å™¨s3     |   fp + 0   (r11)
|   ä¿å­˜å¯„å­˜å™¨s2     |   fp - 4   (r10)
|   ä¿å­˜å¯„å­˜å™¨s1     |   fp - 8   (r9)
|   ä¿å­˜å¯„å­˜å™¨s0     |   fp - 12  (r8)
+-------------------+
|   å±€éƒ¨å˜é‡n       |   fp - 16 - 4*(n-1)
|   ...             |
|   å±€éƒ¨å˜é‡2       |   fp - 20
|   å±€éƒ¨å˜é‡1       |   fp - 16
+-------------------+
|   ä¸´æ—¶ç©ºé—´         |   ï¼ˆç”¨äºè¡¨è¾¾å¼æ±‚å€¼ç­‰ï¼‰
+-------------------+
ä½åœ°å€               â† sp (æ ˆæŒ‡é’ˆ)
```

## ğŸ’» å®ç°è§„èŒƒ

### é¡¹ç›®ç»“æ„

#### åŒ…ç»„ç»‡ç»“æ„
EP18R æ¨¡å—é‡‡ç”¨å®é™…çš„é¡¹ç›®ç»“æ„ï¼Œä¸æºä»£ç å¸ƒå±€ä¿æŒä¸€è‡´ã€‚

```
org.teachfx.antlr4.ep18r/
â”œâ”€â”€ stackvm/                      # æ ˆè™šæ‹Ÿæœºæ ¸å¿ƒå®ç°
â”‚   â”œâ”€â”€ RegisterVMInterpreter.java    # è™šæ‹Ÿæœºä¸»è§£é‡Šå™¨
â”‚   â”œâ”€â”€ RegisterBytecodeDefinition.java # æŒ‡ä»¤é›†å®šä¹‰ï¼ˆ42æ¡æŒ‡ä»¤ï¼‰
â”‚   â”œâ”€â”€ RegisterByteCodeAssembler.java  # æ±‡ç¼–å™¨ï¼ˆé›†æˆANTLR4ï¼‰
â”‚   â”œâ”€â”€ RegisterDisAssembler.java       # åæ±‡ç¼–å™¨
â”‚   â”œâ”€â”€ StackFrame.java             # æ ˆå¸§ç®¡ç†ï¼ˆè°ƒç”¨æ ˆæ”¯æŒï¼‰
â”‚   â”œâ”€â”€ LabelSymbol.java            # æ ‡ç­¾ç¬¦å·è¡¨ï¼ˆå‰å‘å¼•ç”¨å¤„ç†ï¼‰
â”‚   â”œâ”€â”€ CallingConventionUtils.java # è°ƒç”¨çº¦å®šå·¥å…·ç±»ï¼ˆABIæ”¯æŒï¼‰
â”‚   â”œâ”€â”€ StackOffsets.java           # æ ˆåç§»é‡å®šä¹‰ï¼ˆABIæ ˆå¸§å¸ƒå±€ï¼‰
â”‚   â”œâ”€â”€ ArithmeticExecutors.java    # ç®—æœ¯è¿ç®—æ‰§è¡Œå™¨
â”‚   â”œâ”€â”€ ComparisonExecutors.java    # æ¯”è¾ƒè¿ç®—æ‰§è¡Œå™¨
â”‚   â”œâ”€â”€ ControlFlowExecutors.java   # æ§åˆ¶æµæ‰§è¡Œå™¨
â”‚   â”œâ”€â”€ FunctionSymbol.java         # å‡½æ•°ç¬¦å·
â”‚   â”œâ”€â”€ ErrorCode.java              # é”™è¯¯ç å®šä¹‰
â”‚   â””â”€â”€ ExecutionContext.java       # æ‰§è¡Œä¸Šä¸‹æ–‡
â”œâ”€â”€ parser/                       # ANTLR4è§£æå™¨
â”‚   â”œâ”€â”€ VMAssemblerLexer.java     # æ±‡ç¼–å™¨è¯æ³•åˆ†æå™¨ï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
â”‚   â”œâ”€â”€ VMAssemblerParser.java    # æ±‡ç¼–å™¨è¯­æ³•åˆ†æå™¨ï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
â”‚   â”œâ”€â”€ VMAssemblerBaseVisitor.java # åŸºç¡€è®¿é—®è€…ï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
â”‚   â”œâ”€â”€ VMAssemblerVisitor.java   # è®¿é—®è€…æ¥å£ï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
â”‚   â””â”€â”€ VMAssemblerListener.java  # ç›‘å¬å™¨æ¥å£ï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
â”œâ”€â”€ gc/                           # åƒåœ¾å›æ”¶å­ç³»ç»Ÿ
â”‚   â”œâ”€â”€ GarbageCollector.java     # åƒåœ¾å›æ”¶å™¨æ¥å£
â”‚   â”œâ”€â”€ ReferenceCountingGC.java  # å¼•ç”¨è®¡æ•°GCå®ç°
â”‚   â”œâ”€â”€ GCObjectHeader.java       # GCå¯¹è±¡å¤´
â”‚   â””â”€â”€ GCStats.java              # GCç»Ÿè®¡ä¿¡æ¯
â”œâ”€â”€ abi/                          # ABIæµ‹è¯•ï¼ˆæµ‹è¯•ç›®å½•ï¼‰
â”‚   â”œâ”€â”€ ABIComplianceTestSuite.java # ABIä¸€è‡´æ€§æµ‹è¯•å¥—ä»¶
â”‚   â”œâ”€â”€ ABIDebugTest.java         # ABIè°ƒè¯•æµ‹è¯•
â”‚   â””â”€â”€ ABISimpleTest.java        # ABIç®€å•æµ‹è¯•
â””â”€â”€ test/                         # æµ‹è¯•å¥—ä»¶
    â”œâ”€â”€ unit/                     # å•å…ƒæµ‹è¯•
    â”œâ”€â”€ integration/              # é›†æˆæµ‹è¯•
    â””â”€â”€ performance/              # æ€§èƒ½æµ‹è¯•
```

#### å‘½åçº¦å®š

**ç±»å’Œæ¥å£**
- ä½¿ç”¨å¸•æ–¯å¡å‘½åæ³•ï¼ˆPascalCaseï¼‰: `RegisterVMInterpreter`
- ä½¿ç”¨æè¿°æ€§åç¼€: `Instruction`, `Manager`, `Visitor`, `Executor`
- æ¥å£åç§°åº”ä¸ºåè¯æˆ–å½¢å®¹è¯: `Instruction`, `Executable`, `GarbageCollector`

**æ–¹æ³•å’Œå‡½æ•°**
- ä½¿ç”¨é©¼å³°å‘½åæ³•ï¼ˆcamelCaseï¼‰: `executeInstruction`
- ä½¿ç”¨åŠ¨è¯-åè¯ç»„åˆ: `getRegisterValue`, `setMemoryAddress`, `allocateStackFrame`
- å¸ƒå°”æ–¹æ³•åº”ä»¥ `is` æˆ– `has` å¼€å¤´: `isValidRegister`, `hasOverflow`, `isMarked`

**å˜é‡å’Œå­—æ®µ**
- ä½¿ç”¨é©¼å³°å‘½åæ³•: `registerFile`, `instructionPointer`, `framePointer`
- å¸¸é‡ä½¿ç”¨å¤§å†™è›‡å½¢å‘½åæ³•ï¼ˆUPPER_SNAKE_CASEï¼‰: `MAX_REGISTERS`, `DEFAULT_MEMORY_SIZE`
- é¿å…ç¼©å†™ï¼Œé™¤éæ˜¯ä¼—æ‰€å‘¨çŸ¥çš„æœ¯è¯­: `ip` è¡¨ç¤ºæŒ‡ä»¤æŒ‡é’ˆï¼Œ`sp` è¡¨ç¤ºæ ˆæŒ‡é’ˆ

**åŒ…å**
- ä½¿ç”¨åå‘åŸŸåè¡¨ç¤ºæ³•: `org.teachfx.antlr4.ep18r`
- ä¿æŒåŒ…åç®€çŸ­æœ‰æ„ä¹‰
- ä½¿ç”¨å•æ•°åè¯: `stackvm`, `parser`, `gc` è€Œä¸æ˜¯ `stackvms`, `parsers`

### è®¾è®¡æ¨¡å¼

#### å¼ºåˆ¶ä½¿ç”¨çš„æ¨¡å¼

**è®¿é—®è€…æ¨¡å¼** (ANTLR4 é›†æˆ)
```java
public class InstructionVisitor extends RegisterVMBaseVisitor<Instruction> {
    @Override
    public Instruction visitRTypeInstruction(RTypeInstructionContext ctx) {
        // Implementation
    }
}
```

**ç­–ç•¥æ¨¡å¼** (æŒ‡ä»¤æ‰§è¡Œ)
```java
public interface InstructionStrategy {
    void execute(InstructionContext context);
}

public class AddStrategy implements InstructionStrategy {
    @Override
    public void execute(InstructionContext context) {
        // ADD æŒ‡ä»¤å®ç°
    }
}
```

**å»ºé€ è€…æ¨¡å¼** (è™šæ‹Ÿæœºé…ç½®)
```java
public class VMConfig {
    private final int memorySize;
    private final int stackSize;

    private VMConfig(Builder builder) {
        this.memorySize = builder.memorySize;
        this.stackSize = builder.stackSize;
    }

    public static class Builder {
        private int memorySize = 1024 * 1024; // é»˜è®¤ 1MB
        private int stackSize = 64 * 1024;    // é»˜è®¤ 64KB

        public Builder memorySize(int size) {
            this.memorySize = size;
            return this;
        }

        public VMConfig build() {
            return new VMConfig(this);
        }
    }
}
```

**å·¥å‚æ¨¡å¼** (æŒ‡ä»¤åˆ›å»º)
```java
public class InstructionFactory {
    public static Instruction createInstruction(String opcode) {
        switch (opcode.toUpperCase()) {
            case "ADD": return new AddInstruction();
            case "SUB": return new SubInstruction();
            // ...
            default: throw new IllegalArgumentException("æœªçŸ¥æ“ä½œç : " + opcode);
        }
    }
}
```

### å¼‚å¸¸å¤„ç†

#### å¼‚å¸¸å±‚æ¬¡ç»“æ„
```java
public class VMException extends Exception {
    private final int errorCode;
    private final String instruction;
    
    public VMException(String message, int errorCode, String instruction) {
        super(message);
        this.errorCode = errorCode;
        this.instruction = instruction;
    }
}

public class InvalidInstructionException extends VMException {
    public InvalidInstructionException(String instruction) {
        super("Invalid instruction: " + instruction, 1001, instruction);
    }
}

public class RegisterAccessException extends VMException {
    public RegisterAccessException(int registerNumber) {
        super("Invalid register access: r" + registerNumber, 2001, null);
    }
}

public class MemoryAccessException extends VMException {
    public MemoryAccessException(int address, String operation) {
        super("Invalid memory " + operation + " at address: 0x" + 
              Integer.toHexString(address), 3001, null);
    }
}
```

#### Error Codes
- **1000-1999**: Instruction errors
- **2000-2999**: Register access errors
- **3000-3999**: Memory access errors
- **4000-4999**: Runtime errors
- **5000-5999**: System errors

### Logging Standards

#### Log Levels
```java
public enum LogLevel {
    TRACE, DEBUG, INFO, WARN, ERROR, FATAL
}
```

#### Logging Format
```
[YYYY-MM-DD HH:mm:ss.SSS] [LEVEL] [CLASS] MESSAGE
```

#### Required Log Points
- VM initialization and shutdown
- Instruction execution (DEBUG level)
- Memory allocation/deallocation
- Exception occurrences
- Performance-critical operations

## ğŸ§ª Testing Specification

### Test-Driven Development (TDD)

#### TDD Cycle
1. **Red**: Write failing test first
2. **Green**: Write minimal code to pass test
3. **Refactor**: Improve code quality while maintaining tests

#### Test Structure
```java
@Test
@DisplayName("Should correctly execute ADD instruction")
void testAddInstruction() {
    // Given
    VMInterpreter vm = new VMInterpreter();
    vm.setRegister(1, 10);
    vm.setRegister(2, 20);
    
    // When
    vm.executeInstruction("ADD r3, r1, r2");
    
    // Then
    assertEquals(30, vm.getRegister(3));
    assertDoesNotThrow(() -> vm.executeInstruction("ADD r3, r1, r2"));
}
```

### Test Categories

#### Unit Tests
- **Coverage**: Individual classes and methods
- **Naming**: `{ClassName}Test.{methodName}{Scenario}Test`
- **Isolation**: Mock external dependencies
- **Speed**: Must execute in < 100ms

#### Integration Tests
- **Coverage**: Component interactions
- **Naming**: `{Feature}IntegrationTest.{scenario}Test`
- **Database**: Use test databases
- **Speed**: Must execute in < 1s

#### Performance Tests
- **Benchmarks**: Instruction execution speed
- **Memory**: Memory usage validation
- **Scalability**: Large program execution
- **Metrics**: Performance regression detection

### Test Data Management

#### Test Fixtures
```java
public class VMTestFixtures {
    public static final String SIMPLE_ADD_PROGRAM = """
        ADD r1, r2, r3
        ST [0x1000], r1
        RET r0
        """;
    
    public static final String FIBONACCI_PROGRAM = """
        # Fibonacci sequence calculation
        MOV r1, #0      # First Fibonacci number
        MOV r2, #1      # Second Fibonacci number
        MOV r3, #10     # Counter
        
    loop:
        ADD r4, r1, r2  # Next Fibonacci number
        MOV r1, r2      # Shift numbers
        MOV r2, r4
        SUB r3, r3, #1  # Decrement counter
        BNE r3, #0, loop
        RET r0
        """;
}
```

#### Property-Based Testing
```java
@Property
void registerValueShouldBePreservedAfterStoreAndLoad(@ForAll int value) {
    VMInterpreter vm = new VMInterpreter();
    int address = 0x1000;
    
    vm.setRegister(1, value);
    vm.executeInstruction("ST [" + address + "], r1");
    vm.setRegister(1, 0); // Clear register
    vm.executeInstruction("LD r2, [" + address + "]");
    
    assertEquals(value, vm.getRegister(2));
}
```

### Code Coverage Requirements

#### Minimum Coverage
- **Line Coverage**: 95%
- **Branch Coverage**: 90%
- **Method Coverage**: 100%
- **Class Coverage**: 100%

#### Coverage Exclusions
- Generated code (ANTLR4 parsers)
- Simple getters/setters
- Logging statements
- Main method entry points

## ğŸ“š Documentation Specification

### Design Documentation

#### Architecture Decision Records (ADRs)
```markdown
# ADR-001: Register-Based Architecture Choice

## Status
Accepted

## Context
We need to choose between stack-based and register-based VM architecture for educational purposes.

## Decision
We will implement a register-based VM architecture inspired by RISC-V.

## Rationale
- Better performance for educational demonstrations
- Clearer mapping to real processor architectures
- Easier to explain instruction execution
- More intuitive for students with assembly background

## Consequences
- More complex instruction decoding
- Requires register allocation strategies
- Larger instruction size
- More complex calling conventions
```

#### API Documentation
```java
/**
 * Executes a register-based instruction in the virtual machine.
 * 
 * @param instruction The instruction to execute, must be in format "OPCODE rd, rs1, rs2"
 * @return The number of cycles taken to execute the instruction
 * @throws InvalidInstructionException if the instruction format is invalid
 * @throws RegisterAccessException if register numbers are out of range
 * @throws MemoryAccessException if memory operations fail
 * 
 * @example
 * <pre>{@code
 * VMInterpreter vm = new VMInterpreter();
 * int cycles = vm.executeInstruction("ADD r1, r2, r3");
 * System.out.println("Executed in " + cycles + " cycles");
 * }</pre>
 * 
 * @since 1.0.0
 * @see Instruction
 * @see RegisterFile
 */
public int executeInstruction(String instruction) 
    throws InvalidInstructionException, RegisterAccessException, MemoryAccessException {
    // Implementation
}
```

### Code Comments

#### Class-Level Comments
```java
/**
 * Represents the register file in the EP18R virtual machine.
 * 
 * <p>This class manages the 16 general-purpose registers (r0-r15) and provides
 * thread-safe access to register values. Register r0 is hard-wired to zero
 * and cannot be modified.</p>
 * 
 * <p>The register file implements the RISC-V ABI naming convention:</p>
 * <ul>
 *   <li>r0 (zero): Hard-wired zero</li>
 *   <li>r1 (ra): Return address</li>
 *   <li>r2 (sp): Stack pointer</li>
 *   <li>r3 (gp): Global pointer</li>
 *   <li>...</li>
 * </ul>
 * 
 * @author EP18R Development Team
 * @version 1.0.0
 * @since 1.0.0
 * @see VMInterpreter
 * @see Instruction
 */
public class RegisterFile {
    // Implementation
}
```

#### Method-Level Comments
```java
/**
 * Loads a value from memory into the specified register.
 * 
 * <p>This method performs a little-endian 32-bit load from the specified
 * memory address. The address must be 4-byte aligned and within valid
 * memory bounds.</p>
 * 
 * @param register The destination register number (0-15)
 * @param address The memory address to load from
 * @throws MemoryAccessException if the address is invalid or unaligned
 * @throws RegisterAccessException if the register number is invalid
 * 
 * @implNote This method uses atomic memory operations to ensure
 *           consistency in multi-threaded environments.
 */
private void loadFromMemory(int register, int address) 
    throws MemoryAccessException, RegisterAccessException {
    // Implementation
}
```

### Version Control Documentation

#### Commit Message Format
```
type(scope): subject

body

footer
```

**Types**: feat, fix, docs, style, refactor, test, chore
**Scopes**: core, instruction, memory, parser, test, docs

**Example**:
```
feat(instruction): add MUL instruction implementation

- Implement 32-bit signed multiplication
- Add comprehensive unit tests
- Update instruction documentation
- Verify RISC-V compatibility

Closes #123
```

#### Branch Naming
```
feature/EP18R-123-add-multiplication-instruction
bugfix/EP18R-456-fix-memory-alignment-issue
docs/EP18R-789-update-api-documentation
```

## ğŸ”§ Development Workflow

### Development Environment Setup

#### Required Tools
- **JDK**: OpenJDK 11 or higher
- **ANTLR4**: Version 4.9.3 or higher
- **Maven**: Version 3.6.0 or higher
- **IDE**: IntelliJ IDEA or Eclipse with ANTLR4 plugin

#### Project Initialization
```bash
# Clone repository
git clone https://github.com/teachfx/ep18r.git
cd ep18r

# Generate ANTLR4 parser
mvn antlr4:antlr4

# Run tests
mvn test

# Build project
mvn package
```

### Quality Gates

#### Pre-commit Checks
```bash
#!/bin/bash
# Pre-commit hook

# Run tests
mvn test
if [ $? -ne 0 ]; then
    echo "Tests failed. Commit aborted."
    exit 1
fi

# Check code coverage
mvn jacoco:check
if [ $? -ne 0 ]; then
    echo "Code coverage below threshold. Commit aborted."
    exit 1
fi

# Run static analysis
mvn spotbugs:check
if [ $? -ne 0 ]; then
    echo "Static analysis issues found. Commit aborted."
    exit 1
fi
```

#### Continuous Integration
```yaml
# .github/workflows/ci.yml
name: CI

on: [push, pull_request]

jobs:
  test:
    runs-on: ubuntu-latest
    strategy:
      matrix:
        java: [11, 17, 21]
    
    steps:
    - uses: actions/checkout@v3
    - name: Set up JDK ${{ matrix.java }}
      uses: actions/setup-java@v3
      with:
        java-version: ${{ matrix.java }}
        distribution: 'temurin'
    
    - name: Cache Maven dependencies
      uses: actions/cache@v3
      with:
        path: ~/.m2
        key: ${{ runner.os }}-m2-${{ hashFiles('**/pom.xml') }}
    
    - name: Run tests
      run: mvn test
    
    - name: Generate test report
      run: mvn jacoco:report
    
    - name: Upload coverage to Codecov
      uses: codecov/codecov-action@v3
```

## ğŸ“Š Performance Benchmarks

### Baseline Performance

#### Instruction Execution Speed
```
Target Performance (per instruction type):
â”œâ”€â”€ R-Type: < 50ns
â”œâ”€â”€ I-Type: < 40ns
â”œâ”€â”€ J-Type: < 30ns
â”œâ”€â”€ Memory: < 100ns
â””â”€â”€ Branch: < 60ns
```

#### Memory Performance
```
Target Memory Performance:
â”œâ”€â”€ Register Access: < 5ns
â”œâ”€â”€ L1 Cache Hit: < 20ns
â”œâ”€â”€ Memory Access: < 100ns
â””â”€â”€ Page Fault: < 1ms
```

### Benchmark Suite
```java
@BenchmarkMode(Mode.AverageTime)
@OutputTimeUnit(TimeUnit.NANOSECONDS)
public class InstructionBenchmark {
    
    @Benchmark
    public void benchmarkAddInstruction() {
        // Benchmark ADD instruction execution
    }
    
    @Benchmark
    public void benchmarkMemoryAccess() {
        // Benchmark memory load/store operations
    }
    
    @Benchmark
    public void benchmarkFunctionCall() {
        // Benchmark function call/return overhead
    }
}
```

## ğŸ” Monitoring and Debugging

### Logging Configuration
```xml
<!-- logback.xml -->
<configuration>
    <appender name="STDOUT" class="ch.qos.logback.core.ConsoleAppender">
        <encoder>
            <pattern>%d{HH:mm:ss.SSS} [%thread] %-5level %logger{36} - %msg%n</pattern>
        </encoder>
    </appender>
    
    <appender name="FILE" class="ch.qos.logback.core.rolling.RollingFileAppender">
        <file>logs/ep18r.log</file>
        <rollingPolicy class="ch.qos.logback.core.rolling.TimeBasedRollingPolicy">
            <fileNamePattern>logs/ep18r.%d{yyyy-MM-dd}.log</fileNamePattern>
            <maxHistory>30</maxHistory>
        </rollingPolicy>
        <encoder>
            <pattern>%d{yyyy-MM-dd HH:mm:ss.SSS} [%thread] %-5level %logger{36} - %msg%n</pattern>
        </encoder>
    </appender>
    
    <root level="INFO">
        <appender-ref ref="STDOUT"/>
        <appender-ref ref="FILE"/>
    </root>
    
    <logger name="org.teachfx.antlr4.ep18r" level="DEBUG"/>
</configuration>
```

### Debug Features
```java
public class VMDebugger {
    private final VMInterpreter vm;
    private final boolean stepMode;
    private final Set<Integer> breakpoints;
    
    public void step() {
        Instruction current = vm.getCurrentInstruction();
        System.out.println("Executing: " + current);
        System.out.println("Registers: " + vm.getRegisterState());
        System.out.println("Memory: " + vm.getMemoryState());
        
        if (stepMode || breakpoints.contains(vm.getInstructionPointer())) {
            waitForUserInput();
        }
    }
}
```

## ğŸ” Security Considerations

### Input Validation
```java
public class InputValidator {
    public static void validateInstruction(String instruction) {
        if (instruction == null || instruction.trim().isEmpty()) {
            throw new InvalidInstructionException("Instruction cannot be null or empty");
        }
        
        if (instruction.length() > MAX_INSTRUCTION_LENGTH) {
            throw new InvalidInstructionException("Instruction too long");
        }
        
        if (!INSTRUCTION_PATTERN.matcher(instruction).matches()) {
            throw new InvalidInstructionException("Invalid instruction format");
        }
    }
}
```

### Memory Protection
```java
public class MemoryProtection {
    private final BitSet protectedPages;
    
    public void validateMemoryAccess(int address, int size, AccessType type) {
        if (isProtected(address, size)) {
            throw new MemoryAccessException(address, type);
        }
        
        if (address < 0 || address + size > MAX_ADDRESS) {
            throw new MemoryAccessException(address, type);
        }
        
        if (address % 4 != 0) {
            throw new MemoryAlignmentException(address);
        }
    }
}
```

## ğŸš€ Deployment

### Production Deployment
```dockerfile
FROM openjdk:11-jre-slim

COPY target/ep18r-*.jar /app/ep18r.jar
COPY config/production.properties /app/config/

WORKDIR /app

USER nobody

ENTRYPOINT ["java", "-jar", "ep18r.jar", "--config", "config/production.properties"]
```

### Performance Tuning
```bash
#!/bin/bash
# JVM Performance Tuning

java -XX:+UseG1GC \
     -XX:MaxGCPauseMillis=100 \
     -XX:G1HeapRegionSize=16m \
     -XX:+UseStringDeduplication \
     -Xms1g -Xmx4g \
     -jar ep18r.jar
```

## ğŸ“‹ Compliance Checklist

### Pre-release Checklist
- [ ] All tests pass (100% success rate)
- [ ] Code coverage >= 95%
- [ ] No critical/static analysis issues
- [ ] Performance benchmarks meet targets
- [ ] Documentation is complete and accurate
- [ ] Security review completed
- [ ] API documentation generated
- [ ] Changelog updated
- [ ] Version number incremented

### Post-release Checklist
- [ ] Monitor production metrics
- [ ] Verify deployment success
- [ ] Update documentation links
- [ ] Announce release
- [ ] Schedule next iteration review

## ğŸ¤ Contributing

### Contributor Guidelines
1. Fork the repository
2. Create a feature branch
3. Write tests first (TDD)
4. Implement the feature
5. Ensure all tests pass
6. Update documentation
7. Submit pull request

### Code Review Process
1. Automated checks (CI/CD)
2. Peer review (minimum 2 approvals)
3. Architecture review (for major changes)
4. Performance review (if applicable)
5. Security review (if applicable)

## ğŸ“ Support

### Communication Channels
- **Issues**: GitHub Issues
- **Discussions**: GitHub Discussions
- **Documentation**: Project Wiki
- **Email**: ep18r-support@teachfx.org

### Support SLA
- **Critical Issues**: 4 hours
- **High Priority**: 1 business day
- **Normal Priority**: 3 business days
- **Low Priority**: 1 week

---

*æœ¬æ–‡æ¡£æ˜¯ä¸€ä¸ªåŠ¨æ€æ›´æ–°çš„æ–‡æ¡£ï¼Œå°†éšç€é¡¹ç›®çš„å‘å±•è€Œæ›´æ–°ã€‚æœ€åæ›´æ–°: 2025å¹´12æœˆ19æ—¥*