// Seed: 1390085022
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1;
  wire id_1;
  wire id_2, id_3, id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3
  );
endmodule
module module_2 (
    id_1#(.id_2(1'b0)),
    id_3,
    id_4,
    id_5
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  module_0(
      id_1, id_4, id_5, id_5, id_1
  );
endmodule
