Info (10281): Verilog HDL Declaration information at inverted_residual_block.sv(56): object "size_kex" differs only in case from object "size_KEX" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/inverted_residual_block.sv Line: 56
Info (10281): Verilog HDL Declaration information at Main_Controller.sv(22): object "finish" differs only in case from object "FINISH" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/Main_Controller.sv Line: 22
Info (10281): Verilog HDL Declaration information at Main_Controller.sv(49): object "tox" differs only in case from object "Tox" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/Main_Controller.sv Line: 49
Info (10281): Verilog HDL Declaration information at Main_Controller.sv(49): object "toy" differs only in case from object "Toy" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/Main_Controller.sv Line: 49
Warning (10268): Verilog HDL information at DMA.sv(193): always construct contains both blocking and non-blocking assignments File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/DMA.sv Line: 193
Info (10281): Verilog HDL Declaration information at DMA.sv(25): object "w_fmi" differs only in case from object "W_FMI" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/DMA.sv Line: 25
Info (10281): Verilog HDL Declaration information at DMA.sv(25): object "w_kpw" differs only in case from object "W_KPW" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/DMA.sv Line: 25
Info (10281): Verilog HDL Declaration information at DMA.sv(25): object "w_kdw" differs only in case from object "W_KDW" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/DMA.sv Line: 25
Info (10281): Verilog HDL Declaration information at Convolution_1_1.sv(27): object "write" differs only in case from object "WRITE" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/Convolution_1_1.sv Line: 27
Info (10281): Verilog HDL Declaration information at Convolution_dsc.sv(30): object "write" differs only in case from object "WRITE" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/Convolution_dsc.sv Line: 30
Info (10281): Verilog HDL Declaration information at Convolution_dsc.sv(43): object "LOAD_FMINT" differs only in case from object "load_fmint" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/Convolution_dsc.sv Line: 43
Info (10281): Verilog HDL Declaration information at Convolution_dsc.sv(25): object "Tox" differs only in case from object "tox" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/Convolution_dsc.sv Line: 25
Info (10281): Verilog HDL Declaration information at Convolution_dsc.sv(25): object "Toy" differs only in case from object "toy" in the same scope File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/Convolution_dsc.sv Line: 25
Warning (10268): Verilog HDL information at testbench.sv(193): always construct contains both blocking and non-blocking assignments File: E:/Fichier/Etude/LFSA-Master_Info/MA2/Q2/Mémoire/Git/UCL-EPL-Master-Thesis-2019-2020/src/Simulation_code/testbench.sv Line: 193
