static inline T_1\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nreturn ( F_2 ( V_2 -> V_3 ) - 1 ) * 0x800 ;\r\n}\r\nstatic inline T_1\r\nF_3 ( struct V_1 * V_2 )\r\n{\r\nreturn F_1 ( V_2 ) + ! ( V_2 -> V_4 . V_5 & 1 ) * 0x80 ;\r\n}\r\nstatic inline T_1\r\nF_4 ( struct V_6 * V_7 , T_2 V_8 )\r\n{\r\nstatic const T_2 V_9 [] = { 16 , 8 , 0 , 24 } ;\r\nreturn V_9 [ V_8 ] ;\r\n}\r\nstatic int\r\nF_5 ( struct V_10 * V_11 , struct V_1 * V_2 ,\r\nint V_12 , int V_13 )\r\n{\r\nstruct V_6 * V_7 = ( void * ) V_11 ;\r\nconst T_1 V_14 = F_3 ( V_2 ) ;\r\nF_6 ( V_7 , 0x61c110 + V_14 , 0x0f0f0f0f , 0x01010101 * V_13 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_7 ( struct V_10 * V_11 , struct V_1 * V_2 ,\r\nint V_12 , int V_15 , int V_16 , bool V_17 )\r\n{\r\nstruct V_6 * V_7 = ( void * ) V_11 ;\r\nconst T_1 V_18 = F_1 ( V_2 ) ;\r\nconst T_1 V_14 = F_3 ( V_2 ) ;\r\nT_1 V_19 = 0x00000000 ;\r\nT_1 V_20 = 0x00000000 ;\r\nT_1 V_8 = 0 ;\r\nint V_21 ;\r\nV_20 |= V_16 << 18 ;\r\nV_19 |= ( ( 1 << V_15 ) - 1 ) << 16 ;\r\nif ( V_17 )\r\nV_19 |= 0x00004000 ;\r\nfor ( V_21 = 0 ; V_21 < V_15 ; V_21 ++ )\r\nV_8 |= 1 << ( F_4 ( V_7 , V_21 ) >> 3 ) ;\r\nF_6 ( V_7 , 0x612300 + V_18 , 0x007c0000 , V_20 ) ;\r\nF_6 ( V_7 , 0x61c10c + V_14 , 0x001f4000 , V_19 ) ;\r\nF_6 ( V_7 , 0x61c130 + V_14 , 0x0000000f , V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_8 ( struct V_10 * V_11 , struct V_1 * V_2 ,\r\nint V_12 , int V_8 , int V_22 , int V_23 )\r\n{\r\nstruct V_24 * V_25 = V_24 ( V_11 ) ;\r\nstruct V_6 * V_7 = ( void * ) V_11 ;\r\nconst T_1 V_14 = F_3 ( V_2 ) ;\r\nT_1 V_26 , V_27 = F_4 ( V_7 , V_8 ) ;\r\nT_2 V_28 , V_29 , V_30 , V_31 ;\r\nstruct V_32 V_33 ;\r\nstruct V_34 V_35 ;\r\nV_26 = F_9 ( V_25 , V_2 -> V_36 , V_2 -> V_37 ,\r\n& V_28 , & V_29 , & V_30 , & V_31 , & V_33 ) ;\r\nif ( ! V_26 )\r\nreturn - V_38 ;\r\nV_26 = F_10 ( V_25 , V_26 , 0 , V_22 , V_23 ,\r\n& V_28 , & V_29 , & V_30 , & V_31 , & V_35 ) ;\r\nif ( ! V_26 )\r\nreturn - V_39 ;\r\nF_6 ( V_7 , 0x61c118 + V_14 , 0x000000ff << V_27 , V_35 . V_40 << V_27 ) ;\r\nF_6 ( V_7 , 0x61c120 + V_14 , 0x000000ff << V_27 , V_35 . V_41 << V_27 ) ;\r\nF_6 ( V_7 , 0x61c130 + V_14 , 0x0000ff00 , V_35 . V_42 << 8 ) ;\r\nF_6 ( V_7 , 0x61c13c + V_14 , 0x00000000 , 0x00000000 ) ;\r\nreturn 0 ;\r\n}
