
h
Command: %s
53*	vivadotcl2@
,synth_design -top main -part xc7a35tcpg236-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a35t2default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a35t2default:defaultZ17-349
s
%Your %s license expires in %s day(s)
86*common2
	Synthesis2default:default2
292default:defaultZ17-86
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 233.301 ; gain = 68.777
2default:default
⁄
synthesizing module '%s'638*oasys2
main2default:default2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sources_1/new/main.vhd2default:default2
222default:default8@Z8-638
√
default block is never used226*oasys2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sources_1/new/main.vhd2default:default2
582default:default8@Z8-226
à
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
psign2default:default2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sources_1/new/main.vhd2default:default2
872default:default8@Z8-614
Ñ
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
A2default:default2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sources_1/new/main.vhd2default:default2
872default:default8@Z8-614
Ñ
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
B2default:default2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sources_1/new/main.vhd2default:default2
872default:default8@Z8-614
Ñ
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
S2default:default2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sources_1/new/main.vhd2default:default2
872default:default8@Z8-614
é
0Net %s in module/entity %s does not have driver.3422*oasys2
Fout2default:default2
main2default:default2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sources_1/new/main.vhd2default:default2
192default:default8@Z8-3848
ï
%done synthesizing module '%s' (%s#%s)256*oasys2
main2default:default2
12default:default2
12default:default2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sources_1/new/main.vhd2default:default2
222default:default8@Z8-256
q
!design %s has unconnected port %s3331*oasys2
main2default:default2
Fout[3]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
main2default:default2
Fout[2]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
main2default:default2
Fout[1]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
main2default:default2
Fout[0]2default:defaultZ8-3331
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 267.250 ; gain = 102.727
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ö
Loading clock regions from %s
13*device2c
OC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml2default:defaultZ21-13
õ
Loading clock buffers from %s
11*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ó
Loading package from %s
16*device2f
RC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
§
Parsing XDC File [%s]
179*designutils2n
ZC:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/constrs_1/new/imp.xdc2default:defaultZ20-179
≠
Finished Parsing XDC File [%s]
178*designutils2n
ZC:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/constrs_1/new/imp.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 466.500 ; gain = 301.977
2default:default
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 466.500 ; gain = 301.977
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 466.500 ; gain = 301.977
2default:default
é
0Net %s in module/entity %s does not have driver.3422*oasys2
Fout2default:default2
main2default:default2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sources_1/new/main.vhd2default:default2
192default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
0
%s*synth2!
Module main 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
2default:default
q
!design %s has unconnected port %s3331*oasys2
main2default:default2
Fout[3]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
main2default:default2
Fout[2]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
main2default:default2
Fout[1]2default:defaultZ8-3331
q
!design %s has unconnected port %s3331*oasys2
main2default:default2
Fout[0]2default:defaultZ8-3331
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 535.191 ; gain = 370.668
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 557.676 ; gain = 393.152
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 557.676 ; gain = 393.152
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 557.676 ; gain = 393.152
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 557.676 ; gain = 393.152
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 557.676 ; gain = 393.152
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 557.676 ; gain = 393.152
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 557.676 ; gain = 393.152
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|      |Cell   |Count |
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|1     |BUFG   |     1|
2default:default
;
%s*synth2,
|2     |CARRY4 |     6|
2default:default
;
%s*synth2,
|3     |LUT1   |    22|
2default:default
;
%s*synth2,
|4     |LUT2   |     5|
2default:default
;
%s*synth2,
|5     |LUT4   |    17|
2default:default
;
%s*synth2,
|6     |LUT5   |     5|
2default:default
;
%s*synth2,
|7     |LUT6   |    19|
2default:default
;
%s*synth2,
|8     |FDRE   |    21|
2default:default
;
%s*synth2,
|9     |IBUF   |    15|
2default:default
;
%s*synth2,
|10    |OBUF   |    16|
2default:default
;
%s*synth2,
|11    |OBUFT  |     4|
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
E
%s*synth26
"|      |Instance |Module |Cells |
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
E
%s*synth26
"|1     |top      |       |   131|
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 557.676 ; gain = 393.152
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 5 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 557.676 ; gain = 393.152
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
152default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
132default:default2
142default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:212default:default2
00:00:222default:default2
557.6762default:default2
373.0552default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 557.676 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Fri Feb 09 10:35:05 20182default:defaultZ17-206