#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 12 15:40:23 2017
# Process ID: 25095
# Current directory: /home/adam/vivado_workspace/sap_top/sap_top.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/adam/vivado_workspace/sap_top/sap_top.runs/synth_1/top.vds
# Journal file: /home/adam/vivado_workspace/sap_top/sap_top.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25099 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.215 ; gain = 155.137 ; free physical = 3573 ; free virtual = 10247
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'random_pulse_generator' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_random_pulse_generator/Sources/hdl/random_pulse_generator.v:36]
	Parameter LN2_PERIOD bound to: 4 - type: integer 
	Parameter MASK bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'pseudo_random' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_random_pulse_generator/Sources/hdl/random_pulse_generator.v:20]
INFO: [Synth 8-256] done synthesizing module 'pseudo_random' (1#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_random_pulse_generator/Sources/hdl/random_pulse_generator.v:20]
INFO: [Synth 8-256] done synthesizing module 'random_pulse_generator' (2#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_random_pulse_generator/Sources/hdl/random_pulse_generator.v:36]
INFO: [Synth 8-638] synthesizing module 'sap' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:25]
INFO: [Synth 8-3491] module 'AC' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:11' bound to instance 'Accumulator' of component 'AC' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:179]
INFO: [Synth 8-638] synthesizing module 'AC' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'AC' (3#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:21]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:11' bound to instance 'AddSub' of component 'ALU' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:189]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:19]
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:24]
WARNING: [Synth 8-614] signal 'sub' is read in the process but is not in the sensitivity list [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:19]
INFO: [Synth 8-3491] module 'B_Reg' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd:10' bound to instance 'BReg' of component 'B_Reg' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:197]
INFO: [Synth 8-638] synthesizing module 'B_Reg' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'B_Reg' (5#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/b_reg_behave.vhd:18]
INFO: [Synth 8-3491] module 'CU' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd:14' bound to instance 'CPU' of component 'CU' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:205]
INFO: [Synth 8-638] synthesizing module 'CU' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'CU' (6#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/control_unit_fsm.vhd:29]
INFO: [Synth 8-3491] module 'IR' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:20' bound to instance 'IRReg' of component 'IR' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:215]
INFO: [Synth 8-638] synthesizing module 'IR' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:30]
WARNING: [Synth 8-614] signal 'd' is read in the process but is not in the sensitivity list [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'IR' (7#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ir_behave.vhd:30]
INFO: [Synth 8-3491] module 'IRDec' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:8' bound to instance 'IRDecoder' of component 'IRDec' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:225]
INFO: [Synth 8-638] synthesizing module 'IRDec' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'IRDec' (8#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:18]
INFO: [Synth 8-3491] module 'MAR' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd:11' bound to instance 'MemoryAddressReg' of component 'MAR' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:234]
INFO: [Synth 8-638] synthesizing module 'MAR' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MAR' (9#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/mar_behave.vhd:19]
INFO: [Synth 8-3491] module 'PC' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd:14' bound to instance 'ProgramCounter' of component 'PC' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:242]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (10#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/pc_behave.vhd:22]
INFO: [Synth 8-3491] module 'ROM_16_8' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:10' bound to instance 'ROM' of component 'ROM_16_8' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:250]
INFO: [Synth 8-638] synthesizing module 'ROM_16_8' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:16]
WARNING: [Synth 8-614] signal 'rom' is read in the process but is not in the sensitivity list [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ROM_16_8' (11#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/rom_16_8_behave.vhd:16]
INFO: [Synth 8-3491] module 'O' declared at '/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd:9' bound to instance 'OReg' of component 'O' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:256]
INFO: [Synth 8-638] synthesizing module 'O' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'O' (12#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/o_behave.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sap' (13#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:25]
WARNING: [Synth 8-689] width (32) of port connection 'hlt' does not match port width (1) of module 'sap' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/new/top.v:47]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/new/top.v:47]
INFO: [Synth 8-638] synthesizing module 'sha3_high_throughput' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/sha3_high_throughput.v:26]
INFO: [Synth 8-638] synthesizing module 'padder' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder.v:21]
INFO: [Synth 8-638] synthesizing module 'padder1' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder1.v:17]
INFO: [Synth 8-256] done synthesizing module 'padder1' (14#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder1.v:17]
INFO: [Synth 8-256] done synthesizing module 'padder' (15#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/padder.v:21]
INFO: [Synth 8-638] synthesizing module 'f_permutation' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation.v:19]
INFO: [Synth 8-638] synthesizing module 'rconst2in1' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/rconst2in1.v:18]
INFO: [Synth 8-256] done synthesizing module 'rconst2in1' (16#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/rconst2in1.v:18]
INFO: [Synth 8-638] synthesizing module 'round2in1' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/round2in1.v:25]
INFO: [Synth 8-256] done synthesizing module 'round2in1' (17#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/round2in1.v:25]
INFO: [Synth 8-256] done synthesizing module 'f_permutation' (18#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation.v:19]
INFO: [Synth 8-256] done synthesizing module 'sha3_high_throughput' (19#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/sha3_high_throughput.v:26]
INFO: [Synth 8-638] synthesizing module 'sha3_low_throughput' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/sha3_low_throughput.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'in' does not match port width (64) of module 'padder' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/sha3_low_throughput.v:91]
WARNING: [Synth 8-689] width (2) of port connection 'byte_num' does not match port width (3) of module 'padder' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/sha3_low_throughput.v:91]
INFO: [Synth 8-256] done synthesizing module 'sha3_low_throughput' (20#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/sha3_low_throughput.v:26]
INFO: [Synth 8-638] synthesizing module 'simon_core' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/hdl/simon_core.v:21]
INFO: [Synth 8-638] synthesizing module 'simon_datapath_shiftreg' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/hdl/Simon_bit_serial_datapath_FPGA.v:21]
INFO: [Synth 8-256] done synthesizing module 'simon_datapath_shiftreg' (21#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/hdl/Simon_bit_serial_datapath_FPGA.v:21]
INFO: [Synth 8-638] synthesizing module 'simon_key_expansion_shiftreg' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/hdl/Simon_bit_serial_key_expansion_FPGA.v:22]
INFO: [Synth 8-256] done synthesizing module 'simon_key_expansion_shiftreg' (22#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/hdl/Simon_bit_serial_key_expansion_FPGA.v:22]
INFO: [Synth 8-256] done synthesizing module 'simon_core' (23#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/hdl/simon_core.v:21]
INFO: [Synth 8-256] done synthesizing module 'top' (24#1) [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/new/top.v:23]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[62]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[61]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[60]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[59]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[58]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[57]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[56]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[55]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[54]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[53]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[52]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[51]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[50]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[49]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[48]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[47]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[46]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[45]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[44]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[43]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[42]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[41]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[40]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[39]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[38]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[37]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[36]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[35]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[34]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[33]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[32]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[30]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[29]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[28]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[27]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[26]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[25]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[24]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[23]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[22]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[21]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[20]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[19]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[18]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[17]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[16]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[14]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[13]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[12]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[11]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[10]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[9]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[8]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[6]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[5]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[4]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_1[2]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[62]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[61]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[60]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[59]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[58]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[57]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[56]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[55]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[54]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[53]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[52]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[51]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[50]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[49]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[48]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[47]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[46]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[45]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[44]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[43]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[42]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[41]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[40]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[39]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[38]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[37]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[36]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[35]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[34]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[33]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[32]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[30]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[29]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[28]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[27]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[26]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[25]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[24]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[23]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[22]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[21]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[20]
WARNING: [Synth 8-3331] design round2in1 has unconnected port round_const_2[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1091.652 ; gain = 206.574 ; free physical = 3519 ; free virtual = 10193
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1091.652 ; gain = 206.574 ; free physical = 3519 ; free virtual = 10193
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1467.395 ; gain = 0.000 ; free physical = 3220 ; free virtual = 9895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1467.395 ; gain = 582.316 ; free physical = 3219 ; free virtual = 9894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1467.395 ; gain = 582.316 ; free physical = 3219 ; free virtual = 9894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sap_0. (constraint file  /home/adam/vivado_workspace/sap_top/sap_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1467.395 ; gain = 582.316 ; free physical = 3219 ; free virtual = 9894
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'q_data_reg[7:0]' into 'q_alu_reg[7:0]' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/ac_behave.vhd:27]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/alu_behave.vhd:29]
INFO: [Synth 8-5544] ROM "bit_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "round_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/irdec_behave.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1467.395 ; gain = 582.316 ; free physical = 3219 ; free virtual = 9894
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation.v:56]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation.v:56]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    576 Bit         XORs := 2     
	   5 Input     64 Bit         XORs := 20    
	   3 Input     64 Bit         XORs := 100   
	   2 Input     64 Bit         XORs := 100   
	  16 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 28    
	   4 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	             1600 Bit    Registers := 2     
	              576 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 2     
	   2 Input    576 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/f_permutation.v:56]
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module pseudo_random 
Detailed RTL Component Info : 
+---XORs : 
	  16 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module random_pulse_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module AC 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module B_Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module IRDec 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MAR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ROM_16_8 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module O 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module padder 
Detailed RTL Component Info : 
+---Registers : 
	              576 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
Module round2in1 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     64 Bit         XORs := 10    
	   3 Input     64 Bit         XORs := 50    
	   2 Input     64 Bit         XORs := 50    
	   2 Input      1 Bit         XORs := 14    
Module f_permutation 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    576 Bit         XORs := 1     
+---Registers : 
	             1600 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sha3_high_throughput 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sha3_low_throughput 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module simon_datapath_shiftreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module simon_key_expansion_shiftreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1467.395 ; gain = 582.316 ; free physical = 3219 ; free virtual = 9894
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'state_reg' into 'padder_/state_reg' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_high_throughput/Sources/hdl/sha3_high_throughput.v:57]
INFO: [Synth 8-4471] merging register 'state_reg' into 'padder_/state_reg' [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sha3_low_throughput/Sources/hdl/sha3_low_throughput.v:58]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1467.395 ; gain = 582.316 ; free physical = 3218 ; free virtual = 9894
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1467.395 ; gain = 582.316 ; free physical = 3218 ; free virtual = 9894

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[57]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[58]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[58]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[59]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[59]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[60]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[60]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[61]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[61]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[62]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[62]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[63]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[49]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[49]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[50]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[50]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[51]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[51]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[52]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[52]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[53]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[53]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[54]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[54]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[55]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[55]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[41]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[41]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[42]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[42]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[43]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[43]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[44]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[44]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[45]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[45]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[46]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[46]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[47]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[47]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[33]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[33]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[34]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[34]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[35]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[35]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[36]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[36]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[37]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[37]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[38]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[38]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[39]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[39]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[24]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[25]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[26]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[27]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[28]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[29]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[30]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[31]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[16]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[17]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[18]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[19]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[20]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[21]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[22]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[23]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[8]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[9]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[10]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[11]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[12]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[13]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[14]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[15]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[0]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[1]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[2]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[3]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_low_throughput_0/padder_/out_reg[4] )
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[5]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[121]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[122]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[123]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[124]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[125]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[126]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[127]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[113]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[114]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[115]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[116]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[117]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[118]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[119]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[105]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[106]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[107]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[108]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[109]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[110]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[111]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[97]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[98]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[99]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[100]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[101]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[102]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[103]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[88]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[89]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[90]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[91]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[92]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[93]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[94]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[95]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[80]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[81]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[82]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[83]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[84]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[85]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[64]'
INFO: [Synth 8-3886] merging instance 'sha3_low_throughput_0/padder_/out_reg[86]' (FDRE) to 'sha3_low_throughput_0/padder_/out_reg[68]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sha3_high_throughput_0/padder_/out_reg[4] )
WARNING: [Synth 8-3332] Sequential element (out_ready_reg) is unused and will be removed from module f_permutation.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[575]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[574]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[573]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[572]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[571]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[570]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[569]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[566]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[565]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[564]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[563]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[562]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[561]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[559]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[558]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[557]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[556]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[555]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[554]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[553]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[551]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[550]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[549]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[548]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[547]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[546]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[545]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[543]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[542]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[541]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[540]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[539]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[538]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[537]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[535]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[534]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[533]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[532]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[531]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[530]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[529]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[527]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[526]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[525]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[524]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[523]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[522]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[521]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[517]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[516]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[515]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[514]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[513]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[511]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[510]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[509]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[508]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[507]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[506]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[505]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[502]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[501]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[500]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[499]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[498]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[497]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[495]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[494]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[493]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[492]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[491]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[490]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[489]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[487]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[486]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[485]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[484]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[483]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[482]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[481]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[479]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[478]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[477]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[476]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[475]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[474]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[473]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[471]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[470]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[469]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[468]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[467]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[466]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[465]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[463]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[462]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[461]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[460]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sha3_high_throughput_0/padder_/out_reg[459]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:11:10 ; elapsed = 00:11:17 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 166 ; free virtual = 6474
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:11:10 ; elapsed = 00:11:17 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 166 ; free virtual = 6474

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:17 ; elapsed = 00:11:24 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 168 ; free virtual = 6462
---------------------------------------------------------------------------------
Found timing loop:
     0: sap_0/i_17/z (tricell)
     1: sap_0/i_17/z (tricell)
WARNING: [Synth 8-295] found timing loop. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:16]
Found timing loop:
     0: sap_0/i_18/z (tricell)
     1: sap_0/i_18/z (tricell)
WARNING: [Synth 8-295] found timing loop. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:16]
Found timing loop:
     0: sap_0/i_19/z (tricell)
     1: sap_0/i_19/z (tricell)
WARNING: [Synth 8-295] found timing loop. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:16]
Found timing loop:
     0: sap_0/i_20/z (tricell)
     1: sap_0/i_20/z (tricell)
WARNING: [Synth 8-295] found timing loop. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:16]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through sap_0/i_11/z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through sap_0/i_10/z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through sap_0/i_9/z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through sap_0/i_8/z'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:09 ; elapsed = 00:12:16 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 178 ; free virtual = 6471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:33 ; elapsed = 00:12:40 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 179 ; free virtual = 6472
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:12:33 ; elapsed = 00:12:40 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 179 ; free virtual = 6472

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:12:33 ; elapsed = 00:12:40 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 179 ; free virtual = 6472
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:35 ; elapsed = 00:12:42 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 179 ; free virtual = 6472
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:35 ; elapsed = 00:12:42 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 179 ; free virtual = 6472
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Found timing loop:
     0: sap_0/\q_alu[0]_i_1 /O (LUT2)
     1: sap_0/\q_alu[0]_i_1 /I0 (LUT2)
     2: sap_0/\q_alu[0]_i_2 /O (LUT2)
     3: sap_0/\q_alu[0]_i_2 /I0 (LUT2)
     4: sap_0/\q_alu[0]_i_4 /O (LUT6)
     5: sap_0/\q_alu[0]_i_4 /I4 (LUT6)
     6: sap_0/\q_alu[0]_i_1 /O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:16]
Found timing loop:
     0: sap_0/\q_alu[1]_i_1 /O (LUT2)
     1: sap_0/\q_alu[1]_i_1 /I0 (LUT2)
     2: sap_0/\q_alu[1]_i_2 /O (LUT2)
     3: sap_0/\q_alu[1]_i_2 /I0 (LUT2)
     4: sap_0/\q_alu[1]_i_4 /O (LUT6)
     5: sap_0/\q_alu[1]_i_4 /I4 (LUT6)
     6: sap_0/\q_alu[1]_i_1 /O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:16]
Found timing loop:
     0: sap_0/\q_alu[2]_i_1 /O (LUT2)
     1: sap_0/\q_alu[2]_i_1 /I0 (LUT2)
     2: sap_0/\q_alu[2]_i_2 /O (LUT2)
     3: sap_0/\q_alu[2]_i_2 /I0 (LUT2)
     4: sap_0/\q_alu[2]_i_4 /O (LUT6)
     5: sap_0/\q_alu[2]_i_4 /I4 (LUT6)
     6: sap_0/\q_alu[2]_i_1 /O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:16]
Found timing loop:
     0: sap_0/\q_alu[3]_i_1 /O (LUT2)
     1: sap_0/\q_alu[3]_i_1 /I0 (LUT2)
     2: sap_0/\q_alu[3]_i_2 /O (LUT2)
     3: sap_0/\q_alu[3]_i_2 /I0 (LUT2)
     4: sap_0/\q_alu[3]_i_4 /O (LUT6)
     5: sap_0/\q_alu[3]_i_4 /I4 (LUT6)
     6: sap_0/\q_alu[3]_i_1 /O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/home/adam/vivado_workspace/sap_top/sap_top.srcs/sources_1/imports/vivado_workspace/ooc_sap/Sources/hdl/sap.vhd:16]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through sap_0/\q_alu[0]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through sap_0/\q_alu[1]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through sap_0/\q_alu[2]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through sap_0/\q_alu[3]_i_2 /O'
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:37 ; elapsed = 00:12:44 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 179 ; free virtual = 6473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | simon_core_0/datapath/fifo_ff56_reg   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | simon_core_0/datapath/lut_ff56_reg    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | simon_core_0/datapath/shifter1_reg[0] | 56     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top         | simon_core_0/datapath/shifter2_reg[0] | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top         | simon_core_0/key_exp/lut_ff0_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | simon_core_0/key_exp/fifo_ff0_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | simon_core_0/key_exp/shifter1_reg[0]  | 60     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top         | simon_core_0/key_exp/shifter2_reg[0]  | 64     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top         | sha3_high_throughput_0/i_reg[10]      | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | sha3_low_throughput_0/i_reg[22]       | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    45|
|3     |LUT1    |     6|
|4     |LUT2    |  1525|
|5     |LUT3    |  1369|
|6     |LUT4    |  1120|
|7     |LUT5    |  2288|
|8     |LUT6    |  7099|
|9     |SRL16E  |     5|
|10    |SRLC32E |     9|
|11    |FDCE    |    56|
|12    |FDPE    |    16|
|13    |FDRE    |  3457|
|14    |LD      |     5|
|15    |IBUF    |    12|
|16    |OBUF    |    13|
|17    |OBUFT   |     3|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 17029|
|2     |  sap_0  |sap    |   127|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:37 ; elapsed = 00:12:44 . Memory (MB): peak = 4834.395 ; gain = 3949.316 ; free physical = 179 ; free virtual = 6473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:12:27 ; elapsed = 00:12:31 . Memory (MB): peak = 4834.395 ; gain = 3486.434 ; free physical = 179 ; free virtual = 6473
Synthesis Optimization Complete : Time (s): cpu = 00:12:37 ; elapsed = 00:12:44 . Memory (MB): peak = 4834.402 ; gain = 3949.324 ; free physical = 180 ; free virtual = 6473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
186 Infos, 242 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:39 ; elapsed = 00:12:43 . Memory (MB): peak = 4834.402 ; gain = 3874.770 ; free physical = 182 ; free virtual = 6475
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4866.410 ; gain = 0.000 ; free physical = 179 ; free virtual = 6474
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 15:53:19 2017...
