/*
 * Copyright (c) 2024 Aaron Chan
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <st/f1/stm32f103X8.dtsi>
#include <st/f1/stm32f103r(8-b)tx-pinctrl.dtsi>
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
	model = "Deputy Receiver";
	compatible = "st,stm32f103xe";

	chosen {
		zephyr,console = &usart1;
		zephyr,shell-uart = &usart1;
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
	};

	leds: leds {
		compatible = "gpio-leds";
		led: led {
			gpios = <&gpiob 12 GPIO_ACTIVE_HIGH>;
			label = "User LD2";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		dip1: dip1 {
			label = "DIP 1";
			gpios = <&gpiod 0 GPIO_ACTIVE_LOW>;
			zephyr,code = <INPUT_KEY_0>;
		};

		dip2: dip2 {
			label = "DIP 2";
			gpios = <&gpioc 15 GPIO_ACTIVE_LOW>;
			zephyr,code = <INPUT_KEY_0>;
		};
	};

	aliases {
		dbg-uart = &usart1;
		gnss-uart = &usart2;
		lora = &lora0;
		pin-sw = &dip1;
		gnss = &maxm10s;
		led0 = &led;
		watchdog0 = &iwdg;
		die-temp0 = &die_temp;
	};

	zephyr,user {
        io-channels = <&adc1 0>;
    };
};

&adc1 {
    pinctrl-0 = <&adc1_in0_pa0>;
    pinctrl-names = "default";
    status = "okay";
    #address-cells = <1>;
    #size-cells = <0>;

    channel@0 {
        reg = <0>;
        zephyr,gain = "ADC_GAIN_1";
        zephyr,reference = "ADC_REF_INTERNAL";
        zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
        zephyr,resolution = <12>;
    };
};


&clk_lsi {
	status = "okay";
};

&clk_hsi {
	clock-frequency = <DT_FREQ_M(8)>;
	status = "okay";
};

&pll {
	mul = <2>;
	clocks = <&clk_hsi>;
	status = "okay";
};

&rcc {
	clocks = <&pll>;
	clock-frequency = <DT_FREQ_M(8)>;
	ahb-prescaler = <1>;
	apb1-prescaler = <2>;
	apb2-prescaler = <1>;
	adc-prescaler = <2>;
};

// DEBUG UART
&usart1 {
	pinctrl-0 = <&usart1_tx_pa9 &usart1_rx_pa10>;
	pinctrl-names = "default";
	current-speed = <9600>;
	status = "okay";
};

// USB UART
&usart2 {
	pinctrl-0 = <&usart2_tx_pa2 &usart2_rx_pa3>;
	pinctrl-names = "default";
	current-speed = <9600>;
	status = "okay";

	// We are lying here to avoid any potential compile errors
	maxm10s: ublox-maxm10s {
        status = "okay";
        compatible = "gnss-nmea-generic";
    };
};

//zephyr_udc0: &usbotg_fs {
//	pinctrl-0 = <&usb_otg_fs_dm_pa11 &usb_otg_fs_dp_pa12>;
//	pinctrl-names = "default";
//	status = "okay";
//
//	cdc_acm_uart0: cdc_acm_uart0 {
//		compatible = "zephyr,cdc-acm-uart";
//		label = "CDC_ACM_0";
//	};
//};

&spi1 {
	pinctrl-0 = <&spi1_sck_master_pa5 &spi1_miso_master_pa6 &spi1_mosi_master_pa7>;
	pinctrl-names = "default";
	cs-gpios = <&gpiob 1 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
	status = "okay";

	lora0: lora0@0 {
        compatible = "semtech,sx1276";
        reg = <0>;
        reset-gpios = <&gpiob 11 GPIO_ACTIVE_LOW>;
        dio-gpios = <&gpiob 0 (GPIO_PULL_DOWN | GPIO_ACTIVE_HIGH)>,
                    <&gpiob 9 (GPIO_PULL_DOWN | GPIO_ACTIVE_HIGH)>,
                    <&gpiob 8 (GPIO_PULL_DOWN | GPIO_ACTIVE_HIGH)>,
                    <&gpiob 2 (GPIO_PULL_DOWN | GPIO_ACTIVE_HIGH)>,
                    <&gpiob 1 (GPIO_PULL_DOWN | GPIO_ACTIVE_HIGH)>,
                    <&gpiob 10 (GPIO_PULL_DOWN | GPIO_ACTIVE_HIGH)>;
        power-amplifier-output = "pa-boost";
        spi-max-frequency = <125000>;
        status = "okay";
    };
};

//&iwdg {
//	status = "okay";
//};

//&rtc {
//	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x10000000>,
//		 <&rcc STM32_SRC_LSI RTC_SEL(2)>;
//	status = "okay";
//};

&die_temp {
	status = "okay";
};

//&dma1 {
//	status = "okay";
//};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		/* Set 2KB of storage at the end of 128KB flash */
		storage_partition: partition@1f800 {
			label = "storage";
			reg = <0x0001f800 DT_SIZE_K(2)>;
		};
	};
};
