// Seed: 1131615276
module module_0;
  module_3 modCall_1 ();
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    output wor   id_2,
    output tri   id_3
);
  logic id_5;
  wire  id_6;
  module_0 modCall_1 ();
  wire id_7;
  assign id_2 = id_7;
  assign id_3 = 1;
endmodule : SymbolIdentifier
module module_2 (
    output tri   id_0,
    input  uwire id_1
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
  assign id_0 = id_1;
endmodule
module module_3 ();
  wire id_1, id_2;
  assign module_4.id_1 = 0;
endmodule
module module_4 (
    input wire id_0,
    input tri  id_1,
    input wor  id_2
    , id_4 = 'b0
);
  assign id_4 = 1;
  integer id_5;
  logic   id_6;
  module_3 modCall_1 ();
  always #1 id_5 <= 1;
  logic id_7;
endmodule
