Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 02:15:51 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_68 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cnt_w_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_68/CK (DFFS_X2)                      0.0000     0.0000 r
  R_68/Q (DFFS_X2)                       0.6792     0.6792 f
  U581/ZN (OAI21_X2)                     0.2864     0.9655 r
  U913/Z (MUX2_X1)                       0.7685     1.7340 f
  U503/ZN (OAI21_X1)                     0.2945     2.0285 r
  cnt_w_reg[2]/D (DFFR_X1)               0.0000     2.0285 r
  data arrival time                                 2.0285

  clock clk (rise edge)                  2.3900     2.3900
  clock network delay (ideal)            0.0000     2.3900
  clock uncertainty                     -0.0500     2.3400
  cnt_w_reg[2]/CK (DFFR_X1)              0.0000     2.3400 r
  library setup time                    -0.3077     2.0323
  data required time                                2.0323
  -----------------------------------------------------------
  data required time                                2.0323
  data arrival time                                -2.0285
  -----------------------------------------------------------
  slack (MET)                                       0.0038


1
