
*** Running vivado
    with args -log arctan_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arctan_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source arctan_top.tcl -notrace
Command: synth_design -top arctan_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7956 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 563.508 ; gain = 185.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'arctan_top' [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctan_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'initial_stage' [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/initial_stage.v:2]
INFO: [Synth 8-6155] done synthesizing module 'initial_stage' (1#1) [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/initial_stage.v:2]
INFO: [Synth 8-6157] synthesizing module 'arctangent0' [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent0.v:2]
WARNING: [Synth 8-567] referenced signal 'rev' should be on the sensitivity list [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent0.v:20]
WARNING: [Synth 8-567] referenced signal 'ybuff' should be on the sensitivity list [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent0.v:20]
WARNING: [Synth 8-567] referenced signal 'xbuff' should be on the sensitivity list [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent0.v:20]
INFO: [Synth 8-6155] done synthesizing module 'arctangent0' (2#1) [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent0.v:2]
INFO: [Synth 8-6157] synthesizing module 'arctangent1' [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent1.v:2]
WARNING: [Synth 8-567] referenced signal 'rev' should be on the sensitivity list [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent1.v:23]
WARNING: [Synth 8-567] referenced signal 'ang_in' should be on the sensitivity list [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent1.v:23]
WARNING: [Synth 8-567] referenced signal 'ybuff' should be on the sensitivity list [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent1.v:23]
WARNING: [Synth 8-567] referenced signal 'xbuff' should be on the sensitivity list [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'arctangent1' (3#1) [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent1.v:2]
WARNING: [Synth 8-6014] Unused sequential element x_01_reg was removed.  [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctan_top.v:26]
WARNING: [Synth 8-6014] Unused sequential element y_01_reg was removed.  [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctan_top.v:27]
WARNING: [Synth 8-6014] Unused sequential element ang_01_reg was removed.  [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctan_top.v:28]
INFO: [Synth 8-6155] done synthesizing module 'arctan_top' (4#1) [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctan_top.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 626.395 ; gain = 248.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 626.395 ; gain = 248.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 626.395 ; gain = 248.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent1.v:25]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sources_1/new/arctangent1.v:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 626.395 ; gain = 248.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arctan_top 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module initial_stage 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module arctangent0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
Module arctangent1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'dft1/yout_reg[1]' (FDC) to 'dft1/yout_reg[0]'
INFO: [Synth 8-3886] merging instance 'y_00_reg[1]' (FD) to 'y_00_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 819.789 ; gain = 442.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 824.113 ; gain = 446.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 824.113 ; gain = 446.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 824.117 ; gain = 446.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 824.117 ; gain = 446.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 824.117 ; gain = 446.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 824.117 ; gain = 446.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 824.117 ; gain = 446.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 824.117 ; gain = 446.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |    15|
|4     |LUT2   |    47|
|5     |LUT3   |    42|
|6     |LUT4   |     1|
|7     |LUT5   |    12|
|8     |LUT6   |    26|
|9     |FDCE   |    28|
|10    |FDPE   |     1|
|11    |FDRE   |    29|
|12    |IBUF   |    30|
|13    |OBUF   |    45|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   304|
|2     |  dft1   |initial_stage |    61|
|3     |  dft2   |arctangent0   |   129|
|4     |  dft3   |arctangent1   |     9|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 824.117 ; gain = 446.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 824.117 ; gain = 446.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 824.117 ; gain = 446.562
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 942.051 ; gain = 589.371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.runs/synth_1/arctan_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arctan_top_utilization_synth.rpt -pb arctan_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 20:36:54 2022...
