# UART_Project_UVM_Principals
Designed and verified a UART system using Verilog for RTL implementation of transmitter and receiver modules.
Developed a SystemVerilog testbench leveraging UVM principles, including generator, driver, monitor, and scoreboard components.
Created a reusable verification environment with mailboxes and interfaces for robust transaction-based testing.
