--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/rambontanga/Manually_Installed_Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PmodAD1GGWP.twx PmodAD1GGWP.ncd -o
PmodAD1GGWP.twr PmodAD1GGWP.pcf -ucf PmodAD1GGWP.ucf

Design file:              PmodAD1GGWP.ncd
Physical constraint file: PmodAD1GGWP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
calibrate1  |    1.262(R)|      SLOW  |   -0.104(R)|      SLOW  |CLK_BUFGP         |   0.000|
calibrate2  |    1.424(R)|      SLOW  |   -0.415(R)|      SLOW  |CLK_BUFGP         |   0.000|
calibrate3  |    0.996(R)|      SLOW  |    0.059(R)|      SLOW  |CLK_BUFGP         |   0.000|
calibrate4  |    0.980(R)|      FAST  |    0.125(R)|      SLOW  |CLK_BUFGP         |   0.000|
calibrate5  |    1.186(R)|      FAST  |   -0.058(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLK12_5K1   |         8.528(R)|      SLOW  |         4.625(R)|      FAST  |CLK_BUFGP         |   0.000|
CLK12_5K2   |         7.312(R)|      SLOW  |         3.813(R)|      FAST  |CLK_BUFGP         |   0.000|
CLK12_5K3   |         8.075(R)|      SLOW  |         4.312(R)|      FAST  |CLK_BUFGP         |   0.000|
led<0>      |        11.650(R)|      SLOW  |         4.978(R)|      FAST  |CLK_BUFGP         |   0.000|
led<1>      |        11.767(R)|      SLOW  |         5.273(R)|      FAST  |CLK_BUFGP         |   0.000|
led<2>      |        12.163(R)|      SLOW  |         5.256(R)|      FAST  |CLK_BUFGP         |   0.000|
led<3>      |        11.177(R)|      SLOW  |         5.191(R)|      FAST  |CLK_BUFGP         |   0.000|
led<4>      |        10.741(R)|      SLOW  |         4.217(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.857|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov  9 23:41:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



