DRC: Design Rule Check Radiant Software (64-bit) 2024.1.0.34.2
Sat Nov  2 12:02:35 2024

Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2024.1/cae_library/synthesis/verilog/iCE40UP.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/vparizot/E155/lab7mvp/lab07_fpga/src/aes_starter.sv'
INFO <2049992> - C:/Users/vparizot/E155/lab7mvp/lab07_fpga/src/aes_starter.sv(15,58-15,61) (VERI-2561) undeclared symbol 'clk', assumed default net type 'wire'
INFO <2049992> - C:/Users/vparizot/E155/lab7mvp/lab07_fpga/src/aes_starter.sv(247,17-247,20) (VERI-2561) undeclared symbol 'clk', assumed default net type 'wire'
INFO <2049992> - C:/Users/vparizot/E155/lab7mvp/lab07_fpga/src/aes_starter.sv(343,38-343,41) (VERI-2561) undeclared symbol 'clk', assumed default net type 'wire'
INFO <2049992> - C:/Users/vparizot/E155/lab7mvp/lab07_fpga/src/aes_starter.sv(6,8-6,11) (VERI-1018) compiling module 'aes'
