================================================================================ 
Commit: 2d2650c9bb21eb51f4528ecfbf3c0aaf1a345ab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:46:11 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 3254_00

Hsd-es-id: N/A
Original commit date: Thu Jun 17 01:46:58 2021 -0700
Change-Id: Id5ae0165c67423e7134263280a0ef620148d5295
Original commit hash: 16a34c57db0c8c51b3fe2a9ebff7f3395c968008

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 159e1eba673a54f86f39bc6d58c4926be6983cf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:46:09 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[JSL] Register FV boot option using empty Unicode string instead of NULL pointer"

This reverts commit 5f509bca021807dedb4d7b6b61ba95ae51ff6f78.

Hsd-es-id: NA
Original commit date: Thu Jun 17 01:11:48 2021 -0700
Change-Id: Ie632c9f2d2002e5d9bae857cdfec52c357ad23ab
Original commit hash: 0edce6a87b5ac71521a62c3b383dcd96d7176f7a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 15e7af5594d6cafb56768822165e7d3780739ce5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:46:06 2021 +0530 
-------------------------------------------------------------------------------- 
[JSL+] L2 cache option is showing N/A in BIOS page.

As a part of "CPU L2 cache size not match EDS" check-in, the function to display L2 cache was removed.
Adding the display function back to display the L2 cache values in Setup page.

Hsd-es-id: 16013705094
Original commit date: Tue Jun 15 17:36:29 2021 +0530
Change-Id: I4eeff391da9e18ffd490b89d0df3037877a7cf3b
Original commit hash: 3609b3ce0566059a05ae02f9f6a3e665660d0348

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 86dc2958b88cb240ac23a89f47ed2821c035d576 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:46:04 2021 +0530 
-------------------------------------------------------------------------------- 
[JSL] Register FV boot option using empty Unicode string instead of NULL pointer

Changing from null string to unicode string give the flexibility to
platform code owner to insert unicode string to the RegisterFvBootOption
OptionalData to improve the boot time to UEFI Shell. For example:
the platform code owner can set the OptionalData with "-nomap" option
to disable device mapping print and "-delay 1" to reduce the shell
entry time.
This can reduce more then 5 seconds when booting to shell

Reference from:
[ADL] https://git-amr-7.devtools.intel.com/gerrit/#/c/124793/
[SPR] https://git-amr-7.devtools.intel.com/gerrit/#/c/135251/

Hsd-es-id: NA
Original commit date: Fri Jun 11 17:03:50 2021 +0800
Change-Id: Ic3f61ade2907d8aa650367e3437efa2185736bfa
Original commit hash: 179d991c0c23cb37c084d704117ae325ca4f3772

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 4f8ccf821d297b16f498be07c39cbfc501a7dff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:46:02 2021 +0530 
-------------------------------------------------------------------------------- 
[JSL] Add Refresh Rate Options for Row Hammer Solution

[Issue/Feature Description]
1.Set Refresh Rate in mcmnts_spare_0_0_0_mchbar register in MrcRhPrevention()
2.Add 1x Refresh, 4x Refresh and NORMAL Refresh Rate in BIOS MENU Options for Row Hammer Refresh Rate Solution
  1x Refresh Rate is only for LPDDR4/5, which prevents the refresh rate from dropping below 1xNominal.

BIOS Option
     Intel Advanced Menu
        Memory Configuration
            Enable RH Prevention [Enable|Disable]
                Row Hammer Refresh Rate Solution  [1x Refresh|2x Refresh|4x Refresh|NORMAL Refresh]

[impact]
JSL

Hsd-es-id: 16013183610
Original commit date: Wed May 19 13:30:30 2021 +0800
Change-Id: Iaa0f80f6ed98c720395fbcc693046f975a43de6b
Original commit hash: c7c0d53016a85c193f00e878131f932d31ec2fb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcSetup.c
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: a3657e59747b379f6e1384e9a76ef93875eabe00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:45:58 2021 +0530 
-------------------------------------------------------------------------------- 
IMGIPU/Clock: imgclkout_1 can not output clock

Offset camera1 register changed to 0x0C from 0x80

Hsd-es-id: 22013187796
Original commit date: Wed Jun 2 12:17:44 2021 +0200
Change-Id: If1aeca785c0608ba42208c60f2b51f8f67763694
Original commit hash: d222863d5afe7b98637093d1790df2aeff4da8f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Include/AcpiTables/Dsdt/IsClkJsl.asl

================================================================================ 
Commit: e8ac82a7a01a72ba9fbcdcd5687ae9de1d974432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:45:56 2021 +0530 
-------------------------------------------------------------------------------- 
[JSL+] JSL A0 Microcode Update from m_01_906c0_0000001d to m_01_906c0_2400001e

Hsd-es-id: NA
Original commit date: Wed May 26 16:37:01 2021 +0530
Change-Id: I204c3dd5d7ef56fc83834e4db318689202cda95d
Original commit hash: bbbde0eb891d08e7184c158de3ffd711a18233c1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m_01_906c0_2400001e.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 726967df3ef4a5d3f86bd786e7b5456282af0770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:45:54 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PcieRp: Setting PCIESD to 11 is not support for SIP<17.

Setting PCIESE to 11 is not supported for SIP<17

Hsd-es-id: 22013125970
Original commit date: Wed May 26 11:35:07 2021 +0530
Change-Id: Idd363f97df2f46faae2cb9c994cebfb650507a9e
Original commit hash: 76608263b562462eb00be4c8782fd25f6d38b7b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: ad0db246daf1b3001277b267d386198eb9c08993 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:45:51 2021 +0530 
-------------------------------------------------------------------------------- 
[JSL+] BIOS to create _DSM(4) for UCSI so that the UCSI driver will not send DR_SWAP

Hsd-es-id: 16013128122
Original commit date: Mon May 10 15:33:57 2021 +0530
Change-Id: I81cf4010189b2b22804129b4a2d02b42bd846dc3
Original commit hash: 13ab7e7950b95f03be247e814846e092aead8ebe

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/Include/PlatformNvsAreaDef.h
JasperLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr
JasperLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: a40b4bbe8a8683b0901718976a66359aeedd63c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:45:49 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Low priority tool chain default build for CLANGPDB

Lower priority CLANGPDB for Silicon build to unlock policy check failure

Hsd-es-id: N/A
Original commit date: Tue May 11 12:43:02 2021 +0530
Change-Id: I06632be7ad621d29891335d64c0c2883e37e3130
Original commit hash: bf6e3c0f1bc3794effbade9b67b98d0b55c0115c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py

================================================================================ 
Commit: 6e3ef4101319ff048e53b495e642183a617eb64c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:45:48 2021 +0530 
-------------------------------------------------------------------------------- 
CPU L2 cache size not match EDS

Hsd-es-id: 1509062652
Original commit date: Wed Apr 28 10:37:29 2021 +0530
Change-Id: I157ab947f73736fb65d0710cd9d2cbf5316bb5b6
Original commit hash: 2dd2851e905e8383e233a7778214f3be10783ddd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 908144c0af6422ee3810c8d3d1733fe7f365abd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 14 14:45:46 2021 +0530 
-------------------------------------------------------------------------------- 
[JSL+] Update OpenSSL Tool version 1.1.1j at PlatformPkg\Tools\OpenSSL

[Description]
OpenSSL 1.1.1j address the CVE-2021-23840 and CVE-2021-23841.
EDKII project also fixed in CryptoPkg. To align in PlatformPkg
to avoid any conflicts.

[Add]
1. Add Readme.md file as a BKM to build from source code.

[Update]
1. Update the OpenSSL binaries tool version from 1.1.0j to 1.1.1j.
2. Update the OpenSSL license file copyright year.

[Impacted Platform]
JSL+

Hsd-es-id: 1509077946
Original commit date: Thu Apr 15 15:18:57 2021 +0800
Change-Id: Ia0595cddaa01405f0c552b82fa2952f1f234ab16
Original commit hash: d1def72832ba3eb9415c3c28888f7d7534ac231f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Tools/OpenSSL/Readme.md
JasperLakePlatSamplePkg/Tools/OpenSSL/libcrypto-1_1.dll
JasperLakePlatSamplePkg/Tools/OpenSSL/libssl-1_1.dll
JasperLakePlatSamplePkg/Tools/OpenSSL/license.txt
JasperLakePlatSamplePkg/Tools/OpenSSL/openssl.exe
