
*** Running vivado
    with args -log blinky_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blinky_bd_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source blinky_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.805 ; gain = 0.000
Command: synth_design -top blinky_bd_wrapper -part xczu4eg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu4eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu4eg'
INFO: [Device 21-403] Loading part xczu4eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12876
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1594.000 ; gain = 78.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'blinky_bd_wrapper' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/hdl/blinky_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'blinky_bd' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'blinky_bd_test_top_0_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1/.Xil/Vivado-20124-MEN-1339-10/realtime/blinky_bd_test_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blinky_bd_test_top_0_0' (1#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1/.Xil/Vivado-20124-MEN-1339-10/realtime/blinky_bd_test_top_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blinky_bd_zynq_ultra_ps_e_0_2' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1/.Xil/Vivado-20124-MEN-1339-10/realtime/blinky_bd_zynq_ultra_ps_e_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blinky_bd_zynq_ultra_ps_e_0_2' (2#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1/.Xil/Vivado-20124-MEN-1339-10/realtime/blinky_bd_zynq_ultra_ps_e_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awid' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awaddr' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awlen' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awsize' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awburst' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awlock' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awcache' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awprot' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awvalid' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_wdata' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_wstrb' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_wlast' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_wvalid' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_bready' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_arid' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_araddr' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_arlen' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_arsize' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_arburst' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_arlock' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_arcache' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_arprot' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_arvalid' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_rready' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_awqos' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'maxigp2_arqos' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'blinky_bd_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'blinky_bd_zynq_ultra_ps_e_0_2' has 42 connections declared, but only 13 given [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:229]
INFO: [Synth 8-6155] done synthesizing module 'blinky_bd' (3#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/synth/blinky_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'blinky_bd_wrapper' (4#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/hdl/blinky_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1643.297 ; gain = 127.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1661.168 ; gain = 145.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1661.168 ; gain = 145.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1661.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/ip/blinky_bd_test_top_0_0/blinky_bd_test_top_0_0/blinky_bd_test_top_0_0_in_context.xdc] for cell 'blinky_bd_i/test_top_0'
Finished Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/ip/blinky_bd_test_top_0_0/blinky_bd_test_top_0_0/blinky_bd_test_top_0_0_in_context.xdc] for cell 'blinky_bd_i/test_top_0'
Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/ip/blinky_bd_zynq_ultra_ps_e_0_2/blinky_bd_zynq_ultra_ps_e_0_2/blinky_bd_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'blinky_bd_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/ip/blinky_bd_zynq_ultra_ps_e_0_2/blinky_bd_zynq_ultra_ps_e_0_2/blinky_bd_zynq_ultra_ps_e_0_1_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.srcs/sources_1/bd/blinky_bd/ip/blinky_bd_zynq_ultra_ps_e_0_2/blinky_bd_zynq_ultra_ps_e_0_2/blinky_bd_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'blinky_bd_i/zynq_ultra_ps_e_0'
Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc]
Finished Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/blinky_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/blinky_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1696.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1696.055 ; gain = 180.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu4eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1696.055 ; gain = 180.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for blinky_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blinky_bd_i/test_top_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blinky_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1696.055 ; gain = 180.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1696.055 ; gain = 180.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 728 (col length:96)
BRAMs: 256 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1696.055 ; gain = 180.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2381.320 ; gain = 865.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2381.320 ; gain = 865.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2400.367 ; gain = 884.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2405.160 ; gain = 889.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2405.160 ; gain = 889.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2405.160 ; gain = 889.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2405.160 ; gain = 889.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2405.160 ; gain = 889.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2405.160 ; gain = 889.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |blinky_bd_test_top_0_0        |         1|
|2     |blinky_bd_zynq_ultra_ps_e_0_2 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |blinky_bd_test_top_0        |     1|
|2     |blinky_bd_zynq_ultra_ps_e_0 |     1|
|3     |IBUF                        |    28|
|4     |OBUF                        |    14|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2405.160 ; gain = 889.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 2405.160 ; gain = 854.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2405.160 ; gain = 889.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2418.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2439.609 ; gain = 1365.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/lnis/Documents/GF12_Testbed/projects/blinky/blinky.runs/synth_1/blinky_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blinky_bd_wrapper_utilization_synth.rpt -pb blinky_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  2 13:47:20 2021...
