<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.88.1/src/machinst/vcode.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>vcode.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../cranelift_codegen/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
<span id="800">800</span>
<span id="801">801</span>
<span id="802">802</span>
<span id="803">803</span>
<span id="804">804</span>
<span id="805">805</span>
<span id="806">806</span>
<span id="807">807</span>
<span id="808">808</span>
<span id="809">809</span>
<span id="810">810</span>
<span id="811">811</span>
<span id="812">812</span>
<span id="813">813</span>
<span id="814">814</span>
<span id="815">815</span>
<span id="816">816</span>
<span id="817">817</span>
<span id="818">818</span>
<span id="819">819</span>
<span id="820">820</span>
<span id="821">821</span>
<span id="822">822</span>
<span id="823">823</span>
<span id="824">824</span>
<span id="825">825</span>
<span id="826">826</span>
<span id="827">827</span>
<span id="828">828</span>
<span id="829">829</span>
<span id="830">830</span>
<span id="831">831</span>
<span id="832">832</span>
<span id="833">833</span>
<span id="834">834</span>
<span id="835">835</span>
<span id="836">836</span>
<span id="837">837</span>
<span id="838">838</span>
<span id="839">839</span>
<span id="840">840</span>
<span id="841">841</span>
<span id="842">842</span>
<span id="843">843</span>
<span id="844">844</span>
<span id="845">845</span>
<span id="846">846</span>
<span id="847">847</span>
<span id="848">848</span>
<span id="849">849</span>
<span id="850">850</span>
<span id="851">851</span>
<span id="852">852</span>
<span id="853">853</span>
<span id="854">854</span>
<span id="855">855</span>
<span id="856">856</span>
<span id="857">857</span>
<span id="858">858</span>
<span id="859">859</span>
<span id="860">860</span>
<span id="861">861</span>
<span id="862">862</span>
<span id="863">863</span>
<span id="864">864</span>
<span id="865">865</span>
<span id="866">866</span>
<span id="867">867</span>
<span id="868">868</span>
<span id="869">869</span>
<span id="870">870</span>
<span id="871">871</span>
<span id="872">872</span>
<span id="873">873</span>
<span id="874">874</span>
<span id="875">875</span>
<span id="876">876</span>
<span id="877">877</span>
<span id="878">878</span>
<span id="879">879</span>
<span id="880">880</span>
<span id="881">881</span>
<span id="882">882</span>
<span id="883">883</span>
<span id="884">884</span>
<span id="885">885</span>
<span id="886">886</span>
<span id="887">887</span>
<span id="888">888</span>
<span id="889">889</span>
<span id="890">890</span>
<span id="891">891</span>
<span id="892">892</span>
<span id="893">893</span>
<span id="894">894</span>
<span id="895">895</span>
<span id="896">896</span>
<span id="897">897</span>
<span id="898">898</span>
<span id="899">899</span>
<span id="900">900</span>
<span id="901">901</span>
<span id="902">902</span>
<span id="903">903</span>
<span id="904">904</span>
<span id="905">905</span>
<span id="906">906</span>
<span id="907">907</span>
<span id="908">908</span>
<span id="909">909</span>
<span id="910">910</span>
<span id="911">911</span>
<span id="912">912</span>
<span id="913">913</span>
<span id="914">914</span>
<span id="915">915</span>
<span id="916">916</span>
<span id="917">917</span>
<span id="918">918</span>
<span id="919">919</span>
<span id="920">920</span>
<span id="921">921</span>
<span id="922">922</span>
<span id="923">923</span>
<span id="924">924</span>
<span id="925">925</span>
<span id="926">926</span>
<span id="927">927</span>
<span id="928">928</span>
<span id="929">929</span>
<span id="930">930</span>
<span id="931">931</span>
<span id="932">932</span>
<span id="933">933</span>
<span id="934">934</span>
<span id="935">935</span>
<span id="936">936</span>
<span id="937">937</span>
<span id="938">938</span>
<span id="939">939</span>
<span id="940">940</span>
<span id="941">941</span>
<span id="942">942</span>
<span id="943">943</span>
<span id="944">944</span>
<span id="945">945</span>
<span id="946">946</span>
<span id="947">947</span>
<span id="948">948</span>
<span id="949">949</span>
<span id="950">950</span>
<span id="951">951</span>
<span id="952">952</span>
<span id="953">953</span>
<span id="954">954</span>
<span id="955">955</span>
<span id="956">956</span>
<span id="957">957</span>
<span id="958">958</span>
<span id="959">959</span>
<span id="960">960</span>
<span id="961">961</span>
<span id="962">962</span>
<span id="963">963</span>
<span id="964">964</span>
<span id="965">965</span>
<span id="966">966</span>
<span id="967">967</span>
<span id="968">968</span>
<span id="969">969</span>
<span id="970">970</span>
<span id="971">971</span>
<span id="972">972</span>
<span id="973">973</span>
<span id="974">974</span>
<span id="975">975</span>
<span id="976">976</span>
<span id="977">977</span>
<span id="978">978</span>
<span id="979">979</span>
<span id="980">980</span>
<span id="981">981</span>
<span id="982">982</span>
<span id="983">983</span>
<span id="984">984</span>
<span id="985">985</span>
<span id="986">986</span>
<span id="987">987</span>
<span id="988">988</span>
<span id="989">989</span>
<span id="990">990</span>
<span id="991">991</span>
<span id="992">992</span>
<span id="993">993</span>
<span id="994">994</span>
<span id="995">995</span>
<span id="996">996</span>
<span id="997">997</span>
<span id="998">998</span>
<span id="999">999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
<span id="1314">1314</span>
<span id="1315">1315</span>
<span id="1316">1316</span>
<span id="1317">1317</span>
<span id="1318">1318</span>
<span id="1319">1319</span>
<span id="1320">1320</span>
<span id="1321">1321</span>
<span id="1322">1322</span>
<span id="1323">1323</span>
<span id="1324">1324</span>
<span id="1325">1325</span>
<span id="1326">1326</span>
<span id="1327">1327</span>
<span id="1328">1328</span>
<span id="1329">1329</span>
<span id="1330">1330</span>
<span id="1331">1331</span>
<span id="1332">1332</span>
<span id="1333">1333</span>
<span id="1334">1334</span>
<span id="1335">1335</span>
<span id="1336">1336</span>
<span id="1337">1337</span>
<span id="1338">1338</span>
<span id="1339">1339</span>
<span id="1340">1340</span>
<span id="1341">1341</span>
<span id="1342">1342</span>
<span id="1343">1343</span>
<span id="1344">1344</span>
<span id="1345">1345</span>
<span id="1346">1346</span>
<span id="1347">1347</span>
<span id="1348">1348</span>
<span id="1349">1349</span>
<span id="1350">1350</span>
<span id="1351">1351</span>
<span id="1352">1352</span>
<span id="1353">1353</span>
<span id="1354">1354</span>
<span id="1355">1355</span>
<span id="1356">1356</span>
<span id="1357">1357</span>
<span id="1358">1358</span>
<span id="1359">1359</span>
<span id="1360">1360</span>
<span id="1361">1361</span>
<span id="1362">1362</span>
<span id="1363">1363</span>
<span id="1364">1364</span>
<span id="1365">1365</span>
<span id="1366">1366</span>
<span id="1367">1367</span>
<span id="1368">1368</span>
<span id="1369">1369</span>
<span id="1370">1370</span>
<span id="1371">1371</span>
<span id="1372">1372</span>
<span id="1373">1373</span>
<span id="1374">1374</span>
<span id="1375">1375</span>
<span id="1376">1376</span>
<span id="1377">1377</span>
<span id="1378">1378</span>
<span id="1379">1379</span>
<span id="1380">1380</span>
<span id="1381">1381</span>
<span id="1382">1382</span>
<span id="1383">1383</span>
<span id="1384">1384</span>
<span id="1385">1385</span>
<span id="1386">1386</span>
<span id="1387">1387</span>
<span id="1388">1388</span>
<span id="1389">1389</span>
<span id="1390">1390</span>
<span id="1391">1391</span>
<span id="1392">1392</span>
<span id="1393">1393</span>
<span id="1394">1394</span>
<span id="1395">1395</span>
<span id="1396">1396</span>
<span id="1397">1397</span>
<span id="1398">1398</span>
<span id="1399">1399</span>
<span id="1400">1400</span>
<span id="1401">1401</span>
<span id="1402">1402</span>
<span id="1403">1403</span>
<span id="1404">1404</span>
<span id="1405">1405</span>
<span id="1406">1406</span>
<span id="1407">1407</span>
<span id="1408">1408</span>
<span id="1409">1409</span>
<span id="1410">1410</span>
<span id="1411">1411</span>
<span id="1412">1412</span>
<span id="1413">1413</span>
<span id="1414">1414</span>
<span id="1415">1415</span>
<span id="1416">1416</span>
<span id="1417">1417</span>
<span id="1418">1418</span>
<span id="1419">1419</span>
<span id="1420">1420</span>
<span id="1421">1421</span>
<span id="1422">1422</span>
<span id="1423">1423</span>
<span id="1424">1424</span>
<span id="1425">1425</span>
<span id="1426">1426</span>
<span id="1427">1427</span>
<span id="1428">1428</span>
<span id="1429">1429</span>
<span id="1430">1430</span>
<span id="1431">1431</span>
<span id="1432">1432</span>
<span id="1433">1433</span>
<span id="1434">1434</span>
<span id="1435">1435</span>
<span id="1436">1436</span>
<span id="1437">1437</span>
<span id="1438">1438</span>
<span id="1439">1439</span>
<span id="1440">1440</span>
<span id="1441">1441</span>
<span id="1442">1442</span>
<span id="1443">1443</span>
<span id="1444">1444</span>
<span id="1445">1445</span>
<span id="1446">1446</span>
<span id="1447">1447</span>
<span id="1448">1448</span>
<span id="1449">1449</span>
<span id="1450">1450</span>
<span id="1451">1451</span>
<span id="1452">1452</span>
<span id="1453">1453</span>
<span id="1454">1454</span>
<span id="1455">1455</span>
<span id="1456">1456</span>
<span id="1457">1457</span>
<span id="1458">1458</span>
<span id="1459">1459</span>
<span id="1460">1460</span>
<span id="1461">1461</span>
<span id="1462">1462</span>
<span id="1463">1463</span>
<span id="1464">1464</span>
<span id="1465">1465</span>
<span id="1466">1466</span>
<span id="1467">1467</span>
<span id="1468">1468</span>
<span id="1469">1469</span>
<span id="1470">1470</span>
<span id="1471">1471</span>
<span id="1472">1472</span>
<span id="1473">1473</span>
<span id="1474">1474</span>
<span id="1475">1475</span>
<span id="1476">1476</span>
<span id="1477">1477</span>
<span id="1478">1478</span>
<span id="1479">1479</span>
<span id="1480">1480</span>
<span id="1481">1481</span>
<span id="1482">1482</span>
<span id="1483">1483</span>
<span id="1484">1484</span>
<span id="1485">1485</span>
<span id="1486">1486</span>
<span id="1487">1487</span>
<span id="1488">1488</span>
<span id="1489">1489</span>
<span id="1490">1490</span>
<span id="1491">1491</span>
<span id="1492">1492</span>
<span id="1493">1493</span>
<span id="1494">1494</span>
<span id="1495">1495</span>
<span id="1496">1496</span>
<span id="1497">1497</span>
<span id="1498">1498</span>
<span id="1499">1499</span>
<span id="1500">1500</span>
<span id="1501">1501</span>
<span id="1502">1502</span>
<span id="1503">1503</span>
<span id="1504">1504</span>
<span id="1505">1505</span>
<span id="1506">1506</span>
<span id="1507">1507</span>
<span id="1508">1508</span>
<span id="1509">1509</span>
<span id="1510">1510</span>
<span id="1511">1511</span>
<span id="1512">1512</span>
<span id="1513">1513</span>
<span id="1514">1514</span>
<span id="1515">1515</span>
</pre><pre class="rust"><code><span class="doccomment">//! This implements the VCode container: a CFG of Insts that have been lowered.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! VCode is virtual-register code. An instruction in VCode is almost a machine</span>
<span class="doccomment">//! instruction; however, its register slots can refer to virtual registers in</span>
<span class="doccomment">//! addition to real machine registers.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! VCode is structured with traditional basic blocks, and</span>
<span class="doccomment">//! each block must be terminated by an unconditional branch (one target), a</span>
<span class="doccomment">//! conditional branch (two targets), or a return (no targets). Note that this</span>
<span class="doccomment">//! slightly differs from the machine code of most ISAs: in most ISAs, a</span>
<span class="doccomment">//! conditional branch has one target (and the not-taken case falls through).</span>
<span class="doccomment">//! However, we expect that machine backends will elide branches to the following</span>
<span class="doccomment">//! block (i.e., zero-offset jumps), and will be able to codegen a branch-cond /</span>
<span class="doccomment">//! branch-uncond pair if *both* targets are not fallthrough. This allows us to</span>
<span class="doccomment">//! play with layout prior to final binary emission, as well, if we want.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! See the main module comment in `mod.rs` for more details on the VCode-based</span>
<span class="doccomment">//! backend pipeline.</span>

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::fx::FxHashMap</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::fx::FxHashSet</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir::RelSourceLoc</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir</span>::{<span class="self">self</span>, <span class="ident">types</span>, <span class="ident">Constant</span>, <span class="ident">ConstantData</span>, <span class="ident">DynamicStackSlot</span>, <span class="ident">LabelValueLoc</span>, <span class="ident">ValueLabel</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::machinst</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::timing</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::trace</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ValueLocRange</span>;
<span class="kw">use</span> <span class="ident">regalloc2</span>::{
    <span class="ident">Edit</span>, <span class="ident">Function</span> <span class="kw">as</span> <span class="ident">RegallocFunction</span>, <span class="ident">InstOrEdit</span>, <span class="ident">InstRange</span>, <span class="ident">Operand</span>, <span class="ident">OperandKind</span>, <span class="ident">PReg</span>, <span class="ident">PRegSet</span>,
    <span class="ident">RegClass</span>, <span class="ident">VReg</span>,
};

<span class="kw">use</span> <span class="ident">alloc::vec::Vec</span>;
<span class="kw">use</span> <span class="ident">cranelift_entity</span>::{<span class="ident">entity_impl</span>, <span class="ident">Keys</span>, <span class="ident">PrimaryMap</span>};
<span class="kw">use</span> <span class="ident">std::collections::hash_map::Entry</span>;
<span class="kw">use</span> <span class="ident">std::collections::HashMap</span>;
<span class="kw">use</span> <span class="ident">std::fmt</span>;

<span class="doccomment">/// Index referring to an instruction in VCode.</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">InsnIndex</span> <span class="op">=</span> <span class="ident">regalloc2::Inst</span>;

<span class="doccomment">/// Index referring to a basic block in VCode.</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">BlockIndex</span> <span class="op">=</span> <span class="ident">regalloc2::Block</span>;

<span class="doccomment">/// VCodeInst wraps all requirements for a MachInst to be in VCode: it must be</span>
<span class="doccomment">/// a `MachInst` and it must be able to emit itself at least to a `SizeCodeSink`.</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">VCodeInst</span>: <span class="ident">MachInst</span> <span class="op">+</span> <span class="ident">MachInstEmit</span> {}
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">I</span>: <span class="ident">MachInst</span> <span class="op">+</span> <span class="ident">MachInstEmit</span><span class="op">&gt;</span> <span class="ident">VCodeInst</span> <span class="kw">for</span> <span class="ident">I</span> {}

<span class="doccomment">/// A function in &quot;VCode&quot; (virtualized-register code) form, after</span>
<span class="doccomment">/// lowering.  This is essentially a standard CFG of basic blocks,</span>
<span class="doccomment">/// where each basic block consists of lowered instructions produced</span>
<span class="doccomment">/// by the machine-specific backend.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Note that the VCode is immutable once produced, and is not</span>
<span class="doccomment">/// modified by register allocation in particular. Rather, register</span>
<span class="doccomment">/// allocation on the `VCode` produces a separate `regalloc2::Output`</span>
<span class="doccomment">/// struct, and this can be passed to `emit`. `emit` in turn does not</span>
<span class="doccomment">/// modify the vcode, but produces an `EmitResult`, which contains the</span>
<span class="doccomment">/// machine code itself, and the associated disassembly and/or</span>
<span class="doccomment">/// metadata as requested.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">VCode</span><span class="op">&lt;</span><span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> {
    <span class="doccomment">/// VReg IR-level types.</span>
    <span class="ident">vreg_types</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">Type</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Do we have any ref values among our vregs?</span>
    <span class="ident">have_ref_values</span>: <span class="ident">bool</span>,

    <span class="doccomment">/// Lowered machine instructions in order corresponding to the original IR.</span>
    <span class="ident">insts</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Operands: pre-regalloc references to virtual registers with</span>
    <span class="doccomment">/// constraints, in one flattened array. This allows the regalloc</span>
    <span class="doccomment">/// to efficiently access all operands without requiring expensive</span>
    <span class="doccomment">/// matches or method invocations on insts.</span>
    <span class="ident">operands</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">Operand</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Operand index ranges: for each instruction in `insts`, there</span>
    <span class="doccomment">/// is a tuple here providing the range in `operands` for that</span>
    <span class="doccomment">/// instruction&#39;s operands.</span>
    <span class="ident">operand_ranges</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">u32</span>, <span class="ident">u32</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// Clobbers: a sparse map from instruction indices to clobber masks.</span>
    <span class="ident">clobbers</span>: <span class="ident">FxHashMap</span><span class="op">&lt;</span><span class="ident">InsnIndex</span>, <span class="ident">PRegSet</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Move information: for a given InsnIndex, (src, dst) operand pair.</span>
    <span class="ident">is_move</span>: <span class="ident">FxHashMap</span><span class="op">&lt;</span><span class="ident">InsnIndex</span>, (<span class="ident">Operand</span>, <span class="ident">Operand</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// Source locations for each instruction. (`SourceLoc` is a `u32`, so it is</span>
    <span class="doccomment">/// reasonable to keep one of these per instruction.)</span>
    <span class="ident">srclocs</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">RelSourceLoc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Entry block.</span>
    <span class="ident">entry</span>: <span class="ident">BlockIndex</span>,

    <span class="doccomment">/// Block instruction indices.</span>
    <span class="ident">block_ranges</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">InsnIndex</span>, <span class="ident">InsnIndex</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// Block successors: index range in the `block_succs_preds` list.</span>
    <span class="ident">block_succ_range</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">u32</span>, <span class="ident">u32</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// Block predecessors: index range in the `block_succs_preds` list.</span>
    <span class="ident">block_pred_range</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">u32</span>, <span class="ident">u32</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// Block successor and predecessor lists, concatenated into one</span>
    <span class="doccomment">/// Vec. The `block_succ_range` and `block_pred_range` lists of</span>
    <span class="doccomment">/// tuples above give (start, end) ranges within this list that</span>
    <span class="doccomment">/// correspond to each basic block&#39;s successors or predecessors,</span>
    <span class="doccomment">/// respectively.</span>
    <span class="ident">block_succs_preds</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">regalloc2::Block</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Block parameters: index range in `block_params` below.</span>
    <span class="ident">block_params_range</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">u32</span>, <span class="ident">u32</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// Block parameter lists, concatenated into one vec. The</span>
    <span class="doccomment">/// `block_params_range` list of tuples above gives (start, end)</span>
    <span class="doccomment">/// ranges within this list that correspond to each basic block&#39;s</span>
    <span class="doccomment">/// blockparam vregs.</span>
    <span class="ident">block_params</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">regalloc2::VReg</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Outgoing block arguments on branch instructions, concatenated</span>
    <span class="doccomment">/// into one list.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Note that this is conceptually a 3D array: we have a VReg list</span>
    <span class="doccomment">/// per block, per successor. We flatten those three dimensions</span>
    <span class="doccomment">/// into this 1D vec, then store index ranges in two levels of</span>
    <span class="doccomment">/// indirection.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Indexed by the indices in `branch_block_arg_succ_range`.</span>
    <span class="ident">branch_block_args</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">regalloc2::VReg</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Array of sequences of (start, end) tuples in</span>
    <span class="doccomment">/// `branch_block_args`, one for each successor; these sequences</span>
    <span class="doccomment">/// for each block are concatenated.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Indexed by the indices in `branch_block_arg_succ_range`.</span>
    <span class="ident">branch_block_arg_range</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">u32</span>, <span class="ident">u32</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// For a given block, indices in `branch_block_arg_range`</span>
    <span class="doccomment">/// corresponding to all of its successors.</span>
    <span class="ident">branch_block_arg_succ_range</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">u32</span>, <span class="ident">u32</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// VReg aliases. Each key in this table is translated to its</span>
    <span class="doccomment">/// value when gathering Operands from instructions. Aliases are</span>
    <span class="doccomment">/// not chased transitively (we do not further look up the</span>
    <span class="doccomment">/// translated reg to see if it is another alias).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// We use these aliases to rename an instruction&#39;s expected</span>
    <span class="doccomment">/// result vregs to the returned vregs from lowering, which are</span>
    <span class="doccomment">/// usually freshly-allocated temps.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Operands and branch arguments will already have been</span>
    <span class="doccomment">/// translated through this alias table; but it helps to make</span>
    <span class="doccomment">/// sense of instructions when pretty-printed, for example.</span>
    <span class="ident">vreg_aliases</span>: <span class="ident">FxHashMap</span><span class="op">&lt;</span><span class="ident">regalloc2::VReg</span>, <span class="ident">regalloc2::VReg</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Block-order information.</span>
    <span class="ident">block_order</span>: <span class="ident">BlockLoweringOrder</span>,

    <span class="doccomment">/// ABI object.</span>
    <span class="ident">abi</span>: <span class="ident">Callee</span><span class="op">&lt;</span><span class="ident">I::ABIMachineSpec</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Constant information used during code emission. This should be</span>
    <span class="doccomment">/// immutable across function compilations within the same module.</span>
    <span class="ident">emit_info</span>: <span class="ident">I::Info</span>,

    <span class="doccomment">/// Reference-typed `regalloc2::VReg`s. The regalloc requires</span>
    <span class="doccomment">/// these in a dense slice (as opposed to querying the</span>
    <span class="doccomment">/// reftype-status of each vreg) for efficient iteration.</span>
    <span class="ident">reftyped_vregs</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">VReg</span><span class="op">&gt;</span>,

    <span class="doccomment">/// A set with the same contents as `reftyped_vregs`, in order to</span>
    <span class="doccomment">/// avoid inserting more than once.</span>
    <span class="ident">reftyped_vregs_set</span>: <span class="ident">FxHashSet</span><span class="op">&lt;</span><span class="ident">VReg</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Constants.</span>
    <span class="ident">constants</span>: <span class="ident">VCodeConstants</span>,

    <span class="doccomment">/// Value labels for debuginfo attached to vregs.</span>
    <span class="ident">debug_value_labels</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">VReg</span>, <span class="ident">InsnIndex</span>, <span class="ident">InsnIndex</span>, <span class="ident">u32</span>)<span class="op">&gt;</span>,

    <span class="ident">sigs</span>: <span class="ident">SigSet</span>,
}

<span class="doccomment">/// The result of `VCode::emit`. Contains all information computed</span>
<span class="doccomment">/// during emission: actual machine code, optionally a disassembly,</span>
<span class="doccomment">/// and optionally metadata about the code layout.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">EmitResult</span><span class="op">&lt;</span><span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> {
    <span class="doccomment">/// The MachBuffer containing the machine code.</span>
    <span class="kw">pub</span> <span class="ident">buffer</span>: <span class="ident">MachBuffer</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Offset of each basic block, recorded during emission. Computed</span>
    <span class="doccomment">/// only if `debug_value_labels` is non-empty.</span>
    <span class="kw">pub</span> <span class="ident">bb_offsets</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">CodeOffset</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Final basic-block edges, in terms of code offsets of</span>
    <span class="doccomment">/// bb-starts. Computed only if `debug_value_labels` is non-empty.</span>
    <span class="kw">pub</span> <span class="ident">bb_edges</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">CodeOffset</span>, <span class="ident">CodeOffset</span>)<span class="op">&gt;</span>,

    <span class="doccomment">/// Final instruction offsets, recorded during emission. Computed</span>
    <span class="doccomment">/// only if `debug_value_labels` is non-empty.</span>
    <span class="kw">pub</span> <span class="ident">inst_offsets</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">CodeOffset</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Final length of function body.</span>
    <span class="kw">pub</span> <span class="ident">func_body_len</span>: <span class="ident">CodeOffset</span>,

    <span class="doccomment">/// The pretty-printed disassembly, if any. This uses the same</span>
    <span class="doccomment">/// pretty-printing for MachInsts as the pre-regalloc VCode Debug</span>
    <span class="doccomment">/// implementation, but additionally includes the prologue and</span>
    <span class="doccomment">/// epilogue(s), and makes use of the regalloc results.</span>
    <span class="kw">pub</span> <span class="ident">disasm</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">String</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Offsets of sized stackslots.</span>
    <span class="kw">pub</span> <span class="ident">sized_stackslot_offsets</span>: <span class="ident">PrimaryMap</span><span class="op">&lt;</span><span class="ident">StackSlot</span>, <span class="ident">u32</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Offsets of dynamic stackslots.</span>
    <span class="kw">pub</span> <span class="ident">dynamic_stackslot_offsets</span>: <span class="ident">PrimaryMap</span><span class="op">&lt;</span><span class="ident">DynamicStackSlot</span>, <span class="ident">u32</span><span class="op">&gt;</span>,

    <span class="doccomment">/// Value-labels information (debug metadata).</span>
    <span class="kw">pub</span> <span class="ident">value_labels_ranges</span>: <span class="ident">ValueLabelsRanges</span>,

    <span class="doccomment">/// Stack frame size.</span>
    <span class="kw">pub</span> <span class="ident">frame_size</span>: <span class="ident">u32</span>,

    <span class="doccomment">/// The alignment requirement for pc-relative loads.</span>
    <span class="kw">pub</span> <span class="ident">alignment</span>: <span class="ident">u32</span>,
}

<span class="doccomment">/// A builder for a VCode function body.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This builder has the ability to accept instructions in either</span>
<span class="doccomment">/// forward or reverse order, depending on the pass direction that</span>
<span class="doccomment">/// produces the VCode. The lowering from CLIF to VCode&lt;MachInst&gt;</span>
<span class="doccomment">/// ordinarily occurs in reverse order (in order to allow instructions</span>
<span class="doccomment">/// to be lowered only if used, and not merged) so a reversal will</span>
<span class="doccomment">/// occur at the end of lowering to ensure the VCode is in machine</span>
<span class="doccomment">/// order.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// If built in reverse, block and instruction indices used once the</span>
<span class="doccomment">/// VCode is built are relative to the final (reversed) order, not the</span>
<span class="doccomment">/// order of construction. Note that this means we do not know the</span>
<span class="doccomment">/// final block or instruction indices when building, so we do not</span>
<span class="doccomment">/// hand them out. (The user is assumed to know them when appending</span>
<span class="doccomment">/// terminator instructions with successor blocks.)</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">VCodeBuilder</span><span class="op">&lt;</span><span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> {
    <span class="doccomment">/// In-progress VCode.</span>
    <span class="ident">vcode</span>: <span class="ident">VCode</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>,

    <span class="doccomment">/// In what direction is the build occuring?</span>
    <span class="ident">direction</span>: <span class="ident">VCodeBuildDirection</span>,

    <span class="doccomment">/// Index of the last block-start in the vcode.</span>
    <span class="ident">block_start</span>: <span class="ident">usize</span>,

    <span class="doccomment">/// Start of succs for the current block in the concatenated succs list.</span>
    <span class="ident">succ_start</span>: <span class="ident">usize</span>,

    <span class="doccomment">/// Start of blockparams for the current block in the concatenated</span>
    <span class="doccomment">/// blockparams list.</span>
    <span class="ident">block_params_start</span>: <span class="ident">usize</span>,

    <span class="doccomment">/// Start of successor blockparam arg list entries in</span>
    <span class="doccomment">/// the concatenated branch_block_arg_range list.</span>
    <span class="ident">branch_block_arg_succ_start</span>: <span class="ident">usize</span>,

    <span class="doccomment">/// Current source location.</span>
    <span class="ident">cur_srcloc</span>: <span class="ident">RelSourceLoc</span>,

    <span class="doccomment">/// Debug-value label in-progress map, keyed by label. For each</span>
    <span class="doccomment">/// label, we keep disjoint ranges mapping to vregs. We&#39;ll flatten</span>
    <span class="doccomment">/// this into (vreg, range, label) tuples when done.</span>
    <span class="ident">debug_info</span>: <span class="ident">FxHashMap</span><span class="op">&lt;</span><span class="ident">ValueLabel</span>, <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">InsnIndex</span>, <span class="ident">InsnIndex</span>, <span class="ident">VReg</span>)<span class="op">&gt;</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// Direction in which a VCodeBuilder builds VCode.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">VCodeBuildDirection</span> {
    <span class="comment">// TODO: add `Forward` once we need it and can test it adequately.</span>
    <span class="doccomment">/// Backward-build pass: we expect the producer to call `emit()`</span>
    <span class="doccomment">/// with instructions in reverse program order within each block.</span>
    <span class="ident">Backward</span>,
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> <span class="ident">VCodeBuilder</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Create a new VCodeBuilder.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(
        <span class="ident">sigs</span>: <span class="ident">SigSet</span>,
        <span class="ident">abi</span>: <span class="ident">Callee</span><span class="op">&lt;</span><span class="ident">I::ABIMachineSpec</span><span class="op">&gt;</span>,
        <span class="ident">emit_info</span>: <span class="ident">I::Info</span>,
        <span class="ident">block_order</span>: <span class="ident">BlockLoweringOrder</span>,
        <span class="ident">constants</span>: <span class="ident">VCodeConstants</span>,
        <span class="ident">direction</span>: <span class="ident">VCodeBuildDirection</span>,
    ) -&gt; <span class="ident">VCodeBuilder</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">vcode</span> <span class="op">=</span> <span class="ident">VCode::new</span>(<span class="ident">sigs</span>, <span class="ident">abi</span>, <span class="ident">emit_info</span>, <span class="ident">block_order</span>, <span class="ident">constants</span>);

        <span class="ident">VCodeBuilder</span> {
            <span class="ident">vcode</span>,
            <span class="ident">direction</span>,
            <span class="ident">block_start</span>: <span class="number">0</span>,
            <span class="ident">succ_start</span>: <span class="number">0</span>,
            <span class="ident">block_params_start</span>: <span class="number">0</span>,
            <span class="ident">branch_block_arg_succ_start</span>: <span class="number">0</span>,
            <span class="ident">cur_srcloc</span>: <span class="ident">Default::default</span>(),
            <span class="ident">debug_info</span>: <span class="ident">FxHashMap::default</span>(),
        }
    }

    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init_abi</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">temps</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span><span class="op">&gt;</span>) {
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>.<span class="ident">init</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">sigs</span>, <span class="ident">temps</span>);
    }

    <span class="doccomment">/// Access the ABI object.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">abi</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="ident">Callee</span><span class="op">&lt;</span><span class="ident">I::ABIMachineSpec</span><span class="op">&gt;</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>
    }

    <span class="doccomment">/// Access the ABI object.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">abi_mut</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut</span> <span class="ident">Callee</span><span class="op">&lt;</span><span class="ident">I::ABIMachineSpec</span><span class="op">&gt;</span> {
        <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">abi</span>
    }

    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">sigs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="ident">SigSet</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">sigs</span>
    }

    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">sigs_mut</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut</span> <span class="ident">SigSet</span> {
        <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">sigs</span>
    }

    <span class="doccomment">/// Access to the BlockLoweringOrder object.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">block_order</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="ident">BlockLoweringOrder</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_order</span>
    }

    <span class="doccomment">/// Set the type of a VReg.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_vreg_type</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">vreg</span>: <span class="ident">VirtualReg</span>, <span class="ident">ty</span>: <span class="ident">Type</span>) {
        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">vreg_types</span>.<span class="ident">len</span>() <span class="op">&lt;</span><span class="op">=</span> <span class="ident">vreg</span>.<span class="ident">index</span>() {
            <span class="self">self</span>.<span class="ident">vcode</span>
                .<span class="ident">vreg_types</span>
                .<span class="ident">resize</span>(<span class="ident">vreg</span>.<span class="ident">index</span>() <span class="op">+</span> <span class="number">1</span>, <span class="ident">ir::types::I8</span>);
        }
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">vreg_types</span>[<span class="ident">vreg</span>.<span class="ident">index</span>()] <span class="op">=</span> <span class="ident">ty</span>;
        <span class="kw">if</span> <span class="ident">is_reftype</span>(<span class="ident">ty</span>) {
            <span class="kw">let</span> <span class="ident">vreg</span>: <span class="ident">VReg</span> <span class="op">=</span> <span class="ident">vreg</span>.<span class="ident">into</span>();
            <span class="kw">if</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">reftyped_vregs_set</span>.<span class="ident">insert</span>(<span class="ident">vreg</span>) {
                <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">reftyped_vregs</span>.<span class="ident">push</span>(<span class="ident">vreg</span>);
            }
            <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">have_ref_values</span> <span class="op">=</span> <span class="bool-val">true</span>;
        }
    }

    <span class="doccomment">/// Get the type of a VReg.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_vreg_type</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">vreg</span>: <span class="ident">VirtualReg</span>) -&gt; <span class="ident">Type</span> {
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">vreg_types</span>[<span class="ident">vreg</span>.<span class="ident">index</span>()]
    }

    <span class="doccomment">/// Set the current block as the entry block.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_entry</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIndex</span>) {
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">entry</span> <span class="op">=</span> <span class="ident">block</span>;
    }

    <span class="doccomment">/// End the current basic block. Must be called after emitting vcode insts</span>
    <span class="doccomment">/// for IR insts and prior to ending the function (building the VCode).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">end_bb</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="kw">let</span> <span class="ident">start_idx</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_start</span>;
        <span class="kw">let</span> <span class="ident">end_idx</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">insts</span>.<span class="ident">len</span>();
        <span class="self">self</span>.<span class="ident">block_start</span> <span class="op">=</span> <span class="ident">end_idx</span>;
        <span class="comment">// Add the instruction index range to the list of blocks.</span>
        <span class="self">self</span>.<span class="ident">vcode</span>
            .<span class="ident">block_ranges</span>
            .<span class="ident">push</span>((<span class="ident">InsnIndex::new</span>(<span class="ident">start_idx</span>), <span class="ident">InsnIndex::new</span>(<span class="ident">end_idx</span>)));
        <span class="comment">// End the successors list.</span>
        <span class="kw">let</span> <span class="ident">succ_end</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_succs_preds</span>.<span class="ident">len</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>
            .<span class="ident">block_succ_range</span>
            .<span class="ident">push</span>((<span class="self">self</span>.<span class="ident">succ_start</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">succ_end</span> <span class="kw">as</span> <span class="ident">u32</span>));
        <span class="self">self</span>.<span class="ident">succ_start</span> <span class="op">=</span> <span class="ident">succ_end</span>;
        <span class="comment">// End the blockparams list.</span>
        <span class="kw">let</span> <span class="ident">block_params_end</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_params</span>.<span class="ident">len</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>
            .<span class="ident">block_params_range</span>
            .<span class="ident">push</span>((<span class="self">self</span>.<span class="ident">block_params_start</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">block_params_end</span> <span class="kw">as</span> <span class="ident">u32</span>));
        <span class="self">self</span>.<span class="ident">block_params_start</span> <span class="op">=</span> <span class="ident">block_params_end</span>;
        <span class="comment">// End the branch blockparam args list.</span>
        <span class="kw">let</span> <span class="ident">branch_block_arg_succ_end</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">branch_block_arg_range</span>.<span class="ident">len</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">branch_block_arg_succ_range</span>.<span class="ident">push</span>((
            <span class="self">self</span>.<span class="ident">branch_block_arg_succ_start</span> <span class="kw">as</span> <span class="ident">u32</span>,
            <span class="ident">branch_block_arg_succ_end</span> <span class="kw">as</span> <span class="ident">u32</span>,
        ));
        <span class="self">self</span>.<span class="ident">branch_block_arg_succ_start</span> <span class="op">=</span> <span class="ident">branch_block_arg_succ_end</span>;
    }

    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">add_block_param</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">param</span>: <span class="ident">VirtualReg</span>, <span class="ident">ty</span>: <span class="ident">Type</span>) {
        <span class="self">self</span>.<span class="ident">set_vreg_type</span>(<span class="ident">param</span>, <span class="ident">ty</span>);
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_params</span>.<span class="ident">push</span>(<span class="ident">param</span>.<span class="ident">into</span>());
    }

    <span class="kw">fn</span> <span class="ident">add_branch_args_for_succ</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">args</span>: <span class="kw-2">&amp;</span>[<span class="ident">Reg</span>]) {
        <span class="kw">let</span> <span class="ident">start</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">branch_block_args</span>.<span class="ident">len</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>
            .<span class="ident">branch_block_args</span>
            .<span class="ident">extend</span>(<span class="ident">args</span>.<span class="ident">iter</span>().<span class="ident">map</span>(<span class="op">|</span><span class="kw-2">&amp;</span><span class="ident">arg</span><span class="op">|</span> <span class="ident">VReg::from</span>(<span class="ident">arg</span>)));
        <span class="kw">let</span> <span class="ident">end</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">branch_block_args</span>.<span class="ident">len</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>
            .<span class="ident">branch_block_arg_range</span>
            .<span class="ident">push</span>((<span class="ident">start</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">end</span> <span class="kw">as</span> <span class="ident">u32</span>));
    }

    <span class="doccomment">/// Push an instruction for the current BB and current IR inst</span>
    <span class="doccomment">/// within the BB.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">push</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">I</span>) {
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">insts</span>.<span class="ident">push</span>(<span class="ident">insn</span>);
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">srclocs</span>.<span class="ident">push</span>(<span class="self">self</span>.<span class="ident">cur_srcloc</span>);
    }

    <span class="doccomment">/// Add a successor block with branch args.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">add_succ</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIndex</span>, <span class="ident">args</span>: <span class="kw-2">&amp;</span>[<span class="ident">Reg</span>]) {
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_succs_preds</span>.<span class="ident">push</span>(<span class="ident">block</span>);
        <span class="self">self</span>.<span class="ident">add_branch_args_for_succ</span>(<span class="ident">args</span>);
    }

    <span class="doccomment">/// Set the current source location.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_srcloc</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">srcloc</span>: <span class="ident">RelSourceLoc</span>) {
        <span class="self">self</span>.<span class="ident">cur_srcloc</span> <span class="op">=</span> <span class="ident">srcloc</span>;
    }

    <span class="doccomment">/// Add a debug value label to a register.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">add_value_label</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">reg</span>: <span class="ident">Reg</span>, <span class="ident">label</span>: <span class="ident">ValueLabel</span>) {
        <span class="comment">// We&#39;ll fix up labels in reverse(). Because we&#39;re generating</span>
        <span class="comment">// code bottom-to-top, the liverange of the label goes *from*</span>
        <span class="comment">// the last index at which was defined (or 0, which is the end</span>
        <span class="comment">// of the eventual function) *to* just this instruction, and</span>
        <span class="comment">// no further.</span>
        <span class="kw">let</span> <span class="ident">inst</span> <span class="op">=</span> <span class="ident">InsnIndex::new</span>(<span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">insts</span>.<span class="ident">len</span>());
        <span class="kw">let</span> <span class="ident">labels</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">debug_info</span>.<span class="ident">entry</span>(<span class="ident">label</span>).<span class="ident">or_insert_with</span>(<span class="op">|</span><span class="op">|</span> <span class="macro">vec!</span>[]);
        <span class="kw">let</span> <span class="ident">last</span> <span class="op">=</span> <span class="ident">labels</span>
            .<span class="ident">last</span>()
            .<span class="ident">map</span>(<span class="op">|</span>(<span class="ident">_start</span>, <span class="ident">end</span>, <span class="ident">_vreg</span>)<span class="op">|</span> <span class="kw-2">*</span><span class="ident">end</span>)
            .<span class="ident">unwrap_or</span>(<span class="ident">InsnIndex::new</span>(<span class="number">0</span>));
        <span class="ident">labels</span>.<span class="ident">push</span>((<span class="ident">last</span>, <span class="ident">inst</span>, <span class="ident">reg</span>.<span class="ident">into</span>()));
    }

    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_vreg_alias</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">from</span>: <span class="ident">Reg</span>, <span class="ident">to</span>: <span class="ident">Reg</span>) {
        <span class="kw">let</span> <span class="ident">from</span> <span class="op">=</span> <span class="ident">from</span>.<span class="ident">into</span>();
        <span class="kw">let</span> <span class="ident">resolved_to</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">resolve_vreg_alias</span>(<span class="ident">to</span>.<span class="ident">into</span>());
        <span class="comment">// Disallow cycles (see below).</span>
        <span class="macro">assert_ne!</span>(<span class="ident">resolved_to</span>, <span class="ident">from</span>);
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">vreg_aliases</span>.<span class="ident">insert</span>(<span class="ident">from</span>, <span class="ident">resolved_to</span>);
    }

    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">resolve_vreg_alias</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">from</span>: <span class="ident">regalloc2::VReg</span>) -&gt; <span class="ident">regalloc2::VReg</span> {
        <span class="ident"><span class="self">Self</span>::resolve_vreg_alias_impl</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">vreg_aliases</span>, <span class="ident">from</span>)
    }

    <span class="kw">fn</span> <span class="ident">resolve_vreg_alias_impl</span>(
        <span class="ident">aliases</span>: <span class="kw-2">&amp;</span><span class="ident">FxHashMap</span><span class="op">&lt;</span><span class="ident">regalloc2::VReg</span>, <span class="ident">regalloc2::VReg</span><span class="op">&gt;</span>,
        <span class="ident">from</span>: <span class="ident">regalloc2::VReg</span>,
    ) -&gt; <span class="ident">regalloc2::VReg</span> {
        <span class="comment">// We prevent cycles from existing by resolving targets of</span>
        <span class="comment">// aliases eagerly before setting them. If the target resolves</span>
        <span class="comment">// to the origin of the alias, then a cycle would be created</span>
        <span class="comment">// and the alias is disallowed. Because of the structure of</span>
        <span class="comment">// SSA code (one instruction can refer to another&#39;s defs but</span>
        <span class="comment">// not vice-versa, except indirectly through</span>
        <span class="comment">// phis/blockparams), cycles should not occur as we use</span>
        <span class="comment">// aliases to redirect vregs to the temps that actually define</span>
        <span class="comment">// them.</span>

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">vreg</span> <span class="op">=</span> <span class="ident">from</span>;
        <span class="kw">while</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">to</span>) <span class="op">=</span> <span class="ident">aliases</span>.<span class="ident">get</span>(<span class="kw-2">&amp;</span><span class="ident">vreg</span>) {
            <span class="ident">vreg</span> <span class="op">=</span> <span class="kw-2">*</span><span class="ident">to</span>;
        }
        <span class="ident">vreg</span>
    }

    <span class="doccomment">/// Access the constants.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">constants</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut</span> <span class="ident">VCodeConstants</span> {
        <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">constants</span>
    }

    <span class="kw">fn</span> <span class="ident">compute_preds_from_succs</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="comment">// Compute predecessors from successors. In order to gather</span>
        <span class="comment">// all preds for a block into a contiguous sequence, we build</span>
        <span class="comment">// a list of (succ, pred) tuples and then sort.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">succ_pred_edges</span>: <span class="ident">Vec</span><span class="op">&lt;</span>(<span class="ident">BlockIndex</span>, <span class="ident">BlockIndex</span>)<span class="op">&gt;</span> <span class="op">=</span>
            <span class="ident">Vec::with_capacity</span>(<span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_succs_preds</span>.<span class="ident">len</span>());
        <span class="kw">for</span> (<span class="ident">pred</span>, <span class="kw-2">&amp;</span>(<span class="ident">start</span>, <span class="ident">end</span>)) <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_succ_range</span>.<span class="ident">iter</span>().<span class="ident">enumerate</span>() {
            <span class="kw">let</span> <span class="ident">pred</span> <span class="op">=</span> <span class="ident">BlockIndex::new</span>(<span class="ident">pred</span>);
            <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> <span class="ident">start</span>..<span class="ident">end</span> {
                <span class="kw">let</span> <span class="ident">succ</span> <span class="op">=</span> <span class="ident">BlockIndex::new</span>(<span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_succs_preds</span>[<span class="ident">i</span> <span class="kw">as</span> <span class="ident">usize</span>].<span class="ident">index</span>());
                <span class="ident">succ_pred_edges</span>.<span class="ident">push</span>((<span class="ident">succ</span>, <span class="ident">pred</span>));
            }
        }
        <span class="ident">succ_pred_edges</span>.<span class="ident">sort_unstable</span>();

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">i</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="kw">for</span> <span class="ident">succ</span> <span class="kw">in</span> <span class="number">0</span>..<span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">num_blocks</span>() {
            <span class="kw">let</span> <span class="ident">succ</span> <span class="op">=</span> <span class="ident">BlockIndex::new</span>(<span class="ident">succ</span>);
            <span class="kw">let</span> <span class="ident">start</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_succs_preds</span>.<span class="ident">len</span>();
            <span class="kw">while</span> <span class="ident">i</span> <span class="op">&lt;</span> <span class="ident">succ_pred_edges</span>.<span class="ident">len</span>() <span class="op">&amp;&amp;</span> <span class="ident">succ_pred_edges</span>[<span class="ident">i</span>].<span class="number">0</span> <span class="op">==</span> <span class="ident">succ</span> {
                <span class="kw">let</span> <span class="ident">pred</span> <span class="op">=</span> <span class="ident">succ_pred_edges</span>[<span class="ident">i</span>].<span class="number">1</span>;
                <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_succs_preds</span>.<span class="ident">push</span>(<span class="ident">pred</span>);
                <span class="ident">i</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
            }
            <span class="kw">let</span> <span class="ident">end</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_succs_preds</span>.<span class="ident">len</span>();
            <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_pred_range</span>.<span class="ident">push</span>((<span class="ident">start</span> <span class="kw">as</span> <span class="ident">u32</span>, <span class="ident">end</span> <span class="kw">as</span> <span class="ident">u32</span>));
        }
    }

    <span class="doccomment">/// Called once, when a build in Backward order is complete, to</span>
    <span class="doccomment">/// perform the overall reversal (into final forward order) and</span>
    <span class="doccomment">/// finalize metadata accordingly.</span>
    <span class="kw">fn</span> <span class="ident">reverse_and_finalize</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="kw">let</span> <span class="ident">n_insts</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">insts</span>.<span class="ident">len</span>();
        <span class="kw">if</span> <span class="ident">n_insts</span> <span class="op">==</span> <span class="number">0</span> {
            <span class="kw">return</span>;
        }

        <span class="comment">// Reverse the per-block and per-inst sequences.</span>
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_ranges</span>.<span class="ident">reverse</span>();
        <span class="comment">// block_params_range is indexed by block (and blocks were</span>
        <span class="comment">// traversed in reverse) so we reverse it; but block-param</span>
        <span class="comment">// sequences in the concatenated vec can remain in reverse</span>
        <span class="comment">// order (it is effectively an arena of arbitrarily-placed</span>
        <span class="comment">// referenced sequences).</span>
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_params_range</span>.<span class="ident">reverse</span>();
        <span class="comment">// Likewise, we reverse block_succ_range, but the block_succ</span>
        <span class="comment">// concatenated array can remain as-is.</span>
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_succ_range</span>.<span class="ident">reverse</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">insts</span>.<span class="ident">reverse</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">srclocs</span>.<span class="ident">reverse</span>();
        <span class="comment">// Likewise, branch_block_arg_succ_range is indexed by block</span>
        <span class="comment">// so must be reversed.</span>
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">branch_block_arg_succ_range</span>.<span class="ident">reverse</span>();

        <span class="comment">// To translate an instruction index *endpoint* in reversed</span>
        <span class="comment">// order to forward order, compute `n_insts - i`.</span>
        <span class="comment">//</span>
        <span class="comment">// Why not `n_insts - 1 - i`? That would be correct to</span>
        <span class="comment">// translate an individual instruction index (for ten insts 0</span>
        <span class="comment">// to 9 inclusive, inst 0 becomes 9, and inst 9 becomes</span>
        <span class="comment">// 0). But for the usual inclusive-start, exclusive-end range</span>
        <span class="comment">// idiom, inclusive starts become exclusive ends and</span>
        <span class="comment">// vice-versa, so e.g. an (inclusive) start of 0 becomes an</span>
        <span class="comment">// (exclusive) end of 10.</span>
        <span class="kw">let</span> <span class="ident">translate</span> <span class="op">=</span> <span class="op">|</span><span class="ident">inst</span>: <span class="ident">InsnIndex</span><span class="op">|</span> <span class="ident">InsnIndex::new</span>(<span class="ident">n_insts</span> <span class="op">-</span> <span class="ident">inst</span>.<span class="ident">index</span>());

        <span class="comment">// Edit the block-range instruction indices.</span>
        <span class="kw">for</span> <span class="ident">tuple</span> <span class="kw">in</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">block_ranges</span> {
            <span class="kw">let</span> (<span class="ident">start</span>, <span class="ident">end</span>) <span class="op">=</span> <span class="kw-2">*</span><span class="ident">tuple</span>;
            <span class="kw-2">*</span><span class="ident">tuple</span> <span class="op">=</span> (<span class="ident">translate</span>(<span class="ident">end</span>), <span class="ident">translate</span>(<span class="ident">start</span>)); <span class="comment">// Note reversed order.</span>
        }

        <span class="comment">// Generate debug-value labels based on per-label maps.</span>
        <span class="kw">for</span> (<span class="ident">label</span>, <span class="ident">tuples</span>) <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">debug_info</span> {
            <span class="kw">for</span> <span class="kw-2">&amp;</span>(<span class="ident">start</span>, <span class="ident">end</span>, <span class="ident">vreg</span>) <span class="kw">in</span> <span class="ident">tuples</span> {
                <span class="kw">let</span> <span class="ident">vreg</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">resolve_vreg_alias</span>(<span class="ident">vreg</span>);
                <span class="kw">let</span> <span class="ident">fwd_start</span> <span class="op">=</span> <span class="ident">translate</span>(<span class="ident">end</span>);
                <span class="kw">let</span> <span class="ident">fwd_end</span> <span class="op">=</span> <span class="ident">translate</span>(<span class="ident">start</span>);
                <span class="self">self</span>.<span class="ident">vcode</span>
                    .<span class="ident">debug_value_labels</span>
                    .<span class="ident">push</span>((<span class="ident">vreg</span>, <span class="ident">fwd_start</span>, <span class="ident">fwd_end</span>, <span class="ident">label</span>.<span class="ident">as_u32</span>()));
            }
        }

        <span class="comment">// Now sort debug value labels by VReg, as required</span>
        <span class="comment">// by regalloc2.</span>
        <span class="self">self</span>.<span class="ident">vcode</span>
            .<span class="ident">debug_value_labels</span>
            .<span class="ident">sort_unstable_by_key</span>(<span class="op">|</span>(<span class="ident">vreg</span>, <span class="kw">_</span>, <span class="kw">_</span>, <span class="kw">_</span>)<span class="op">|</span> <span class="kw-2">*</span><span class="ident">vreg</span>);
    }

    <span class="kw">fn</span> <span class="ident">collect_operands</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="kw">for</span> (<span class="ident">i</span>, <span class="ident">insn</span>) <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">insts</span>.<span class="ident">iter</span>().<span class="ident">enumerate</span>() {
            <span class="comment">// Push operands from the instruction onto the operand list.</span>
            <span class="comment">//</span>
            <span class="comment">// We rename through the vreg alias table as we collect</span>
            <span class="comment">// the operands. This is better than a separate post-pass</span>
            <span class="comment">// over operands, because it has more cache locality:</span>
            <span class="comment">// operands only need to pass through L1 once. This is</span>
            <span class="comment">// also better than renaming instructions&#39;</span>
            <span class="comment">// operands/registers while lowering, because here we only</span>
            <span class="comment">// need to do the `match` over the instruction to visit</span>
            <span class="comment">// its register fields (which is slow, branchy code) once.</span>

            <span class="kw">let</span> <span class="ident">vreg_aliases</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">vreg_aliases</span>;
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">op_collector</span> <span class="op">=</span> <span class="ident">OperandCollector::new</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">operands</span>, <span class="op">|</span><span class="ident">vreg</span><span class="op">|</span> {
                <span class="ident"><span class="self">Self</span>::resolve_vreg_alias_impl</span>(<span class="ident">vreg_aliases</span>, <span class="ident">vreg</span>)
            });
            <span class="ident">insn</span>.<span class="ident">get_operands</span>(<span class="kw-2">&amp;mut</span> <span class="ident">op_collector</span>);
            <span class="kw">let</span> (<span class="ident">ops</span>, <span class="ident">clobbers</span>) <span class="op">=</span> <span class="ident">op_collector</span>.<span class="ident">finish</span>();
            <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">operand_ranges</span>.<span class="ident">push</span>(<span class="ident">ops</span>);

            <span class="kw">if</span> <span class="ident">clobbers</span> <span class="op">!</span><span class="op">=</span> <span class="ident">PRegSet::default</span>() {
                <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">clobbers</span>.<span class="ident">insert</span>(<span class="ident">InsnIndex::new</span>(<span class="ident">i</span>), <span class="ident">clobbers</span>);
            }

            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">dst</span>, <span class="ident">src</span>)) <span class="op">=</span> <span class="ident">insn</span>.<span class="ident">is_move</span>() {
                <span class="kw">let</span> <span class="ident">src</span> <span class="op">=</span> <span class="ident">Operand::reg_use</span>(<span class="ident"><span class="self">Self</span>::resolve_vreg_alias_impl</span>(<span class="ident">vreg_aliases</span>, <span class="ident">src</span>.<span class="ident">into</span>()));
                <span class="kw">let</span> <span class="ident">dst</span> <span class="op">=</span> <span class="ident">Operand::reg_def</span>(<span class="ident"><span class="self">Self</span>::resolve_vreg_alias_impl</span>(
                    <span class="ident">vreg_aliases</span>,
                    <span class="ident">dst</span>.<span class="ident">to_reg</span>().<span class="ident">into</span>(),
                ));
                <span class="comment">// Note that regalloc2 requires these in (src, dst) order.</span>
                <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">is_move</span>.<span class="ident">insert</span>(<span class="ident">InsnIndex::new</span>(<span class="ident">i</span>), (<span class="ident">src</span>, <span class="ident">dst</span>));
            }
        }

        <span class="comment">// Translate blockparam args via the vreg aliases table as well.</span>
        <span class="kw">for</span> <span class="ident">arg</span> <span class="kw">in</span> <span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">branch_block_args</span> {
            <span class="kw">let</span> <span class="ident">new_arg</span> <span class="op">=</span> <span class="ident"><span class="self">Self</span>::resolve_vreg_alias_impl</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">vreg_aliases</span>, <span class="kw-2">*</span><span class="ident">arg</span>);
            <span class="macro">trace!</span>(<span class="string">&quot;operandcollector: block arg {:?} -&gt; {:?}&quot;</span>, <span class="ident">arg</span>, <span class="ident">new_arg</span>);
            <span class="kw-2">*</span><span class="ident">arg</span> <span class="op">=</span> <span class="ident">new_arg</span>;
        }
    }

    <span class="doccomment">/// Build the final VCode.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">build</span>(<span class="kw-2">mut</span> <span class="self">self</span>) -&gt; <span class="ident">VCode</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span> {
        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">direction</span> <span class="op">==</span> <span class="ident">VCodeBuildDirection::Backward</span> {
            <span class="self">self</span>.<span class="ident">reverse_and_finalize</span>();
        }
        <span class="self">self</span>.<span class="ident">collect_operands</span>();

        <span class="comment">// Apply register aliases to the `reftyped_vregs` list since this list</span>
        <span class="comment">// will be returned directly to `regalloc2` eventually and all</span>
        <span class="comment">// operands/results of instructions will use the alias-resolved vregs</span>
        <span class="comment">// from `regalloc2`&#39;s perspective.</span>
        <span class="comment">//</span>
        <span class="comment">// Also note that `reftyped_vregs` can&#39;t have duplicates, so after the</span>
        <span class="comment">// aliases are applied duplicates are removed.</span>
        <span class="kw">for</span> <span class="ident">reg</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">reftyped_vregs</span>.<span class="ident">iter_mut</span>() {
            <span class="kw-2">*</span><span class="ident">reg</span> <span class="op">=</span> <span class="ident"><span class="self">Self</span>::resolve_vreg_alias_impl</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">vreg_aliases</span>, <span class="kw-2">*</span><span class="ident">reg</span>);
        }
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">reftyped_vregs</span>.<span class="ident">sort</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">reftyped_vregs</span>.<span class="ident">dedup</span>();

        <span class="self">self</span>.<span class="ident">compute_preds_from_succs</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>.<span class="ident">debug_value_labels</span>.<span class="ident">sort_unstable</span>();
        <span class="self">self</span>.<span class="ident">vcode</span>
    }
}

<span class="doccomment">/// Is this type a reference type?</span>
<span class="kw">fn</span> <span class="ident">is_reftype</span>(<span class="ident">ty</span>: <span class="ident">Type</span>) -&gt; <span class="ident">bool</span> {
    <span class="ident">ty</span> <span class="op">==</span> <span class="ident">types::R64</span> <span class="op">|</span><span class="op">|</span> <span class="ident">ty</span> <span class="op">==</span> <span class="ident">types::R32</span>
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> <span class="ident">VCode</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span> {
    <span class="doccomment">/// New empty VCode.</span>
    <span class="kw">fn</span> <span class="ident">new</span>(
        <span class="ident">sigs</span>: <span class="ident">SigSet</span>,
        <span class="ident">abi</span>: <span class="ident">Callee</span><span class="op">&lt;</span><span class="ident">I::ABIMachineSpec</span><span class="op">&gt;</span>,
        <span class="ident">emit_info</span>: <span class="ident">I::Info</span>,
        <span class="ident">block_order</span>: <span class="ident">BlockLoweringOrder</span>,
        <span class="ident">constants</span>: <span class="ident">VCodeConstants</span>,
    ) -&gt; <span class="ident">VCode</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">n_blocks</span> <span class="op">=</span> <span class="ident">block_order</span>.<span class="ident">lowered_order</span>().<span class="ident">len</span>();
        <span class="ident">VCode</span> {
            <span class="ident">sigs</span>,
            <span class="ident">vreg_types</span>: <span class="macro">vec!</span>[],
            <span class="ident">have_ref_values</span>: <span class="bool-val">false</span>,
            <span class="ident">insts</span>: <span class="ident">Vec::with_capacity</span>(<span class="number">10</span> <span class="op">*</span> <span class="ident">n_blocks</span>),
            <span class="ident">operands</span>: <span class="ident">Vec::with_capacity</span>(<span class="number">30</span> <span class="op">*</span> <span class="ident">n_blocks</span>),
            <span class="ident">operand_ranges</span>: <span class="ident">Vec::with_capacity</span>(<span class="number">10</span> <span class="op">*</span> <span class="ident">n_blocks</span>),
            <span class="ident">clobbers</span>: <span class="ident">FxHashMap::default</span>(),
            <span class="ident">is_move</span>: <span class="ident">FxHashMap::default</span>(),
            <span class="ident">srclocs</span>: <span class="ident">Vec::with_capacity</span>(<span class="number">10</span> <span class="op">*</span> <span class="ident">n_blocks</span>),
            <span class="ident">entry</span>: <span class="ident">BlockIndex::new</span>(<span class="number">0</span>),
            <span class="ident">block_ranges</span>: <span class="ident">Vec::with_capacity</span>(<span class="ident">n_blocks</span>),
            <span class="ident">block_succ_range</span>: <span class="ident">Vec::with_capacity</span>(<span class="ident">n_blocks</span>),
            <span class="ident">block_succs_preds</span>: <span class="ident">Vec::with_capacity</span>(<span class="number">2</span> <span class="op">*</span> <span class="ident">n_blocks</span>),
            <span class="ident">block_pred_range</span>: <span class="ident">Vec::with_capacity</span>(<span class="ident">n_blocks</span>),
            <span class="ident">block_params_range</span>: <span class="ident">Vec::with_capacity</span>(<span class="ident">n_blocks</span>),
            <span class="ident">block_params</span>: <span class="ident">Vec::with_capacity</span>(<span class="number">5</span> <span class="op">*</span> <span class="ident">n_blocks</span>),
            <span class="ident">branch_block_args</span>: <span class="ident">Vec::with_capacity</span>(<span class="number">10</span> <span class="op">*</span> <span class="ident">n_blocks</span>),
            <span class="ident">branch_block_arg_range</span>: <span class="ident">Vec::with_capacity</span>(<span class="number">2</span> <span class="op">*</span> <span class="ident">n_blocks</span>),
            <span class="ident">branch_block_arg_succ_range</span>: <span class="ident">Vec::with_capacity</span>(<span class="ident">n_blocks</span>),
            <span class="ident">block_order</span>,
            <span class="ident">abi</span>,
            <span class="ident">emit_info</span>,
            <span class="ident">reftyped_vregs</span>: <span class="macro">vec!</span>[],
            <span class="ident">reftyped_vregs_set</span>: <span class="ident">FxHashSet::default</span>(),
            <span class="ident">constants</span>,
            <span class="ident">debug_value_labels</span>: <span class="macro">vec!</span>[],
            <span class="ident">vreg_aliases</span>: <span class="ident">FxHashMap::with_capacity_and_hasher</span>(<span class="number">10</span> <span class="op">*</span> <span class="ident">n_blocks</span>, <span class="ident">Default::default</span>()),
        }
    }

    <span class="doccomment">/// Get the number of blocks. Block indices will be in the range `0 ..</span>
    <span class="doccomment">/// (self.num_blocks() - 1)`.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">num_blocks</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">usize</span> {
        <span class="self">self</span>.<span class="ident">block_ranges</span>.<span class="ident">len</span>()
    }

    <span class="doccomment">/// Get the successors for a block.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">succs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIndex</span>) -&gt; <span class="kw-2">&amp;</span>[<span class="ident">BlockIndex</span>] {
        <span class="kw">let</span> (<span class="ident">start</span>, <span class="ident">end</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_succ_range</span>[<span class="ident">block</span>.<span class="ident">index</span>()];
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">block_succs_preds</span>[<span class="ident">start</span> <span class="kw">as</span> <span class="ident">usize</span>..<span class="ident">end</span> <span class="kw">as</span> <span class="ident">usize</span>]
    }

    <span class="kw">fn</span> <span class="ident">compute_clobbers</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">regalloc</span>: <span class="kw-2">&amp;</span><span class="ident">regalloc2::Output</span>) -&gt; <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">RealReg</span><span class="op">&gt;</span><span class="op">&gt;</span> {
        <span class="comment">// Compute clobbered registers.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">clobbered</span> <span class="op">=</span> <span class="macro">vec!</span>[];
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">clobbered_set</span> <span class="op">=</span> <span class="ident">FxHashSet::default</span>();

        <span class="comment">// All moves are included in clobbers.</span>
        <span class="kw">for</span> <span class="ident">edit</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">regalloc</span>.<span class="ident">edits</span> {
            <span class="kw">let</span> <span class="ident">Edit::Move</span> { <span class="ident">to</span>, .. } <span class="op">=</span> <span class="ident">edit</span>.<span class="number">1</span>;
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">preg</span>) <span class="op">=</span> <span class="ident">to</span>.<span class="ident">as_reg</span>() {
                <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">RealReg::from</span>(<span class="ident">preg</span>);
                <span class="kw">if</span> <span class="ident">clobbered_set</span>.<span class="ident">insert</span>(<span class="ident">reg</span>) {
                    <span class="ident">clobbered</span>.<span class="ident">push</span>(<span class="ident">Writable::from_reg</span>(<span class="ident">reg</span>));
                }
            }
        }

        <span class="kw">for</span> (<span class="ident">i</span>, (<span class="ident">start</span>, <span class="ident">end</span>)) <span class="kw">in</span> <span class="self">self</span>.<span class="ident">operand_ranges</span>.<span class="ident">iter</span>().<span class="ident">enumerate</span>() {
            <span class="comment">// Skip this instruction if not &quot;included in clobbers&quot; as</span>
            <span class="comment">// per the MachInst. (Some backends use this to implement</span>
            <span class="comment">// ABI specifics; e.g., excluding calls of the same ABI as</span>
            <span class="comment">// the current function from clobbers, because by</span>
            <span class="comment">// definition everything clobbered by the call can be</span>
            <span class="comment">// clobbered by this function without saving as well.)</span>
            <span class="kw">if</span> <span class="op">!</span><span class="self">self</span>.<span class="ident">insts</span>[<span class="ident">i</span>].<span class="ident">is_included_in_clobbers</span>() {
                <span class="kw">continue</span>;
            }

            <span class="kw">let</span> <span class="ident">start</span> <span class="op">=</span> <span class="kw-2">*</span><span class="ident">start</span> <span class="kw">as</span> <span class="ident">usize</span>;
            <span class="kw">let</span> <span class="ident">end</span> <span class="op">=</span> <span class="kw-2">*</span><span class="ident">end</span> <span class="kw">as</span> <span class="ident">usize</span>;
            <span class="kw">let</span> <span class="ident">operands</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">operands</span>[<span class="ident">start</span>..<span class="ident">end</span>];
            <span class="kw">let</span> <span class="ident">allocs</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">regalloc</span>.<span class="ident">allocs</span>[<span class="ident">start</span>..<span class="ident">end</span>];
            <span class="kw">for</span> (<span class="ident">operand</span>, <span class="ident">alloc</span>) <span class="kw">in</span> <span class="ident">operands</span>.<span class="ident">iter</span>().<span class="ident">zip</span>(<span class="ident">allocs</span>.<span class="ident">iter</span>()) {
                <span class="comment">// We&#39;re interested only in writes (Mods or Defs).</span>
                <span class="kw">if</span> <span class="ident">operand</span>.<span class="ident">kind</span>() <span class="op">==</span> <span class="ident">OperandKind::Use</span> {
                    <span class="kw">continue</span>;
                }
                <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">preg</span>) <span class="op">=</span> <span class="ident">alloc</span>.<span class="ident">as_reg</span>() {
                    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">RealReg::from</span>(<span class="ident">preg</span>);
                    <span class="kw">if</span> <span class="ident">clobbered_set</span>.<span class="ident">insert</span>(<span class="ident">reg</span>) {
                        <span class="ident">clobbered</span>.<span class="ident">push</span>(<span class="ident">Writable::from_reg</span>(<span class="ident">reg</span>));
                    }
                }
            }

            <span class="comment">// Also add explicitly-clobbered registers.</span>
            <span class="kw">for</span> <span class="ident">preg</span> <span class="kw">in</span> <span class="self">self</span>
                .<span class="ident">clobbers</span>
                .<span class="ident">get</span>(<span class="kw-2">&amp;</span><span class="ident">InsnIndex::new</span>(<span class="ident">i</span>))
                .<span class="ident">cloned</span>()
                .<span class="ident">unwrap_or_default</span>()
            {
                <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">RealReg::from</span>(<span class="ident">preg</span>);
                <span class="kw">if</span> <span class="ident">clobbered_set</span>.<span class="ident">insert</span>(<span class="ident">reg</span>) {
                    <span class="ident">clobbered</span>.<span class="ident">push</span>(<span class="ident">Writable::from_reg</span>(<span class="ident">reg</span>));
                }
            }
        }

        <span class="ident">clobbered</span>
    }

    <span class="doccomment">/// Emit the instructions to a `MachBuffer`, containing fixed-up</span>
    <span class="doccomment">/// code and external reloc/trap/etc. records ready for use. Takes</span>
    <span class="doccomment">/// the regalloc results as well.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Returns the machine code itself, and optionally metadata</span>
    <span class="doccomment">/// and/or a disassembly, as an `EmitResult`. The `VCode` itself</span>
    <span class="doccomment">/// is consumed by the emission process.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">emit</span>(
        <span class="kw-2">mut</span> <span class="self">self</span>,
        <span class="ident">regalloc</span>: <span class="kw-2">&amp;</span><span class="ident">regalloc2::Output</span>,
        <span class="ident">want_disasm</span>: <span class="ident">bool</span>,
        <span class="ident">want_metadata</span>: <span class="ident">bool</span>,
    ) -&gt; <span class="ident">EmitResult</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">VCodeInst</span>,
    {
        <span class="comment">// To write into disasm string.</span>
        <span class="kw">use</span> <span class="ident">core::fmt::Write</span>;

        <span class="kw">let</span> <span class="ident">_tt</span> <span class="op">=</span> <span class="ident">timing::vcode_emit</span>();
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">buffer</span> <span class="op">=</span> <span class="ident">MachBuffer::new</span>();
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">bb_starts</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">CodeOffset</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="op">=</span> <span class="macro">vec!</span>[];

        <span class="comment">// The first M MachLabels are reserved for block indices, the next N MachLabels for</span>
        <span class="comment">// constants.</span>
        <span class="ident">buffer</span>.<span class="ident">reserve_labels_for_blocks</span>(<span class="self">self</span>.<span class="ident">num_blocks</span>());
        <span class="ident">buffer</span>.<span class="ident">reserve_labels_for_constants</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">constants</span>);

        <span class="comment">// Construct the final order we emit code in: cold blocks at the end.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">final_order</span>: <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">BlockIndex</span>; <span class="number">16</span>]<span class="op">&gt;</span> <span class="op">=</span> <span class="macro">smallvec!</span>[];
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">cold_blocks</span>: <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">BlockIndex</span>; <span class="number">16</span>]<span class="op">&gt;</span> <span class="op">=</span> <span class="macro">smallvec!</span>[];
        <span class="kw">for</span> <span class="ident">block</span> <span class="kw">in</span> <span class="number">0</span>..<span class="self">self</span>.<span class="ident">num_blocks</span>() {
            <span class="kw">let</span> <span class="ident">block</span> <span class="op">=</span> <span class="ident">BlockIndex::new</span>(<span class="ident">block</span>);
            <span class="kw">if</span> <span class="self">self</span>.<span class="ident">block_order</span>.<span class="ident">is_cold</span>(<span class="ident">block</span>) {
                <span class="ident">cold_blocks</span>.<span class="ident">push</span>(<span class="ident">block</span>);
            } <span class="kw">else</span> {
                <span class="ident">final_order</span>.<span class="ident">push</span>(<span class="ident">block</span>);
            }
        }
        <span class="ident">final_order</span>.<span class="ident">extend</span>(<span class="ident">cold_blocks</span>.<span class="ident">clone</span>());

        <span class="comment">// Compute/save info we need for the prologue: clobbers and</span>
        <span class="comment">// number of spillslots.</span>
        <span class="comment">//</span>
        <span class="comment">// We clone `abi` here because we will mutate it as we</span>
        <span class="comment">// generate the prologue and set other info, but we can&#39;t</span>
        <span class="comment">// mutate `VCode`. The info it usually carries prior to</span>
        <span class="comment">// setting clobbers is fairly minimal so this should be</span>
        <span class="comment">// relatively cheap.</span>
        <span class="kw">let</span> <span class="ident">clobbers</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">compute_clobbers</span>(<span class="ident">regalloc</span>);
        <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">set_num_spillslots</span>(<span class="ident">regalloc</span>.<span class="ident">num_spillslots</span>);
        <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">set_clobbered</span>(<span class="ident">clobbers</span>);

        <span class="comment">// We need to generate the prologue in order to get the ABI</span>
        <span class="comment">// object into the right state first. We&#39;ll emit it when we</span>
        <span class="comment">// hit the right block below.</span>
        <span class="kw">let</span> <span class="ident">prologue_insts</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">gen_prologue</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">sigs</span>);

        <span class="comment">// Emit blocks.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">cur_srcloc</span> <span class="op">=</span> <span class="prelude-val">None</span>;
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">last_offset</span> <span class="op">=</span> <span class="prelude-val">None</span>;
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">inst_offsets</span> <span class="op">=</span> <span class="macro">vec!</span>[];
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">state</span> <span class="op">=</span> <span class="ident">I::State::new</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">abi</span>);

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">disasm</span> <span class="op">=</span> <span class="ident">String::new</span>();

        <span class="kw">if</span> <span class="op">!</span><span class="self">self</span>.<span class="ident">debug_value_labels</span>.<span class="ident">is_empty</span>() {
            <span class="ident">inst_offsets</span>.<span class="ident">resize</span>(<span class="self">self</span>.<span class="ident">insts</span>.<span class="ident">len</span>(), <span class="number">0</span>);
        }

        <span class="comment">// Count edits per block ahead of time; this is needed for</span>
        <span class="comment">// lookahead island emission. (We could derive it per-block</span>
        <span class="comment">// with binary search in the edit list, but it&#39;s more</span>
        <span class="comment">// efficient to do it in one pass here.)</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">ra_edits_per_block</span>: <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">u32</span>; <span class="number">64</span>]<span class="op">&gt;</span> <span class="op">=</span> <span class="macro">smallvec!</span>[];
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">edit_idx</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="kw">for</span> <span class="ident">block</span> <span class="kw">in</span> <span class="number">0</span>..<span class="self">self</span>.<span class="ident">num_blocks</span>() {
            <span class="kw">let</span> <span class="ident">end_inst</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_ranges</span>[<span class="ident">block</span>].<span class="number">1</span>;
            <span class="kw">let</span> <span class="ident">start_edit_idx</span> <span class="op">=</span> <span class="ident">edit_idx</span>;
            <span class="kw">while</span> <span class="ident">edit_idx</span> <span class="op">&lt;</span> <span class="ident">regalloc</span>.<span class="ident">edits</span>.<span class="ident">len</span>() <span class="op">&amp;&amp;</span> <span class="ident">regalloc</span>.<span class="ident">edits</span>[<span class="ident">edit_idx</span>].<span class="number">0</span>.<span class="ident">inst</span>() <span class="op">&lt;</span> <span class="ident">end_inst</span> {
                <span class="ident">edit_idx</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
            }
            <span class="kw">let</span> <span class="ident">end_edit_idx</span> <span class="op">=</span> <span class="ident">edit_idx</span>;
            <span class="ident">ra_edits_per_block</span>.<span class="ident">push</span>((<span class="ident">end_edit_idx</span> <span class="op">-</span> <span class="ident">start_edit_idx</span>) <span class="kw">as</span> <span class="ident">u32</span>);
        }

        <span class="kw">for</span> (<span class="ident">block_order_idx</span>, <span class="kw-2">&amp;</span><span class="ident">block</span>) <span class="kw">in</span> <span class="ident">final_order</span>.<span class="ident">iter</span>().<span class="ident">enumerate</span>() {
            <span class="macro">trace!</span>(<span class="string">&quot;emitting block {:?}&quot;</span>, <span class="ident">block</span>);
            <span class="kw">let</span> <span class="ident">new_offset</span> <span class="op">=</span> <span class="ident">I::align_basic_block</span>(<span class="ident">buffer</span>.<span class="ident">cur_offset</span>());
            <span class="kw">while</span> <span class="ident">new_offset</span> <span class="op">&gt;</span> <span class="ident">buffer</span>.<span class="ident">cur_offset</span>() {
                <span class="comment">// Pad with NOPs up to the aligned block offset.</span>
                <span class="kw">let</span> <span class="ident">nop</span> <span class="op">=</span> <span class="ident">I::gen_nop</span>((<span class="ident">new_offset</span> <span class="op">-</span> <span class="ident">buffer</span>.<span class="ident">cur_offset</span>()) <span class="kw">as</span> <span class="ident">usize</span>);
                <span class="ident">nop</span>.<span class="ident">emit</span>(<span class="kw-2">&amp;</span>[], <span class="kw-2">&amp;mut</span> <span class="ident">buffer</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">emit_info</span>, <span class="kw-2">&amp;mut</span> <span class="ident">Default::default</span>());
            }
            <span class="macro">assert_eq!</span>(<span class="ident">buffer</span>.<span class="ident">cur_offset</span>(), <span class="ident">new_offset</span>);

            <span class="kw">let</span> <span class="ident">do_emit</span> <span class="op">=</span> <span class="op">|</span><span class="ident">inst</span>: <span class="kw-2">&amp;</span><span class="ident">I</span>,
                           <span class="ident">allocs</span>: <span class="kw-2">&amp;</span>[<span class="ident">Allocation</span>],
                           <span class="ident">disasm</span>: <span class="kw-2">&amp;mut</span> <span class="ident">String</span>,
                           <span class="ident">buffer</span>: <span class="kw-2">&amp;mut</span> <span class="ident">MachBuffer</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>,
                           <span class="ident">state</span>: <span class="kw-2">&amp;mut</span> <span class="ident">I::State</span><span class="op">|</span> {
                <span class="kw">if</span> <span class="ident">want_disasm</span> {
                    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">s</span> <span class="op">=</span> <span class="ident">state</span>.<span class="ident">clone</span>();
                    <span class="macro">writeln!</span>(<span class="ident">disasm</span>, <span class="string">&quot;  {}&quot;</span>, <span class="ident">inst</span>.<span class="ident">pretty_print_inst</span>(<span class="ident">allocs</span>, <span class="kw-2">&amp;mut</span> <span class="ident">s</span>)).<span class="ident">unwrap</span>();
                }
                <span class="ident">inst</span>.<span class="ident">emit</span>(<span class="ident">allocs</span>, <span class="ident">buffer</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">emit_info</span>, <span class="ident">state</span>);
            };

            <span class="comment">// Is this the first block? Emit the prologue directly if so.</span>
            <span class="kw">if</span> <span class="ident">block</span> <span class="op">==</span> <span class="self">self</span>.<span class="ident">entry</span> {
                <span class="macro">trace!</span>(<span class="string">&quot; -&gt; entry block&quot;</span>);
                <span class="ident">buffer</span>.<span class="ident">start_srcloc</span>(<span class="ident">Default::default</span>());
                <span class="ident">state</span>.<span class="ident">pre_sourceloc</span>(<span class="ident">Default::default</span>());
                <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">prologue_insts</span> {
                    <span class="ident">do_emit</span>(<span class="kw-2">&amp;</span><span class="ident">inst</span>, <span class="kw-2">&amp;</span>[], <span class="kw-2">&amp;mut</span> <span class="ident">disasm</span>, <span class="kw-2">&amp;mut</span> <span class="ident">buffer</span>, <span class="kw-2">&amp;mut</span> <span class="ident">state</span>);
                }
                <span class="ident">buffer</span>.<span class="ident">end_srcloc</span>();
            }

            <span class="comment">// Now emit the regular block body.</span>

            <span class="ident">buffer</span>.<span class="ident">bind_label</span>(<span class="ident">MachLabel::from_block</span>(<span class="ident">block</span>));

            <span class="kw">if</span> <span class="ident">want_disasm</span> {
                <span class="macro">writeln!</span>(<span class="kw-2">&amp;mut</span> <span class="ident">disasm</span>, <span class="string">&quot;block{}:&quot;</span>, <span class="ident">block</span>.<span class="ident">index</span>()).<span class="ident">unwrap</span>();
            }

            <span class="kw">if</span> <span class="ident">want_metadata</span> {
                <span class="comment">// Track BB starts. If we have backed up due to MachBuffer</span>
                <span class="comment">// branch opts, note that the removed blocks were removed.</span>
                <span class="kw">let</span> <span class="ident">cur_offset</span> <span class="op">=</span> <span class="ident">buffer</span>.<span class="ident">cur_offset</span>();
                <span class="kw">if</span> <span class="ident">last_offset</span>.<span class="ident">is_some</span>() <span class="op">&amp;&amp;</span> <span class="ident">cur_offset</span> <span class="op">&lt;</span><span class="op">=</span> <span class="ident">last_offset</span>.<span class="ident">unwrap</span>() {
                    <span class="kw">for</span> <span class="ident">i</span> <span class="kw">in</span> (<span class="number">0</span>..<span class="ident">bb_starts</span>.<span class="ident">len</span>()).<span class="ident">rev</span>() {
                        <span class="kw">if</span> <span class="ident">bb_starts</span>[<span class="ident">i</span>].<span class="ident">is_some</span>() <span class="op">&amp;&amp;</span> <span class="ident">cur_offset</span> <span class="op">&gt;</span> <span class="ident">bb_starts</span>[<span class="ident">i</span>].<span class="ident">unwrap</span>() {
                            <span class="kw">break</span>;
                        }
                        <span class="ident">bb_starts</span>[<span class="ident">i</span>] <span class="op">=</span> <span class="prelude-val">None</span>;
                    }
                }
                <span class="ident">bb_starts</span>.<span class="ident">push</span>(<span class="prelude-val">Some</span>(<span class="ident">cur_offset</span>));
                <span class="ident">last_offset</span> <span class="op">=</span> <span class="prelude-val">Some</span>(<span class="ident">cur_offset</span>);
            }

            <span class="kw">for</span> <span class="ident">inst_or_edit</span> <span class="kw">in</span> <span class="ident">regalloc</span>.<span class="ident">block_insts_and_edits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>) {
                <span class="kw">match</span> <span class="ident">inst_or_edit</span> {
                    <span class="ident">InstOrEdit::Inst</span>(<span class="ident">iix</span>) =&gt; {
                        <span class="kw">if</span> <span class="op">!</span><span class="self">self</span>.<span class="ident">debug_value_labels</span>.<span class="ident">is_empty</span>() {
                            <span class="comment">// If we need to produce debug info,</span>
                            <span class="comment">// record the offset of each instruction</span>
                            <span class="comment">// so that we can translate value-label</span>
                            <span class="comment">// ranges to machine-code offsets.</span>

                            <span class="comment">// Cold blocks violate monotonicity</span>
                            <span class="comment">// assumptions elsewhere (that</span>
                            <span class="comment">// instructions in inst-index order are in</span>
                            <span class="comment">// order in machine code), so we omit</span>
                            <span class="comment">// their offsets here. Value-label range</span>
                            <span class="comment">// generation below will skip empty ranges</span>
                            <span class="comment">// and ranges with to-offsets of zero.</span>
                            <span class="kw">if</span> <span class="op">!</span><span class="self">self</span>.<span class="ident">block_order</span>.<span class="ident">is_cold</span>(<span class="ident">block</span>) {
                                <span class="ident">inst_offsets</span>[<span class="ident">iix</span>.<span class="ident">index</span>()] <span class="op">=</span> <span class="ident">buffer</span>.<span class="ident">cur_offset</span>();
                            }
                        }

                        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">insts</span>[<span class="ident">iix</span>.<span class="ident">index</span>()].<span class="ident">is_move</span>().<span class="ident">is_some</span>() {
                            <span class="comment">// Skip moves in the pre-regalloc program;</span>
                            <span class="comment">// all of these are incorporated by the</span>
                            <span class="comment">// regalloc into its unified move handling</span>
                            <span class="comment">// and they come out the other end, if</span>
                            <span class="comment">// still needed (not elided), as</span>
                            <span class="comment">// regalloc-inserted moves.</span>
                            <span class="kw">continue</span>;
                        }

                        <span class="comment">// Update the srcloc at this point in the buffer.</span>
                        <span class="kw">let</span> <span class="ident">srcloc</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">srclocs</span>[<span class="ident">iix</span>.<span class="ident">index</span>()];
                        <span class="kw">if</span> <span class="ident">cur_srcloc</span> <span class="op">!</span><span class="op">=</span> <span class="prelude-val">Some</span>(<span class="ident">srcloc</span>) {
                            <span class="kw">if</span> <span class="ident">cur_srcloc</span>.<span class="ident">is_some</span>() {
                                <span class="ident">buffer</span>.<span class="ident">end_srcloc</span>();
                            }
                            <span class="ident">buffer</span>.<span class="ident">start_srcloc</span>(<span class="ident">srcloc</span>);
                            <span class="ident">cur_srcloc</span> <span class="op">=</span> <span class="prelude-val">Some</span>(<span class="ident">srcloc</span>);
                        }
                        <span class="ident">state</span>.<span class="ident">pre_sourceloc</span>(<span class="ident">cur_srcloc</span>.<span class="ident">unwrap_or_default</span>());

                        <span class="comment">// If this is a safepoint, compute a stack map</span>
                        <span class="comment">// and pass it to the emit state.</span>
                        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">insts</span>[<span class="ident">iix</span>.<span class="ident">index</span>()].<span class="ident">is_safepoint</span>() {
                            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">safepoint_slots</span>: <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">SpillSlot</span>; <span class="number">8</span>]<span class="op">&gt;</span> <span class="op">=</span> <span class="macro">smallvec!</span>[];
                            <span class="comment">// Find the contiguous range of</span>
                            <span class="comment">// (progpoint, allocation) safepoint slot</span>
                            <span class="comment">// records in `regalloc.safepoint_slots`</span>
                            <span class="comment">// for this instruction index.</span>
                            <span class="kw">let</span> <span class="ident">safepoint_slots_start</span> <span class="op">=</span> <span class="ident">regalloc</span>
                                .<span class="ident">safepoint_slots</span>
                                .<span class="ident">binary_search_by</span>(<span class="op">|</span>(<span class="ident">progpoint</span>, <span class="ident">_alloc</span>)<span class="op">|</span> {
                                    <span class="kw">if</span> <span class="ident">progpoint</span>.<span class="ident">inst</span>() <span class="op">&gt;</span><span class="op">=</span> <span class="ident">iix</span> {
                                        <span class="ident">std::cmp::Ordering::Greater</span>
                                    } <span class="kw">else</span> {
                                        <span class="ident">std::cmp::Ordering::Less</span>
                                    }
                                })
                                .<span class="ident">unwrap_err</span>();

                            <span class="kw">for</span> (<span class="kw">_</span>, <span class="ident">alloc</span>) <span class="kw">in</span> <span class="ident">regalloc</span>.<span class="ident">safepoint_slots</span>[<span class="ident">safepoint_slots_start</span>..]
                                .<span class="ident">iter</span>()
                                .<span class="ident">take_while</span>(<span class="op">|</span>(<span class="ident">progpoint</span>, <span class="kw">_</span>)<span class="op">|</span> <span class="ident">progpoint</span>.<span class="ident">inst</span>() <span class="op">==</span> <span class="ident">iix</span>)
                            {
                                <span class="kw">let</span> <span class="ident">slot</span> <span class="op">=</span> <span class="ident">alloc</span>.<span class="ident">as_stack</span>().<span class="ident">unwrap</span>();
                                <span class="ident">safepoint_slots</span>.<span class="ident">push</span>(<span class="ident">slot</span>);
                            }
                            <span class="kw">if</span> <span class="op">!</span><span class="ident">safepoint_slots</span>.<span class="ident">is_empty</span>() {
                                <span class="kw">let</span> <span class="ident">stack_map</span> <span class="op">=</span> <span class="self">self</span>
                                    .<span class="ident">abi</span>
                                    .<span class="ident">spillslots_to_stack_map</span>(<span class="kw-2">&amp;</span><span class="ident">safepoint_slots</span>[..], <span class="kw-2">&amp;</span><span class="ident">state</span>);
                                <span class="ident">state</span>.<span class="ident">pre_safepoint</span>(<span class="ident">stack_map</span>);
                            }
                        }

                        <span class="comment">// Get the allocations for this inst from the regalloc result.</span>
                        <span class="kw">let</span> <span class="ident">allocs</span> <span class="op">=</span> <span class="ident">regalloc</span>.<span class="ident">inst_allocs</span>(<span class="ident">iix</span>);

                        <span class="comment">// If the instruction we are about to emit is</span>
                        <span class="comment">// a return, place an epilogue at this point</span>
                        <span class="comment">// (and don&#39;t emit the return; the actual</span>
                        <span class="comment">// epilogue will contain it).</span>
                        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">insts</span>[<span class="ident">iix</span>.<span class="ident">index</span>()].<span class="ident">is_term</span>() <span class="op">==</span> <span class="ident">MachTerminator::Ret</span> {
                            <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">gen_epilogue</span>() {
                                <span class="ident">do_emit</span>(<span class="kw-2">&amp;</span><span class="ident">inst</span>, <span class="kw-2">&amp;</span>[], <span class="kw-2">&amp;mut</span> <span class="ident">disasm</span>, <span class="kw-2">&amp;mut</span> <span class="ident">buffer</span>, <span class="kw-2">&amp;mut</span> <span class="ident">state</span>);
                            }
                        } <span class="kw">else</span> {
                            <span class="comment">// Emit the instruction!</span>
                            <span class="ident">do_emit</span>(
                                <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">insts</span>[<span class="ident">iix</span>.<span class="ident">index</span>()],
                                <span class="ident">allocs</span>,
                                <span class="kw-2">&amp;mut</span> <span class="ident">disasm</span>,
                                <span class="kw-2">&amp;mut</span> <span class="ident">buffer</span>,
                                <span class="kw-2">&amp;mut</span> <span class="ident">state</span>,
                            );
                        }
                    }

                    <span class="ident">InstOrEdit::Edit</span>(<span class="ident">Edit::Move</span> { <span class="ident">from</span>, <span class="ident">to</span> }) =&gt; {
                        <span class="comment">// Create a move/spill/reload instruction and</span>
                        <span class="comment">// immediately emit it.</span>
                        <span class="kw">match</span> (<span class="ident">from</span>.<span class="ident">as_reg</span>(), <span class="ident">to</span>.<span class="ident">as_reg</span>()) {
                            (<span class="prelude-val">Some</span>(<span class="ident">from</span>), <span class="prelude-val">Some</span>(<span class="ident">to</span>)) =&gt; {
                                <span class="comment">// Reg-to-reg move.</span>
                                <span class="kw">let</span> <span class="ident">from_rreg</span> <span class="op">=</span> <span class="ident">Reg::from</span>(<span class="ident">from</span>);
                                <span class="kw">let</span> <span class="ident">to_rreg</span> <span class="op">=</span> <span class="ident">Writable::from_reg</span>(<span class="ident">Reg::from</span>(<span class="ident">to</span>));
                                <span class="macro">debug_assert_eq!</span>(<span class="ident">from</span>.<span class="ident">class</span>(), <span class="ident">to</span>.<span class="ident">class</span>());
                                <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">I::canonical_type_for_rc</span>(<span class="ident">from</span>.<span class="ident">class</span>());
                                <span class="kw">let</span> <span class="ident">mv</span> <span class="op">=</span> <span class="ident">I::gen_move</span>(<span class="ident">to_rreg</span>, <span class="ident">from_rreg</span>, <span class="ident">ty</span>);
                                <span class="ident">do_emit</span>(<span class="kw-2">&amp;</span><span class="ident">mv</span>, <span class="kw-2">&amp;</span>[], <span class="kw-2">&amp;mut</span> <span class="ident">disasm</span>, <span class="kw-2">&amp;mut</span> <span class="ident">buffer</span>, <span class="kw-2">&amp;mut</span> <span class="ident">state</span>);
                            }
                            (<span class="prelude-val">Some</span>(<span class="ident">from</span>), <span class="prelude-val">None</span>) =&gt; {
                                <span class="comment">// Spill from register to spillslot.</span>
                                <span class="kw">let</span> <span class="ident">to</span> <span class="op">=</span> <span class="ident">to</span>.<span class="ident">as_stack</span>().<span class="ident">unwrap</span>();
                                <span class="kw">let</span> <span class="ident">from_rreg</span> <span class="op">=</span> <span class="ident">RealReg::from</span>(<span class="ident">from</span>);
                                <span class="macro">debug_assert_eq!</span>(<span class="ident">from</span>.<span class="ident">class</span>(), <span class="ident">to</span>.<span class="ident">class</span>());
                                <span class="kw">let</span> <span class="ident">spill</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">gen_spill</span>(<span class="ident">to</span>, <span class="ident">from_rreg</span>);
                                <span class="ident">do_emit</span>(<span class="kw-2">&amp;</span><span class="ident">spill</span>, <span class="kw-2">&amp;</span>[], <span class="kw-2">&amp;mut</span> <span class="ident">disasm</span>, <span class="kw-2">&amp;mut</span> <span class="ident">buffer</span>, <span class="kw-2">&amp;mut</span> <span class="ident">state</span>);
                            }
                            (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="ident">to</span>)) =&gt; {
                                <span class="comment">// Load from spillslot to register.</span>
                                <span class="kw">let</span> <span class="ident">from</span> <span class="op">=</span> <span class="ident">from</span>.<span class="ident">as_stack</span>().<span class="ident">unwrap</span>();
                                <span class="kw">let</span> <span class="ident">to_rreg</span> <span class="op">=</span> <span class="ident">Writable::from_reg</span>(<span class="ident">RealReg::from</span>(<span class="ident">to</span>));
                                <span class="macro">debug_assert_eq!</span>(<span class="ident">from</span>.<span class="ident">class</span>(), <span class="ident">to</span>.<span class="ident">class</span>());
                                <span class="kw">let</span> <span class="ident">reload</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">gen_reload</span>(<span class="ident">to_rreg</span>, <span class="ident">from</span>);
                                <span class="ident">do_emit</span>(<span class="kw-2">&amp;</span><span class="ident">reload</span>, <span class="kw-2">&amp;</span>[], <span class="kw-2">&amp;mut</span> <span class="ident">disasm</span>, <span class="kw-2">&amp;mut</span> <span class="ident">buffer</span>, <span class="kw-2">&amp;mut</span> <span class="ident">state</span>);
                            }
                            (<span class="prelude-val">None</span>, <span class="prelude-val">None</span>) =&gt; {
                                <span class="macro">panic!</span>(<span class="string">&quot;regalloc2 should have eliminated stack-to-stack moves!&quot;</span>);
                            }
                        }
                    }
                }
            }

            <span class="kw">if</span> <span class="ident">cur_srcloc</span>.<span class="ident">is_some</span>() {
                <span class="ident">buffer</span>.<span class="ident">end_srcloc</span>();
                <span class="ident">cur_srcloc</span> <span class="op">=</span> <span class="prelude-val">None</span>;
            }

            <span class="comment">// Do we need an island? Get the worst-case size of the</span>
            <span class="comment">// next BB and see if, having emitted that many bytes, we</span>
            <span class="comment">// will be beyond the deadline.</span>
            <span class="kw">if</span> <span class="ident">block_order_idx</span> <span class="op">&lt;</span> <span class="ident">final_order</span>.<span class="ident">len</span>() <span class="op">-</span> <span class="number">1</span> {
                <span class="kw">let</span> <span class="ident">next_block</span> <span class="op">=</span> <span class="ident">final_order</span>[<span class="ident">block_order_idx</span> <span class="op">+</span> <span class="number">1</span>];
                <span class="kw">let</span> <span class="ident">next_block_range</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_ranges</span>[<span class="ident">next_block</span>.<span class="ident">index</span>()];
                <span class="kw">let</span> <span class="ident">next_block_size</span> <span class="op">=</span>
                    (<span class="ident">next_block_range</span>.<span class="number">1</span>.<span class="ident">index</span>() <span class="op">-</span> <span class="ident">next_block_range</span>.<span class="number">0</span>.<span class="ident">index</span>()) <span class="kw">as</span> <span class="ident">u32</span>;
                <span class="kw">let</span> <span class="ident">next_block_ra_insertions</span> <span class="op">=</span> <span class="ident">ra_edits_per_block</span>[<span class="ident">next_block</span>.<span class="ident">index</span>()];
                <span class="kw">let</span> <span class="ident">worst_case_next_bb</span> <span class="op">=</span>
                    <span class="ident">I::worst_case_size</span>() <span class="op">*</span> (<span class="ident">next_block_size</span> <span class="op">+</span> <span class="ident">next_block_ra_insertions</span>);
                <span class="kw">if</span> <span class="ident">buffer</span>.<span class="ident">island_needed</span>(<span class="ident">worst_case_next_bb</span>) {
                    <span class="ident">buffer</span>.<span class="ident">emit_island</span>(<span class="ident">worst_case_next_bb</span>);
                }
            }
        }

        <span class="comment">// Emit the constants used by the function.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">alignment</span> <span class="op">=</span> <span class="number">1</span>;
        <span class="kw">for</span> (<span class="ident">constant</span>, <span class="ident">data</span>) <span class="kw">in</span> <span class="self">self</span>.<span class="ident">constants</span>.<span class="ident">iter</span>() {
            <span class="ident">alignment</span> <span class="op">=</span> <span class="ident">data</span>.<span class="ident">alignment</span>().<span class="ident">max</span>(<span class="ident">alignment</span>);

            <span class="kw">let</span> <span class="ident">label</span> <span class="op">=</span> <span class="ident">buffer</span>.<span class="ident">get_label_for_constant</span>(<span class="ident">constant</span>);
            <span class="ident">buffer</span>.<span class="ident">defer_constant</span>(<span class="ident">label</span>, <span class="ident">data</span>.<span class="ident">alignment</span>(), <span class="ident">data</span>.<span class="ident">as_slice</span>(), <span class="ident">u32::max_value</span>());
        }

        <span class="kw">let</span> <span class="ident">func_body_len</span> <span class="op">=</span> <span class="ident">buffer</span>.<span class="ident">cur_offset</span>();

        <span class="comment">// Create `bb_edges` and final (filtered) `bb_starts`.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">bb_edges</span> <span class="op">=</span> <span class="macro">vec!</span>[];
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">bb_offsets</span> <span class="op">=</span> <span class="macro">vec!</span>[];
        <span class="kw">if</span> <span class="ident">want_metadata</span> {
            <span class="kw">for</span> <span class="ident">block</span> <span class="kw">in</span> <span class="number">0</span>..<span class="self">self</span>.<span class="ident">num_blocks</span>() {
                <span class="kw">if</span> <span class="ident">bb_starts</span>[<span class="ident">block</span>].<span class="ident">is_none</span>() {
                    <span class="comment">// Block was deleted by MachBuffer; skip.</span>
                    <span class="kw">continue</span>;
                }
                <span class="kw">let</span> <span class="ident">from</span> <span class="op">=</span> <span class="ident">bb_starts</span>[<span class="ident">block</span>].<span class="ident">unwrap</span>();

                <span class="ident">bb_offsets</span>.<span class="ident">push</span>(<span class="ident">from</span>);
                <span class="comment">// Resolve each `succ` label and add edges.</span>
                <span class="kw">let</span> <span class="ident">succs</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_succs</span>(<span class="ident">BlockIndex::new</span>(<span class="ident">block</span>));
                <span class="kw">for</span> <span class="kw-2">&amp;</span><span class="ident">succ</span> <span class="kw">in</span> <span class="ident">succs</span>.<span class="ident">iter</span>() {
                    <span class="kw">let</span> <span class="ident">to</span> <span class="op">=</span> <span class="ident">buffer</span>.<span class="ident">resolve_label_offset</span>(<span class="ident">MachLabel::from_block</span>(<span class="ident">succ</span>));
                    <span class="ident">bb_edges</span>.<span class="ident">push</span>((<span class="ident">from</span>, <span class="ident">to</span>));
                }
            }
        }

        <span class="kw">let</span> <span class="ident">value_labels_ranges</span> <span class="op">=</span>
            <span class="self">self</span>.<span class="ident">compute_value_labels_ranges</span>(<span class="ident">regalloc</span>, <span class="kw-2">&amp;</span><span class="ident">inst_offsets</span>[..], <span class="ident">func_body_len</span>);
        <span class="kw">let</span> <span class="ident">frame_size</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">frame_size</span>();

        <span class="ident">EmitResult</span> {
            <span class="ident">buffer</span>,
            <span class="ident">bb_offsets</span>,
            <span class="ident">bb_edges</span>,
            <span class="ident">inst_offsets</span>,
            <span class="ident">func_body_len</span>,
            <span class="ident">disasm</span>: <span class="kw">if</span> <span class="ident">want_disasm</span> { <span class="prelude-val">Some</span>(<span class="ident">disasm</span>) } <span class="kw">else</span> { <span class="prelude-val">None</span> },
            <span class="ident">sized_stackslot_offsets</span>: <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">sized_stackslot_offsets</span>().<span class="ident">clone</span>(),
            <span class="ident">dynamic_stackslot_offsets</span>: <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">dynamic_stackslot_offsets</span>().<span class="ident">clone</span>(),
            <span class="ident">value_labels_ranges</span>,
            <span class="ident">frame_size</span>,
            <span class="ident">alignment</span>,
        }
    }

    <span class="kw">fn</span> <span class="ident">compute_value_labels_ranges</span>(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        <span class="ident">regalloc</span>: <span class="kw-2">&amp;</span><span class="ident">regalloc2::Output</span>,
        <span class="ident">inst_offsets</span>: <span class="kw-2">&amp;</span>[<span class="ident">CodeOffset</span>],
        <span class="ident">func_body_len</span>: <span class="ident">u32</span>,
    ) -&gt; <span class="ident">ValueLabelsRanges</span> {
        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">debug_value_labels</span>.<span class="ident">is_empty</span>() {
            <span class="kw">return</span> <span class="ident">ValueLabelsRanges::default</span>();
        }

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">value_labels_ranges</span>: <span class="ident">ValueLabelsRanges</span> <span class="op">=</span> <span class="ident">HashMap::new</span>();
        <span class="kw">for</span> <span class="kw-2">&amp;</span>(<span class="ident">label</span>, <span class="ident">from</span>, <span class="ident">to</span>, <span class="ident">alloc</span>) <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">regalloc</span>.<span class="ident">debug_locations</span> {
            <span class="kw">let</span> <span class="ident">ranges</span> <span class="op">=</span> <span class="ident">value_labels_ranges</span>
                .<span class="ident">entry</span>(<span class="ident">ValueLabel::from_u32</span>(<span class="ident">label</span>))
                .<span class="ident">or_insert_with</span>(<span class="op">|</span><span class="op">|</span> <span class="macro">vec!</span>[]);
            <span class="kw">let</span> <span class="ident">from_offset</span> <span class="op">=</span> <span class="ident">inst_offsets</span>[<span class="ident">from</span>.<span class="ident">inst</span>().<span class="ident">index</span>()];
            <span class="kw">let</span> <span class="ident">to_offset</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">to</span>.<span class="ident">inst</span>().<span class="ident">index</span>() <span class="op">==</span> <span class="ident">inst_offsets</span>.<span class="ident">len</span>() {
                <span class="ident">func_body_len</span>
            } <span class="kw">else</span> {
                <span class="ident">inst_offsets</span>[<span class="ident">to</span>.<span class="ident">inst</span>().<span class="ident">index</span>()]
            };

            <span class="comment">// Empty range or to-offset of zero can happen because of</span>
            <span class="comment">// cold blocks (see above).</span>
            <span class="kw">if</span> <span class="ident">to_offset</span> <span class="op">==</span> <span class="number">0</span> <span class="op">|</span><span class="op">|</span> <span class="ident">from_offset</span> <span class="op">==</span> <span class="ident">to_offset</span> {
                <span class="kw">continue</span>;
            }

            <span class="kw">let</span> <span class="ident">loc</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">preg</span>) <span class="op">=</span> <span class="ident">alloc</span>.<span class="ident">as_reg</span>() {
                <span class="ident">LabelValueLoc::Reg</span>(<span class="ident">Reg::from</span>(<span class="ident">preg</span>))
            } <span class="kw">else</span> {
                <span class="comment">// We can&#39;t translate spillslot locations at the</span>
                <span class="comment">// moment because ValueLabelLoc requires an</span>
                <span class="comment">// instantaneous SP offset, and this can *change*</span>
                <span class="comment">// within the range we have here because of callsites</span>
                <span class="comment">// adjusting SP temporarily. To avoid the complexity</span>
                <span class="comment">// of accurately plumbing through nominal-SP</span>
                <span class="comment">// adjustment sites, we just omit debug info for</span>
                <span class="comment">// values that are spilled. Not ideal, but debug info</span>
                <span class="comment">// is best-effort.</span>
                <span class="kw">continue</span>;
            };

            <span class="ident">ranges</span>.<span class="ident">push</span>(<span class="ident">ValueLocRange</span> {
                <span class="ident">loc</span>,
                <span class="comment">// ValueLocRanges are recorded by *instruction-end</span>
                <span class="comment">// offset*. `from_offset` is the *start* of the</span>
                <span class="comment">// instruction; that is the same as the end of another</span>
                <span class="comment">// instruction, so we only want to begin coverage once</span>
                <span class="comment">// we are past the previous instruction&#39;s end.</span>
                <span class="ident">start</span>: <span class="ident">from_offset</span> <span class="op">+</span> <span class="number">1</span>,
                <span class="comment">// Likewise, `end` is exclusive, but we want to</span>
                <span class="comment">// *include* the end of the last</span>
                <span class="comment">// instruction. `to_offset` is the start of the</span>
                <span class="comment">// `to`-instruction, which is the exclusive end, i.e.,</span>
                <span class="comment">// the first instruction not covered. That</span>
                <span class="comment">// instruction&#39;s start is the same as the end of the</span>
                <span class="comment">// last instruction that is included, so we go one</span>
                <span class="comment">// byte further to be sure to include it.</span>
                <span class="ident">end</span>: <span class="ident">to_offset</span> <span class="op">+</span> <span class="number">1</span>,
            });
        }

        <span class="ident">value_labels_ranges</span>
    }

    <span class="doccomment">/// Get the IR block for a BlockIndex, if one exists.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bindex_to_bb</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIndex</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">ir::Block</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">block_order</span>.<span class="ident">lowered_order</span>()[<span class="ident">block</span>.<span class="ident">index</span>()].<span class="ident">orig_block</span>()
    }

    <span class="attribute">#[<span class="ident">inline</span>]</span>
    <span class="kw">fn</span> <span class="ident">assert_no_vreg_aliases</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">list</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> [<span class="ident">VReg</span>]) -&gt; <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> [<span class="ident">VReg</span>] {
        <span class="kw">for</span> <span class="ident">vreg</span> <span class="kw">in</span> <span class="ident">list</span> {
            <span class="self">self</span>.<span class="ident">assert_not_vreg_alias</span>(<span class="kw-2">*</span><span class="ident">vreg</span>);
        }
        <span class="ident">list</span>
    }

    <span class="attribute">#[<span class="ident">inline</span>]</span>
    <span class="kw">fn</span> <span class="ident">assert_not_vreg_alias</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">vreg</span>: <span class="ident">VReg</span>) -&gt; <span class="ident">VReg</span> {
        <span class="macro">debug_assert!</span>(<span class="ident">VCodeBuilder</span>::<span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span><span class="ident">::resolve_vreg_alias_impl</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">vreg_aliases</span>, <span class="ident">vreg</span>) <span class="op">==</span> <span class="ident">vreg</span>);
        <span class="ident">vreg</span>
    }

    <span class="attribute">#[<span class="ident">inline</span>]</span>
    <span class="kw">fn</span> <span class="ident">assert_operand_not_vreg_alias</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">op</span>: <span class="ident">Operand</span>) -&gt; <span class="ident">Operand</span> {
        <span class="comment">// It should be true by construction that `Operand`s do not contain any</span>
        <span class="comment">// aliased vregs since they&#39;re all collected and mapped when the VCode</span>
        <span class="comment">// is itself constructed.</span>
        <span class="self">self</span>.<span class="ident">assert_not_vreg_alias</span>(<span class="ident">op</span>.<span class="ident">vreg</span>());
        <span class="ident">op</span>
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> <span class="ident">RegallocFunction</span> <span class="kw">for</span> <span class="ident">VCode</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span> {
    <span class="kw">fn</span> <span class="ident">num_insts</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">usize</span> {
        <span class="self">self</span>.<span class="ident">insts</span>.<span class="ident">len</span>()
    }

    <span class="kw">fn</span> <span class="ident">num_blocks</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">usize</span> {
        <span class="self">self</span>.<span class="ident">block_ranges</span>.<span class="ident">len</span>()
    }

    <span class="kw">fn</span> <span class="ident">entry_block</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">BlockIndex</span> {
        <span class="self">self</span>.<span class="ident">entry</span>
    }

    <span class="kw">fn</span> <span class="ident">block_insns</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIndex</span>) -&gt; <span class="ident">InstRange</span> {
        <span class="kw">let</span> (<span class="ident">start</span>, <span class="ident">end</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_ranges</span>[<span class="ident">block</span>.<span class="ident">index</span>()];
        <span class="ident">InstRange::forward</span>(<span class="ident">start</span>, <span class="ident">end</span>)
    }

    <span class="kw">fn</span> <span class="ident">block_succs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIndex</span>) -&gt; <span class="kw-2">&amp;</span>[<span class="ident">BlockIndex</span>] {
        <span class="kw">let</span> (<span class="ident">start</span>, <span class="ident">end</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_succ_range</span>[<span class="ident">block</span>.<span class="ident">index</span>()];
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">block_succs_preds</span>[<span class="ident">start</span> <span class="kw">as</span> <span class="ident">usize</span>..<span class="ident">end</span> <span class="kw">as</span> <span class="ident">usize</span>]
    }

    <span class="kw">fn</span> <span class="ident">block_preds</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIndex</span>) -&gt; <span class="kw-2">&amp;</span>[<span class="ident">BlockIndex</span>] {
        <span class="kw">let</span> (<span class="ident">start</span>, <span class="ident">end</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_pred_range</span>[<span class="ident">block</span>.<span class="ident">index</span>()];
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">block_succs_preds</span>[<span class="ident">start</span> <span class="kw">as</span> <span class="ident">usize</span>..<span class="ident">end</span> <span class="kw">as</span> <span class="ident">usize</span>]
    }

    <span class="kw">fn</span> <span class="ident">block_params</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIndex</span>) -&gt; <span class="kw-2">&amp;</span>[<span class="ident">VReg</span>] {
        <span class="kw">let</span> (<span class="ident">start</span>, <span class="ident">end</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_params_range</span>[<span class="ident">block</span>.<span class="ident">index</span>()];
        <span class="kw">let</span> <span class="ident">ret</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">block_params</span>[<span class="ident">start</span> <span class="kw">as</span> <span class="ident">usize</span>..<span class="ident">end</span> <span class="kw">as</span> <span class="ident">usize</span>];
        <span class="comment">// Currently block params are never aliased to another vreg, but</span>
        <span class="comment">// double-check just to be sure.</span>
        <span class="self">self</span>.<span class="ident">assert_no_vreg_aliases</span>(<span class="ident">ret</span>)
    }

    <span class="kw">fn</span> <span class="ident">branch_blockparams</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">block</span>: <span class="ident">BlockIndex</span>, <span class="ident">_insn</span>: <span class="ident">InsnIndex</span>, <span class="ident">succ_idx</span>: <span class="ident">usize</span>) -&gt; <span class="kw-2">&amp;</span>[<span class="ident">VReg</span>] {
        <span class="kw">let</span> (<span class="ident">succ_range_start</span>, <span class="ident">succ_range_end</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">branch_block_arg_succ_range</span>[<span class="ident">block</span>.<span class="ident">index</span>()];
        <span class="kw">let</span> <span class="ident">succ_ranges</span> <span class="op">=</span>
            <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">branch_block_arg_range</span>[<span class="ident">succ_range_start</span> <span class="kw">as</span> <span class="ident">usize</span>..<span class="ident">succ_range_end</span> <span class="kw">as</span> <span class="ident">usize</span>];
        <span class="kw">let</span> (<span class="ident">branch_block_args_start</span>, <span class="ident">branch_block_args_end</span>) <span class="op">=</span> <span class="ident">succ_ranges</span>[<span class="ident">succ_idx</span>];
        <span class="kw">let</span> <span class="ident">ret</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">branch_block_args</span>
            [<span class="ident">branch_block_args_start</span> <span class="kw">as</span> <span class="ident">usize</span>..<span class="ident">branch_block_args_end</span> <span class="kw">as</span> <span class="ident">usize</span>];
        <span class="self">self</span>.<span class="ident">assert_no_vreg_aliases</span>(<span class="ident">ret</span>)
    }

    <span class="kw">fn</span> <span class="ident">is_ret</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">InsnIndex</span>) -&gt; <span class="ident">bool</span> {
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">insts</span>[<span class="ident">insn</span>.<span class="ident">index</span>()].<span class="ident">is_term</span>() {
            <span class="ident">MachTerminator::Ret</span> =&gt; <span class="bool-val">true</span>,
            <span class="kw">_</span> =&gt; <span class="bool-val">false</span>,
        }
    }

    <span class="kw">fn</span> <span class="ident">is_branch</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">InsnIndex</span>) -&gt; <span class="ident">bool</span> {
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">insts</span>[<span class="ident">insn</span>.<span class="ident">index</span>()].<span class="ident">is_term</span>() {
            <span class="ident">MachTerminator::Cond</span> <span class="op">|</span> <span class="ident">MachTerminator::Uncond</span> <span class="op">|</span> <span class="ident">MachTerminator::Indirect</span> =&gt; <span class="bool-val">true</span>,
            <span class="kw">_</span> =&gt; <span class="bool-val">false</span>,
        }
    }

    <span class="kw">fn</span> <span class="ident">requires_refs_on_stack</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">InsnIndex</span>) -&gt; <span class="ident">bool</span> {
        <span class="self">self</span>.<span class="ident">insts</span>[<span class="ident">insn</span>.<span class="ident">index</span>()].<span class="ident">is_safepoint</span>()
    }

    <span class="kw">fn</span> <span class="ident">is_move</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">InsnIndex</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="ident">Operand</span>, <span class="ident">Operand</span>)<span class="op">&gt;</span> {
        <span class="kw">let</span> (<span class="ident">a</span>, <span class="ident">b</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">is_move</span>.<span class="ident">get</span>(<span class="kw-2">&amp;</span><span class="ident">insn</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Some</span>((
            <span class="self">self</span>.<span class="ident">assert_operand_not_vreg_alias</span>(<span class="kw-2">*</span><span class="ident">a</span>),
            <span class="self">self</span>.<span class="ident">assert_operand_not_vreg_alias</span>(<span class="kw-2">*</span><span class="ident">b</span>),
        ))
    }

    <span class="kw">fn</span> <span class="ident">inst_operands</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">InsnIndex</span>) -&gt; <span class="kw-2">&amp;</span>[<span class="ident">Operand</span>] {
        <span class="kw">let</span> (<span class="ident">start</span>, <span class="ident">end</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">operand_ranges</span>[<span class="ident">insn</span>.<span class="ident">index</span>()];
        <span class="kw">let</span> <span class="ident">ret</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">operands</span>[<span class="ident">start</span> <span class="kw">as</span> <span class="ident">usize</span>..<span class="ident">end</span> <span class="kw">as</span> <span class="ident">usize</span>];
        <span class="kw">for</span> <span class="ident">op</span> <span class="kw">in</span> <span class="ident">ret</span> {
            <span class="self">self</span>.<span class="ident">assert_operand_not_vreg_alias</span>(<span class="kw-2">*</span><span class="ident">op</span>);
        }
        <span class="ident">ret</span>
    }

    <span class="kw">fn</span> <span class="ident">inst_clobbers</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">insn</span>: <span class="ident">InsnIndex</span>) -&gt; <span class="ident">PRegSet</span> {
        <span class="self">self</span>.<span class="ident">clobbers</span>.<span class="ident">get</span>(<span class="kw-2">&amp;</span><span class="ident">insn</span>).<span class="ident">cloned</span>().<span class="ident">unwrap_or_default</span>()
    }

    <span class="kw">fn</span> <span class="ident">num_vregs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">usize</span> {
        <span class="ident">std::cmp::max</span>(<span class="self">self</span>.<span class="ident">vreg_types</span>.<span class="ident">len</span>(), <span class="ident">first_user_vreg_index</span>())
    }

    <span class="kw">fn</span> <span class="ident">reftype_vregs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>[<span class="ident">VReg</span>] {
        <span class="self">self</span>.<span class="ident">assert_no_vreg_aliases</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">reftyped_vregs</span>[..])
    }

    <span class="kw">fn</span> <span class="ident">debug_value_labels</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>[(<span class="ident">VReg</span>, <span class="ident">InsnIndex</span>, <span class="ident">InsnIndex</span>, <span class="ident">u32</span>)] {
        <span class="comment">// VRegs here are inserted into `debug_value_labels` after code is</span>
        <span class="comment">// generated and aliases are fully defined, so no double-check that</span>
        <span class="comment">// aliases are not lingering.</span>
        <span class="kw">for</span> (<span class="ident">vreg</span>, ..) <span class="kw">in</span> <span class="self">self</span>.<span class="ident">debug_value_labels</span>.<span class="ident">iter</span>() {
            <span class="self">self</span>.<span class="ident">assert_not_vreg_alias</span>(<span class="kw-2">*</span><span class="ident">vreg</span>);
        }
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">debug_value_labels</span>[..]
    }

    <span class="kw">fn</span> <span class="ident">is_pinned_vreg</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">vreg</span>: <span class="ident">VReg</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">PReg</span><span class="op">&gt;</span> {
        <span class="ident">pinned_vreg_to_preg</span>(<span class="ident">vreg</span>)
    }

    <span class="kw">fn</span> <span class="ident">spillslot_size</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">regclass</span>: <span class="ident">RegClass</span>) -&gt; <span class="ident">usize</span> {
        <span class="self">self</span>.<span class="ident">abi</span>.<span class="ident">get_spillslot_size</span>(<span class="ident">regclass</span>) <span class="kw">as</span> <span class="ident">usize</span>
    }

    <span class="kw">fn</span> <span class="ident">allow_multiple_vreg_defs</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">bool</span> {
        <span class="comment">// At least the s390x backend requires this, because the</span>
        <span class="comment">// `Loop` pseudo-instruction aggregates all Operands so pinned</span>
        <span class="comment">// vregs (RealRegs) may occur more than once.</span>
        <span class="bool-val">true</span>
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">I</span>: <span class="ident">VCodeInst</span><span class="op">&gt;</span> <span class="ident">fmt::Debug</span> <span class="kw">for</span> <span class="ident">VCode</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;mut</span> <span class="ident">fmt::Formatter</span>) -&gt; <span class="ident">fmt::Result</span> {
        <span class="macro">writeln!</span>(<span class="ident">f</span>, <span class="string">&quot;VCode {{&quot;</span>)<span class="question-mark">?</span>;
        <span class="macro">writeln!</span>(<span class="ident">f</span>, <span class="string">&quot;  Entry block: {}&quot;</span>, <span class="self">self</span>.<span class="ident">entry</span>.<span class="ident">index</span>())<span class="question-mark">?</span>;

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">state</span> <span class="op">=</span> <span class="ident">Default::default</span>();

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">alias_keys</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vreg_aliases</span>.<span class="ident">keys</span>().<span class="ident">cloned</span>().<span class="ident">collect</span>::<span class="op">&lt;</span><span class="ident">Vec</span><span class="op">&lt;</span><span class="kw">_</span><span class="op">&gt;</span><span class="op">&gt;</span>();
        <span class="ident">alias_keys</span>.<span class="ident">sort_unstable</span>();
        <span class="kw">for</span> <span class="ident">key</span> <span class="kw">in</span> <span class="ident">alias_keys</span> {
            <span class="kw">let</span> <span class="ident">dest</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">vreg_aliases</span>.<span class="ident">get</span>(<span class="kw-2">&amp;</span><span class="ident">key</span>).<span class="ident">unwrap</span>();
            <span class="macro">writeln!</span>(<span class="ident">f</span>, <span class="string">&quot;  {:?} := {:?}&quot;</span>, <span class="ident">Reg::from</span>(<span class="ident">key</span>), <span class="ident">Reg::from</span>(<span class="kw-2">*</span><span class="ident">dest</span>))<span class="question-mark">?</span>;
        }

        <span class="kw">for</span> <span class="ident">block</span> <span class="kw">in</span> <span class="number">0</span>..<span class="self">self</span>.<span class="ident">num_blocks</span>() {
            <span class="kw">let</span> <span class="ident">block</span> <span class="op">=</span> <span class="ident">BlockIndex::new</span>(<span class="ident">block</span>);
            <span class="macro">writeln!</span>(<span class="ident">f</span>, <span class="string">&quot;Block {}:&quot;</span>, <span class="ident">block</span>.<span class="ident">index</span>())<span class="question-mark">?</span>;
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">bb</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">bindex_to_bb</span>(<span class="ident">block</span>) {
                <span class="macro">writeln!</span>(<span class="ident">f</span>, <span class="string">&quot;    (original IR block: {})&quot;</span>, <span class="ident">bb</span>)<span class="question-mark">?</span>;
            }
            <span class="kw">for</span> <span class="ident">succ</span> <span class="kw">in</span> <span class="self">self</span>.<span class="ident">succs</span>(<span class="ident">block</span>) {
                <span class="macro">writeln!</span>(<span class="ident">f</span>, <span class="string">&quot;    (successor: Block {})&quot;</span>, <span class="ident">succ</span>.<span class="ident">index</span>())<span class="question-mark">?</span>;
            }
            <span class="kw">let</span> (<span class="ident">start</span>, <span class="ident">end</span>) <span class="op">=</span> <span class="self">self</span>.<span class="ident">block_ranges</span>[<span class="ident">block</span>.<span class="ident">index</span>()];
            <span class="macro">writeln!</span>(
                <span class="ident">f</span>,
                <span class="string">&quot;    (instruction range: {} .. {})&quot;</span>,
                <span class="ident">start</span>.<span class="ident">index</span>(),
                <span class="ident">end</span>.<span class="ident">index</span>()
            )<span class="question-mark">?</span>;
            <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">start</span>.<span class="ident">index</span>()..<span class="ident">end</span>.<span class="ident">index</span>() {
                <span class="macro">writeln!</span>(
                    <span class="ident">f</span>,
                    <span class="string">&quot;  Inst {}: {}&quot;</span>,
                    <span class="ident">inst</span>,
                    <span class="self">self</span>.<span class="ident">insts</span>[<span class="ident">inst</span>].<span class="ident">pretty_print_inst</span>(<span class="kw-2">&amp;</span>[], <span class="kw-2">&amp;mut</span> <span class="ident">state</span>)
                )<span class="question-mark">?</span>;
            }
        }

        <span class="macro">writeln!</span>(<span class="ident">f</span>, <span class="string">&quot;}}&quot;</span>)<span class="question-mark">?</span>;
        <span class="prelude-val">Ok</span>(())
    }
}

<span class="doccomment">/// This structure tracks the large constants used in VCode that will be emitted separately by the</span>
<span class="doccomment">/// [MachBuffer].</span>
<span class="doccomment">///</span>
<span class="doccomment">/// First, during the lowering phase, constants are inserted using</span>
<span class="doccomment">/// [VCodeConstants.insert]; an intermediate handle, [VCodeConstant], tracks what constants are</span>
<span class="doccomment">/// used in this phase. Some deduplication is performed, when possible, as constant</span>
<span class="doccomment">/// values are inserted.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Secondly, during the emission phase, the [MachBuffer] assigns [MachLabel]s for each of the</span>
<span class="doccomment">/// constants so that instructions can refer to the value&#39;s memory location. The [MachBuffer]</span>
<span class="doccomment">/// then writes the constant values to the buffer.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Default</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">VCodeConstants</span> {
    <span class="ident">constants</span>: <span class="ident">PrimaryMap</span><span class="op">&lt;</span><span class="ident">VCodeConstant</span>, <span class="ident">VCodeConstantData</span><span class="op">&gt;</span>,
    <span class="ident">pool_uses</span>: <span class="ident">HashMap</span><span class="op">&lt;</span><span class="ident">Constant</span>, <span class="ident">VCodeConstant</span><span class="op">&gt;</span>,
    <span class="ident">well_known_uses</span>: <span class="ident">HashMap</span><span class="op">&lt;</span><span class="kw-2">*const</span> [<span class="ident">u8</span>], <span class="ident">VCodeConstant</span><span class="op">&gt;</span>,
    <span class="ident">u64s</span>: <span class="ident">HashMap</span><span class="op">&lt;</span>[<span class="ident">u8</span>; <span class="number">8</span>], <span class="ident">VCodeConstant</span><span class="op">&gt;</span>,
}
<span class="kw">impl</span> <span class="ident">VCodeConstants</span> {
    <span class="doccomment">/// Initialize the structure with the expected number of constants.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">with_capacity</span>(<span class="ident">expected_num_constants</span>: <span class="ident">usize</span>) -&gt; <span class="self">Self</span> {
        <span class="self">Self</span> {
            <span class="ident">constants</span>: <span class="ident">PrimaryMap::with_capacity</span>(<span class="ident">expected_num_constants</span>),
            <span class="ident">pool_uses</span>: <span class="ident">HashMap::with_capacity</span>(<span class="ident">expected_num_constants</span>),
            <span class="ident">well_known_uses</span>: <span class="ident">HashMap::new</span>(),
            <span class="ident">u64s</span>: <span class="ident">HashMap::new</span>(),
        }
    }

    <span class="doccomment">/// Insert a constant; using this method indicates that a constant value will be used and thus</span>
    <span class="doccomment">/// will be emitted to the `MachBuffer`. The current implementation can deduplicate constants</span>
    <span class="doccomment">/// that are [VCodeConstantData::Pool] or [VCodeConstantData::WellKnown] but not</span>
    <span class="doccomment">/// [VCodeConstantData::Generated].</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">insert</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">data</span>: <span class="ident">VCodeConstantData</span>) -&gt; <span class="ident">VCodeConstant</span> {
        <span class="kw">match</span> <span class="ident">data</span> {
            <span class="ident">VCodeConstantData::Generated</span>(<span class="kw">_</span>) =&gt; <span class="self">self</span>.<span class="ident">constants</span>.<span class="ident">push</span>(<span class="ident">data</span>),
            <span class="ident">VCodeConstantData::Pool</span>(<span class="ident">constant</span>, <span class="kw">_</span>) =&gt; <span class="kw">match</span> <span class="self">self</span>.<span class="ident">pool_uses</span>.<span class="ident">get</span>(<span class="kw-2">&amp;</span><span class="ident">constant</span>) {
                <span class="prelude-val">None</span> =&gt; {
                    <span class="kw">let</span> <span class="ident">vcode_constant</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">constants</span>.<span class="ident">push</span>(<span class="ident">data</span>);
                    <span class="self">self</span>.<span class="ident">pool_uses</span>.<span class="ident">insert</span>(<span class="ident">constant</span>, <span class="ident">vcode_constant</span>);
                    <span class="ident">vcode_constant</span>
                }
                <span class="prelude-val">Some</span>(<span class="kw-2">&amp;</span><span class="ident">vcode_constant</span>) =&gt; <span class="ident">vcode_constant</span>,
            },
            <span class="ident">VCodeConstantData::WellKnown</span>(<span class="ident">data_ref</span>) =&gt; {
                <span class="kw">match</span> <span class="self">self</span>.<span class="ident">well_known_uses</span>.<span class="ident">entry</span>(<span class="ident">data_ref</span> <span class="kw">as</span> <span class="kw-2">*const</span> [<span class="ident">u8</span>]) {
                    <span class="ident">Entry::Vacant</span>(<span class="ident">v</span>) =&gt; {
                        <span class="kw">let</span> <span class="ident">vcode_constant</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">constants</span>.<span class="ident">push</span>(<span class="ident">data</span>);
                        <span class="ident">v</span>.<span class="ident">insert</span>(<span class="ident">vcode_constant</span>);
                        <span class="ident">vcode_constant</span>
                    }
                    <span class="ident">Entry::Occupied</span>(<span class="ident">o</span>) =&gt; <span class="kw-2">*</span><span class="ident">o</span>.<span class="ident">get</span>(),
                }
            }
            <span class="ident">VCodeConstantData::U64</span>(<span class="ident">value</span>) =&gt; <span class="kw">match</span> <span class="self">self</span>.<span class="ident">u64s</span>.<span class="ident">entry</span>(<span class="ident">value</span>) {
                <span class="ident">Entry::Vacant</span>(<span class="ident">v</span>) =&gt; {
                    <span class="kw">let</span> <span class="ident">vcode_constant</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">constants</span>.<span class="ident">push</span>(<span class="ident">data</span>);
                    <span class="ident">v</span>.<span class="ident">insert</span>(<span class="ident">vcode_constant</span>);
                    <span class="ident">vcode_constant</span>
                }
                <span class="ident">Entry::Occupied</span>(<span class="ident">o</span>) =&gt; <span class="kw-2">*</span><span class="ident">o</span>.<span class="ident">get</span>(),
            },
        }
    }

    <span class="doccomment">/// Return the number of constants inserted.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">len</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">usize</span> {
        <span class="self">self</span>.<span class="ident">constants</span>.<span class="ident">len</span>()
    }

    <span class="doccomment">/// Iterate over the [VCodeConstant] keys inserted in this structure.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">keys</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">Keys</span><span class="op">&lt;</span><span class="ident">VCodeConstant</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">constants</span>.<span class="ident">keys</span>()
    }

    <span class="doccomment">/// Iterate over the [VCodeConstant] keys and the data (as a byte slice) inserted in this</span>
    <span class="doccomment">/// structure.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">iter</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw">impl</span> <span class="ident">Iterator</span><span class="op">&lt;</span><span class="ident">Item</span> <span class="op">=</span> (<span class="ident">VCodeConstant</span>, <span class="kw-2">&amp;</span><span class="ident">VCodeConstantData</span>)<span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">constants</span>.<span class="ident">iter</span>()
    }
}

<span class="doccomment">/// A use of a constant by one or more VCode instructions; see [VCodeConstants].</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">VCodeConstant</span>(<span class="ident">u32</span>);
<span class="macro">entity_impl!</span>(<span class="ident">VCodeConstant</span>);

<span class="doccomment">/// Identify the different types of constant that can be inserted into [VCodeConstants]. Tracking</span>
<span class="doccomment">/// these separately instead of as raw byte buffers allows us to avoid some duplication.</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">VCodeConstantData</span> {
    <span class="doccomment">/// A constant already present in the Cranelift IR</span>
    <span class="doccomment">/// [ConstantPool](crate::ir::constant::ConstantPool).</span>
    <span class="ident">Pool</span>(<span class="ident">Constant</span>, <span class="ident">ConstantData</span>),
    <span class="doccomment">/// A reference to a well-known constant value that is statically encoded within the compiler.</span>
    <span class="ident">WellKnown</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> [<span class="ident">u8</span>]),
    <span class="doccomment">/// A constant value generated during lowering; the value may depend on the instruction context</span>
    <span class="doccomment">/// which makes it difficult to de-duplicate--if possible, use other variants.</span>
    <span class="ident">Generated</span>(<span class="ident">ConstantData</span>),
    <span class="doccomment">/// A constant of at most 64 bits. These are deduplicated as</span>
    <span class="doccomment">/// well. Stored as a fixed-size array of `u8` so that we do not</span>
    <span class="doccomment">/// encounter endianness problems when cross-compiling.</span>
    <span class="ident">U64</span>([<span class="ident">u8</span>; <span class="number">8</span>]),
}
<span class="kw">impl</span> <span class="ident">VCodeConstantData</span> {
    <span class="doccomment">/// Retrieve the constant data as a byte slice.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">as_slice</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>[<span class="ident">u8</span>] {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident">VCodeConstantData::Pool</span>(<span class="kw">_</span>, <span class="ident">d</span>) <span class="op">|</span> <span class="ident">VCodeConstantData::Generated</span>(<span class="ident">d</span>) =&gt; <span class="ident">d</span>.<span class="ident">as_slice</span>(),
            <span class="ident">VCodeConstantData::WellKnown</span>(<span class="ident">d</span>) =&gt; <span class="ident">d</span>,
            <span class="ident">VCodeConstantData::U64</span>(<span class="ident">value</span>) =&gt; <span class="kw-2">&amp;</span><span class="ident">value</span>[..],
        }
    }

    <span class="doccomment">/// Calculate the alignment of the constant data.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">alignment</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">u32</span> {
        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">as_slice</span>().<span class="ident">len</span>() <span class="op">&lt;</span><span class="op">=</span> <span class="number">8</span> {
            <span class="number">8</span>
        } <span class="kw">else</span> {
            <span class="number">16</span>
        }
    }
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">test</span>)]</span>
<span class="kw">mod</span> <span class="ident">test</span> {
    <span class="kw">use</span> <span class="kw">super</span>::<span class="kw-2">*</span>;
    <span class="kw">use</span> <span class="ident">std::mem::size_of</span>;

    <span class="attribute">#[<span class="ident">test</span>]</span>
    <span class="kw">fn</span> <span class="ident">size_of_constant_structs</span>() {
        <span class="macro">assert_eq!</span>(<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">Constant</span><span class="op">&gt;</span>(), <span class="number">4</span>);
        <span class="macro">assert_eq!</span>(<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">VCodeConstant</span><span class="op">&gt;</span>(), <span class="number">4</span>);
        <span class="macro">assert_eq!</span>(<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">ConstantData</span><span class="op">&gt;</span>(), <span class="number">24</span>);
        <span class="macro">assert_eq!</span>(<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">VCodeConstantData</span><span class="op">&gt;</span>(), <span class="number">32</span>);
        <span class="macro">assert_eq!</span>(
            <span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">PrimaryMap</span><span class="op">&lt;</span><span class="ident">VCodeConstant</span>, <span class="ident">VCodeConstantData</span><span class="op">&gt;</span><span class="op">&gt;</span>(),
            <span class="number">24</span>
        );
        <span class="comment">// TODO The VCodeConstants structure&#39;s memory size could be further optimized.</span>
        <span class="comment">// With certain versions of Rust, each `HashMap` in `VCodeConstants` occupied at</span>
        <span class="comment">// least 48 bytes, making an empty `VCodeConstants` cost 120 bytes.</span>
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="cranelift_codegen" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.61.0-nightly (285fa7ecd 2022-03-14)" ></div>
</body></html>