#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 928826 on Thu Jun  5 18:17:50 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Jun 07 12:56:41 2014
# Process ID: 6752
# Log file: C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.runs/synth_1/example_ibert_bank_115_116.vds
# Journal file: C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source example_ibert_bank_115_116.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/ibert_bank_115_116.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/ibert_bank_115_116.xci]
# read_verilog -library xil_defaultlib C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/imports/example_design/example_ibert_bank_115_116.v
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/imports/example_design/example_ibert_bank_115_116.v]
# read_xdc C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/constrs_1/imports/example_design/example_ibert_bank_115_116.xdc
# set_property used_in_implementation false [get_files C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/constrs_1/imports/example_design/example_ibert_bank_115_116.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.cache/wt [current_project]
# set_property parent.project_dir C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example [current_project]
# catch { write_hwdef -file example_ibert_bank_115_116.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top example_ibert_bank_115_116 -part xc7k325tffg900-2
Command: synth_design -top example_ibert_bank_115_116 -part xc7k325tffg900-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:55]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:56]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:57]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:58]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:59]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:60]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:61]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:62]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:63]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:64]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:65]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:66]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:67]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:68]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:69]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:70]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:71]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:72]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:73]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:74]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:75]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:76]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:77]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:78]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:79]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:80]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:81]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:82]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:83]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:84]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:85]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:86]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:87]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:88]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:89]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:90]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:91]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:92]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:93]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:94]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:95]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:96]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:97]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:98]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:99]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:100]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:101]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:102]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:103]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:104]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:105]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:106]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:107]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:108]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:109]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:110]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:111]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:112]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:113]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:114]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:115]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:116]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:117]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:118]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:119]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:120]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:121]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:122]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:123]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:124]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:125]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:126]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:127]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:128]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:129]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:130]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:131]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:132]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:133]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:134]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:135]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:136]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:137]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:138]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:139]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:140]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:141]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:142]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:143]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:144]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:145]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:146]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:147]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:148]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:149]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:150]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:151]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:152]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:153]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/params.v:154]
INFO: [Common 17-14] Message 'Synth 8-2644' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 254.449 ; gain = 116.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'example_ibert_bank_115_116' [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/imports/example_design/example_ibert_bank_115_116.v:21]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10380]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10380]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10647]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (2#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-638] synthesizing module 'ibert_bank_115_116' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/synth/ibert_bank_115_116.v:57]
INFO: [Synth 8-638] synthesizing module 'ibert_7series_gtx' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:75]
	Parameter C_COMPONENT_NAME bound to: ibert_bank_115_116 - type: string 
	Parameter C_SI_VER bound to: 16'b0000001100000000 
	Parameter C_PROTOCOL_COUNT bound to: 1 - type: integer 
	Parameter C_PROTOCOL_1 bound to: Custom_1 - type: string 
	Parameter C_PROTOCOL_2 bound to: Custom_2 - type: string 
	Parameter C_PROTOCOL_3 bound to: Custom_3 - type: string 
	Parameter C_PROTOCOL_MAXLINERATE_1 bound to: 5.000000 - type: float 
	Parameter C_PROTOCOL_MAXLINERATE_2 bound to: 3.125000 - type: float 
	Parameter C_PROTOCOL_MAXLINERATE_3 bound to: 3.125000 - type: float 
	Parameter C_PROTOCOL_DATAWIDTH_1 bound to: 40 - type: integer 
	Parameter C_PROTOCOL_DATAWIDTH_2 bound to: 40 - type: integer 
	Parameter C_PROTOCOL_DATAWIDTH_3 bound to: 40 - type: integer 
	Parameter C_PROTOCOL_RXREFCLK_FREQUENCY_1 bound to: 100.000000 - type: float 
	Parameter C_PROTOCOL_RXREFCLK_FREQUENCY_2 bound to: 125.000000 - type: float 
	Parameter C_PROTOCOL_RXREFCLK_FREQUENCY_3 bound to: 125.000000 - type: float 
	Parameter C_PROTOCOL_GT_COUNT_1 bound to: 2 - type: integer 
	Parameter C_PROTOCOL_GT_COUNT_2 bound to: 0 - type: integer 
	Parameter C_PROTOCOL_GT_COUNT_3 bound to: 0 - type: integer 
	Parameter C_PROTOCOL_USE_QUAD_PLL_1 bound to: 1 - type: integer 
	Parameter C_PROTOCOL_USE_QUAD_PLL_2 bound to: 1 - type: integer 
	Parameter C_PROTOCOL_USE_QUAD_PLL_3 bound to: 1 - type: integer 
	Parameter C_CHECK_REFCLK_SOURCES bound to: 1 - type: integer 
	Parameter C_GT_CORRECT bound to: 1 - type: integer 
	Parameter C_PROTOCOL_QUAD0 bound to: Custom_1_/_5.00_Gbps - type: string 
	Parameter C_PROTOCOL_QUAD1 bound to: Custom_1_/_5.00_Gbps - type: string 
	Parameter C_PROTOCOL_QUAD2 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD3 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD4 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD5 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD6 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD7 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD8 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD9 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD10 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD11 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD12 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD13 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD14 bound to: None - type: string 
	Parameter C_PROTOCOL_QUAD15 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_0 bound to: MGTREFCLK1_115 - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_1 bound to: MGTREFCLK1_115 - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_2 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_3 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_4 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_5 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_6 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_7 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_8 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_9 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_10 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_11 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_12 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_13 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_14 bound to: None - type: string 
	Parameter C_REFCLK_SOURCE_QUAD_15 bound to: None - type: string 
	Parameter C_CHANNEL_QUAD_0 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_1 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_2 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_3 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_4 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_5 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_6 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_7 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_8 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_9 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_10 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_11 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_12 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_13 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_14 bound to: Channel_0 - type: string 
	Parameter C_CHANNEL_QUAD_15 bound to: Channel_0 - type: string 
	Parameter C_ADD_RXOUTCLK_PROBES bound to: 0 - type: integer 
	Parameter C_RXOUTCLK_GT_LOCATION bound to: QUAD_115 - type: string 
	Parameter C_RXOUTCLK_PIN_STD bound to: DIFF_SSTL15 - type: string 
	Parameter C_RXOUTCLK_IS_DIFF bound to: 1 - type: integer 
	Parameter C_RXOUTCLK_PIN_LOCATION bound to: UNASSIGNED - type: string 
	Parameter C_RXOUTCLK_N_PIN_LOCATION bound to: UNASSIGNED - type: string 
	Parameter C_RXOUTCLK_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_SYSCLOCK_SOURCE_INT bound to: External - type: string 
	Parameter C_SYSCLK_MODE_EXTERNAL bound to: 1 - type: integer 
	Parameter C_SYSCLK_IO_PIN_STD bound to: LVDS - type: string 
	Parameter C_DISABLE_SYSCLK_BUF bound to: 0 - type: integer 
	Parameter C_SYSCLK_IS_DIFF bound to: 1 - type: integer 
	Parameter C_SYSCLK_IO_PIN_LOC_P bound to: AD12 - type: string 
	Parameter C_SYSCLK_IO_PIN_LOC_N bound to: AD11 - type: string 
	Parameter C_SYSCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter C_NUM_QUADS bound to: 2 - type: integer 
	Parameter C_ENABLE_DIFF_TERM bound to: 0 - type: integer 
	Parameter C_XDEVICE bound to: xc7k325t - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XSPEEDGRADE bound to: -2 - type: string 
	Parameter C_TXSYSCLKSEL_Q15 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q14 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q13 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q12 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q11 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q10 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q9 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q8 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q7 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q6 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q5 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q4 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q3 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q2 bound to: 2'b00 
	Parameter C_TXSYSCLKSEL_Q1 bound to: 2'b11 
	Parameter C_TXSYSCLKSEL_Q0 bound to: 2'b11 
	Parameter C_RXSYSCLKSEL_Q15 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q14 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q13 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q12 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q11 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q10 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q9 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q8 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q7 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q6 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q5 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q4 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q3 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q2 bound to: 2'b00 
	Parameter C_RXSYSCLKSEL_Q1 bound to: 2'b11 
	Parameter C_RXSYSCLKSEL_Q0 bound to: 2'b11 
	Parameter C_TXUSR_DRIVER_Q15 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q14 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q13 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q12 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q11 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q10 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q9 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q8 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q7 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q6 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q5 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q4 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q3 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q2 bound to: 8'b11111111 
	Parameter C_TXUSR_DRIVER_Q1 bound to: 8'b00000000 
	Parameter C_TXUSR_DRIVER_Q0 bound to: 8'b00000000 
	Parameter C_QPLLREFCLKSEL_Q15 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q14 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q13 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q12 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q11 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q10 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q9 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q8 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q7 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q6 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q5 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q4 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q3 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q2 bound to: 3'b000 
	Parameter C_QPLLREFCLKSEL_Q1 bound to: 3'b010 
	Parameter C_QPLLREFCLKSEL_Q0 bound to: 3'b010 
	Parameter C_RXUSR_DRIVER_Q15 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q14 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q13 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q12 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q11 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q10 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q9 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q8 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q7 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q6 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q5 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q4 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q3 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q2 bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER_Q1 bound to: 8'b11111110 
	Parameter C_RXUSR_DRIVER_Q0 bound to: 8'b11111110 
	Parameter C_CPLLREFCLKSEL_Q15 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q14 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q13 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q12 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q11 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q10 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q9 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q8 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q7 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q6 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q5 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q4 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q3 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q2 bound to: 3'b000 
	Parameter C_CPLLREFCLKSEL_Q1 bound to: 3'b010 
	Parameter C_CPLLREFCLKSEL_Q0 bound to: 3'b010 
	Parameter C_MGT_COORDINATE_Q15 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q14 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q13 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q12 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q11 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q10 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q9 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q8 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q7 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q6 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q5 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q4 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q3 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q2 bound to: 16'b0000000000000000 
	Parameter C_MGT_COORDINATE_Q1 bound to: 16'b0000000000000100 
	Parameter C_MGT_COORDINATE_Q0 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q15 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q14 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q13 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q12 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q11 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q10 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q9 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q8 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q7 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q6 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q5 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q4 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q3 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q2 bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER_Q1 bound to: 16'b0000000001110100 
	Parameter C_MGT_NUMBER_Q0 bound to: 16'b0000000001110011 
	Parameter C_QPLL_COORDINATE_Q15 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q14 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q13 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q12 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q11 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q10 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q9 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q8 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q7 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q6 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q5 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q4 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q3 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q2 bound to: 16'b0000000000000000 
	Parameter C_QPLL_COORDINATE_Q1 bound to: 16'b0000000000000001 
	Parameter C_QPLL_COORDINATE_Q0 bound to: 16'b0000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q15 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q14 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q13 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q12 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q11 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q10 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q9 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q8 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q7 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q6 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q5 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q4 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q3 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_MAX_REFCLK_FREQ_Q1 bound to: 32'b00000101111101011110000100000000 
	Parameter C_MAX_REFCLK_FREQ_Q0 bound to: 32'b00000101111101011110000100000000 
	Parameter C_MAX_LINERATE_Q15 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q14 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q13 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q12 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q11 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q10 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q9 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q8 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q7 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q6 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_MAX_LINERATE_Q1 bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_MAX_LINERATE_Q0 bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_QPLLPD_Q15 bound to: 1'b0 
	Parameter C_QPLLPD_Q14 bound to: 1'b0 
	Parameter C_QPLLPD_Q13 bound to: 1'b0 
	Parameter C_QPLLPD_Q12 bound to: 1'b0 
	Parameter C_QPLLPD_Q11 bound to: 1'b0 
	Parameter C_QPLLPD_Q10 bound to: 1'b0 
	Parameter C_QPLLPD_Q9 bound to: 1'b0 
	Parameter C_QPLLPD_Q8 bound to: 1'b0 
	Parameter C_QPLLPD_Q7 bound to: 1'b0 
	Parameter C_QPLLPD_Q6 bound to: 1'b0 
	Parameter C_QPLLPD_Q5 bound to: 1'b0 
	Parameter C_QPLLPD_Q4 bound to: 1'b0 
	Parameter C_QPLLPD_Q3 bound to: 1'b0 
	Parameter C_QPLLPD_Q2 bound to: 1'b0 
	Parameter C_QPLLPD_Q1 bound to: 1'b0 
	Parameter C_QPLLPD_Q0 bound to: 1'b0 
	Parameter C_CPLLPD_Q15 bound to: 1'b0 
	Parameter C_CPLLPD_Q14 bound to: 1'b0 
	Parameter C_CPLLPD_Q13 bound to: 1'b0 
	Parameter C_CPLLPD_Q12 bound to: 1'b0 
	Parameter C_CPLLPD_Q11 bound to: 1'b0 
	Parameter C_CPLLPD_Q10 bound to: 1'b0 
	Parameter C_CPLLPD_Q9 bound to: 1'b0 
	Parameter C_CPLLPD_Q8 bound to: 1'b0 
	Parameter C_CPLLPD_Q7 bound to: 1'b0 
	Parameter C_CPLLPD_Q6 bound to: 1'b0 
	Parameter C_CPLLPD_Q5 bound to: 1'b0 
	Parameter C_CPLLPD_Q4 bound to: 1'b0 
	Parameter C_CPLLPD_Q3 bound to: 1'b0 
	Parameter C_CPLLPD_Q2 bound to: 1'b0 
	Parameter C_CPLLPD_Q1 bound to: 1'b0 
	Parameter C_CPLLPD_Q0 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q15 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q14 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q13 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q12 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q11 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q10 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q9 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q8 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q7 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q6 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q5 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q4 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q3 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q2 bound to: 1'b0 
	Parameter C_REFCLK_INDEX_Q1 bound to: 1'b1 
	Parameter C_REFCLK_INDEX_Q0 bound to: 1'b1 
	Parameter C_PD_Q15 bound to: 4'b0000 
	Parameter C_PD_Q14 bound to: 4'b0000 
	Parameter C_PD_Q13 bound to: 4'b0000 
	Parameter C_PD_Q12 bound to: 4'b0000 
	Parameter C_PD_Q11 bound to: 4'b0000 
	Parameter C_PD_Q10 bound to: 4'b0000 
	Parameter C_PD_Q9 bound to: 4'b0000 
	Parameter C_PD_Q8 bound to: 4'b0000 
	Parameter C_PD_Q7 bound to: 4'b0000 
	Parameter C_PD_Q6 bound to: 4'b0000 
	Parameter C_PD_Q5 bound to: 4'b0000 
	Parameter C_PD_Q4 bound to: 4'b0000 
	Parameter C_PD_Q3 bound to: 4'b0000 
	Parameter C_PD_Q2 bound to: 4'b0000 
	Parameter C_PD_Q1 bound to: 4'b0000 
	Parameter C_PD_Q0 bound to: 4'b0000 
	Parameter C_QPLL_DIV_Q15 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q14 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q13 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q12 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q11 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q10 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q9 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q8 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q7 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q6 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q5 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q4 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q3 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q2 bound to: 8'b00000000 
	Parameter C_QPLL_DIV_Q1 bound to: 8'b01100100 
	Parameter C_QPLL_DIV_Q0 bound to: 8'b01100100 
	Parameter C_SHARE_NORTH_CLK0_Q0 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q1 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q2 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q3 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q4 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q5 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q6 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q7 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q8 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q9 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q10 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q11 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q12 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q13 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q14 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK0_Q15 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q0 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q1 bound to: 1 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q2 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q3 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q4 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q5 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q6 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q7 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q8 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q9 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q10 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q11 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q12 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q13 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q14 bound to: 0 - type: integer 
	Parameter C_SHARE_NORTH_CLK1_Q15 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q0 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q1 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q2 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q3 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q4 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q5 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q6 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q7 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q8 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q9 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q10 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q11 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q12 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q13 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q14 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK0_Q15 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q0 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q1 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q2 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q3 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q4 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q5 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q6 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q7 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q8 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q9 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q10 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q11 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q12 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q13 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q14 bound to: 0 - type: integer 
	Parameter C_SHARE_SOUTH_CLK1_Q15 bound to: 0 - type: integer 
	Parameter C_MMCM_MULT bound to: 5.000000 - type: float 
	Parameter C_MMCM_CLKOUT0_DIVIDE bound to: 10.000000 - type: float 
	Parameter C_MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter C_RXOUTCLK_SOURCE_VALUE bound to: 0 - type: integer 
	Parameter C_SYSCLOCK_REFCLK0_SOURCE bound to: 0 - type: integer 
	Parameter C_SYSCLOCK_REFCLK1_SOURCE bound to: 0 - type: integer 
	Parameter C_SYSCLOCK_SOURCE_VALUE bound to: 0 - type: integer 
	Parameter C_SYSCLK_DIVIDER bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_XSDB_PERIOD_FRC bound to: 0 - type: integer 
	Parameter C_XSDB_PERIOD_INT bound to: 10 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_TXSYSCLKSEL bound to: 15 - type: integer 
	Parameter C_RXSYSCLKSEL bound to: 15 - type: integer 
	Parameter C_TXUSR_DRIVER bound to: 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000 
	Parameter C_RXUSR_DRIVER bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111011111110 
	Parameter C_QPLLREFCLKSEL bound to: 48'b000000000000000000000000000000000000000000010010 
	Parameter C_CPLLREFCLKSEL bound to: 48'b000000000000000000000000000000000000000000010010 
	Parameter C_MGT_COORDINATE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter C_MGT_NUMBER bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101000000000001110011 
	Parameter C_QPLL_COORDINATE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MAX_REFCLK_FREQ bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111110101111000010000000000000101111101011110000100000000 
	Parameter C_MAX_LINERATE bound to: 768'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101010000001011111001000000000000000000000000100101010000001011111001000000000 
	Parameter C_QPLLPD bound to: 16'b0000000000000000 
	Parameter C_CPLLPD bound to: 16'b0000000000000000 
	Parameter C_REFCLK_INDEX bound to: 16'b0000000000000011 
	Parameter C_PD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_QPLL_DIV bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010001100100 
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:549]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:562]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:567]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:568]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:569]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:570]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:575]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:576]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:577]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:578]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:579]
INFO: [Synth 8-638] synthesizing module 'gtxe2_quad' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:76]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXUSR_DRIVER bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER bound to: 8'b11111110 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_QPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_QPLL_COORDINATE bound to: 16'b0000000000000000 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_QPLLPD bound to: 1'b0 
	Parameter C_QPLL_DIV bound to: 8'b01100100 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_REFCLK_INDEX bound to: 1'b1 
	Parameter C_PD bound to: 4'b0000 
	Parameter C_XDEVICE bound to: xc7k325t - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_common_slave' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:81]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXUSR_DRIVER bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER bound to: 8'b11111110 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_QPLL_COORDINATE bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_QPLLREFCLKSEL bound to: 3'b010 
	Parameter C_QPLLPD bound to: 1'b0 
	Parameter C_REFCLK_INDEX bound to: 1'b1 
	Parameter C_QPLL_DIV bound to: 8'b01100100 
	Parameter C_XDEVICE bound to: xc7k325t - type: string 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEVICE_FAMILY bound to: 16'b0000000000000101 
	Parameter C_DEVICE_TYPE bound to: 16'b0000000000001000 
	Parameter C_DEVICE_PACKAGE bound to: 16'b0000000000000010 
	Parameter LC_QPLL_FBDIV bound to: 10'b0101110000 
	Parameter LC_QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'gtxe2_common_regs' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:81]
	Parameter C_DEVICE_FAMILY bound to: 16'b0000000000000101 
	Parameter C_DEVICE_TYPE bound to: 16'b0000000000001000 
	Parameter C_DEVICE_PACKAGE bound to: 16'b0000000000000010 
	Parameter C_MGT_COORDINATE bound to: 16'b0000000000000000 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_QPLLREFCLKSEL bound to: 3'b010 
	Parameter C_QPLLPD bound to: 1'b0 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000111 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 10 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'chipscope_xsdb_slave' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/chipscope_xsdb_slave.v:78]
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000111 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'chipscope_xsdb_slave' (3#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/chipscope_xsdb_slave.v:78]
INFO: [Synth 8-638] synthesizing module 'xsdb_register' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000010001111 
	Parameter C_REG_ADDR bound to: 10'b1000000000 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000010001111 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl' (4#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register' (5#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1000000001 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized0' (5#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized0' (5#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized1' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0001111111111010 
	Parameter C_REG_ADDR bound to: 10'b1000000010 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized1' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0001111111111010 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized1' (5#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized1' (5#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized2' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1000000011 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized2' (5#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized3' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1000000100 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_stat' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_stat.v:78]
	Parameter C_DATA_W bound to: 16 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_stat.v:91]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_stat' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_stat.v:78]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized3' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized4' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1000000101 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized4' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized5' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1100000000 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized5' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized6' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000001110011 
	Parameter C_REG_ADDR bound to: 10'b1100000001 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized6' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized7' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1100000010 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized7' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized8' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1100000011 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized8' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized9' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1101000100 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized9' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized10' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1101000101 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized10' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized11' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 10'b1101000110 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized11' (6#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
WARNING: [Synth 8-3848] Net regDin[770] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:421]
WARNING: [Synth 8-3848] Net regDin[512] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:421]
WARNING: [Synth 8-3848] Net regDin[513] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:421]
WARNING: [Synth 8-3848] Net regDin[514] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:421]
WARNING: [Synth 8-3848] Net regDin[515] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:421]
WARNING: [Synth 8-3848] Net slaveRegDo[48] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[49] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[50] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[51] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[52] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[53] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[54] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[55] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[62] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[63] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[64] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[65] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[67] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
WARNING: [Synth 8-3848] Net slaveRegDo[68] in module/entity gtxe2_common_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:422]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_common_regs' (7#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'PMARSVDOUT_I' does not match port width (16) of module 'gtxe2_common_regs' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:321]
INFO: [Synth 8-638] synthesizing module 'gtxe2_quad_clocking' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:89]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXUSR_DRIVER bound to: 8'b00000000 
	Parameter C_XDEVICE bound to: xc7k325t - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REFCLK_INDEX bound to: 1'b1 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_RXUSR_DRIVER bound to: 8'b11111110 
	Parameter LC_NEED_TX_MMCM bound to: 0 - type: integer 
	Parameter LC_NEED_RX_MMCM bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (8#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:795]
WARNING: [Synth 8-3848] Net TXUSRCLK_EXT_O in module/entity gtxe2_quad_clocking does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:113]
WARNING: [Synth 8-3848] Net TXUSRCLK2_EXT_O in module/entity gtxe2_quad_clocking does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:114]
WARNING: [Synth 8-3848] Net TXCLKLOCKED_O in module/entity gtxe2_quad_clocking does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:122]
WARNING: [Synth 8-3848] Net RXCLKLOCKED_O in module/entity gtxe2_quad_clocking does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:123]
WARNING: [Synth 8-3848] Net TX_DO_O in module/entity gtxe2_quad_clocking does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:130]
WARNING: [Synth 8-3848] Net TX_DRDY_O in module/entity gtxe2_quad_clocking does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:131]
WARNING: [Synth 8-3848] Net RX_DO_O in module/entity gtxe2_quad_clocking does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:138]
WARNING: [Synth 8-3848] Net RX_DRDY_O in module/entity gtxe2_quad_clocking does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:139]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_quad_clocking' (9#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad_clocking.v:89]
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:8769]
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b1 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_LOCK_CFG bound to: 16'b0000000111010000 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000101000 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000010000000000000000000000001000000000000 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_FBDIV bound to: 10'b0101110000 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (10#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:8769]
WARNING: [Synth 8-3848] Net QPLLCALDONE_O in module/entity gtxe2_common_slave does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:118]
WARNING: [Synth 8-3848] Net DMONITORCLK_O in module/entity gtxe2_common_slave does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:123]
WARNING: [Synth 8-3848] Net QPLL_CAL_DONE_O in module/entity gtxe2_common_slave does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:137]
WARNING: [Synth 8-3848] Net pmarsvdout_com in module/entity gtxe2_common_slave does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:321]
WARNING: [Synth 8-3848] Net com_drdy in module/entity gtxe2_common_slave does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:184]
WARNING: [Synth 8-3848] Net com_do in module/entity gtxe2_common_slave does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:183]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_common_slave' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:81]
WARNING: [Synth 8-689] width (16) of port connection 'TXUSRCLK_EXT_I' does not match port width (14) of module 'gtxe2_common_slave' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:212]
WARNING: [Synth 8-689] width (16) of port connection 'TXUSRCLK2_EXT_I' does not match port width (14) of module 'gtxe2_common_slave' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:213]
WARNING: [Synth 8-689] width (16) of port connection 'RXUSRCLK_EXT_I' does not match port width (14) of module 'gtxe2_common_slave' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:214]
WARNING: [Synth 8-689] width (16) of port connection 'RXUSRCLK2_EXT_I' does not match port width (14) of module 'gtxe2_common_slave' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:215]
WARNING: [Synth 8-350] instance 'u_common' of module 'gtxe2_common_slave' requires 32 connections, but only 28 given [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:195]
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_slave' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 0 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 1'b0 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter LC_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter LC_GT_SOURCES_SYSCLK bound to: 1'b0 
	Parameter LC_INT_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_regs' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 2'b00 
	Parameter C_MGT_COORDINATE bound to: 0 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 17 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'chipscope_xsdb_slave__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/chipscope_xsdb_slave.v:78]
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'chipscope_xsdb_slave__parameterized0' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/chipscope_xsdb_slave.v:78]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized12' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000100 
	Parameter C_REG_ADDR bound to: 17'b00000001000001010 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized2' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000100 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized2' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized12' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized13' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000001011 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized13' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized14' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000001100 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized14' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized15' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000001 
	Parameter C_REG_ADDR bound to: 17'b00000001000001101 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized3' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized3' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized15' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized16' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000010000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000001110 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized4' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000010000000000 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized4' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized16' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized17' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000001000 
	Parameter C_REG_ADDR bound to: 17'b00000001000001111 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized5' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000001000 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized5' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized17' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized18' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b1000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000010000 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized6' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b1000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized6' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized18' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized19' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000010001 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized19' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized20' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000010010 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized20' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized21' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b1111111111111111 
	Parameter C_REG_ADDR bound to: 17'b00000001000010011 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized7' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b1111111111111111 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized7' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized21' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized22' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000110000001111 
	Parameter C_REG_ADDR bound to: 17'b00000001000010100 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized8' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000110000001111 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized8' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized22' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized23' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0010000000101100 
	Parameter C_REG_ADDR bound to: 17'b00000001000010101 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized9' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0010000000101100 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized9' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized23' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized24' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000100000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000010110 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized10' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000100000000 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized10' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized24' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized25' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000010 
	Parameter C_REG_ADDR bound to: 17'b00000001000010111 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized11' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000010 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized11' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized25' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized26' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000001100 
	Parameter C_REG_ADDR bound to: 17'b00000001000011000 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized12' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000001100 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized12' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized26' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized27' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000111000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000011001 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized13' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000111000000000 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized13' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized27' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized28' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000111 
	Parameter C_REG_ADDR bound to: 17'b00000001000011010 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized14' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000111 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized14' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized28' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized29' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0111111110000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000011011 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized15' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0111111110000000 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized15' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized29' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized30' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000011100 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized30' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized31' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000011101 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized31' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized32' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000011110 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized32' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized33' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000011111 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized33' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized34' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000100000 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized34' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized35' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000100001 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized35' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized36' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000100010 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized36' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized37' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000100011 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized37' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized38' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000100100 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized38' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized39' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000100101 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized39' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized40' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000100110 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized40' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized41' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001000100111 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized41' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized42' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000001000100000 
	Parameter C_REG_ADDR bound to: 17'b00000001100000000 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized16' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000001000100000 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized16' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized42' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized43' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100000001 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized43' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized44' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100000010 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized44' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized45' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100000011 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized45' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized46' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100000100 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized46' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized47' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100000101 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized47' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized48' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100000110 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized48' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized49' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100000111 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized49' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized50' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100001000 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized50' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized51' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100001001 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized51' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized52' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0100000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100001010 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xsdb_register_ctl__parameterized17' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0100000000000000 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register_ctl__parameterized17' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register_ctl.v:76]
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized52' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized53' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100001011 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized53' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized54' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0100000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100001100 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized54' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized55' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100001110 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized55' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized56' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0100000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100001111 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized56' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized57' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100010000 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized57' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized58' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0100000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100010001 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized58' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized59' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100010010 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized59' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized60' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0100000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100010011 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized60' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized61' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100010100 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized61' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized62' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0100000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100010101 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized62' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized63' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100010110 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized63' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized64' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100010111 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized64' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized65' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100011000 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized65' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized66' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100011001 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized66' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized67' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100011010 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized67' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized68' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100011011 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized68' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized69' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100011100 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized69' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized70' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100011101 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized70' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized71' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100011110 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized71' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized72' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100011111 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized72' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized73' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100100000 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized73' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized74' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100100001 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized74' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized75' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100110010 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized75' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized76' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000001100000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100110011 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized76' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized77' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100110100 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized77' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized78' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100110101 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized78' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized79' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100110110 
	Parameter C_EN_STAT bound to: 0 - type: integer 
	Parameter C_EN_CTL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized79' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized80' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100110111 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized80' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized81' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100111000 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized81' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized82' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001100111001 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized82' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized83' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001101000000 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized83' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized84' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001101000001 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized84' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized85' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001101000010 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized85' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized86' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001101000011 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized86' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized87' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001101000100 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized87' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized88' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001101000101 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized88' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized89' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 17 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000000 
	Parameter C_REG_ADDR bound to: 17'b00000001101000110 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized89' (11#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
WARNING: [Synth 8-3848] Net regDin[768] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[769] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[778] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[780] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[783] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[785] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[787] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[789] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[801] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[820] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[821] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[822] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[522] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[523] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[524] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[525] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[526] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[527] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[528] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[529] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[530] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[531] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[532] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[533] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[534] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[535] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[536] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[537] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[538] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[539] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[540] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net regDin[541] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:601]
WARNING: [Synth 8-3848] Net slaveRegDo[0] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[13] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[14] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[15] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[17] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[18] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[19] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[20] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[21] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[22] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[24] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[25] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[26] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[27] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[28] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[29] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[30] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[31] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[32] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[33] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[34] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[35] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[36] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[37] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[38] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[39] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[40] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[41] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[42] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[43] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[44] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[45] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[46] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[47] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
WARNING: [Synth 8-3848] Net slaveRegDo[48] in module/entity gtxe2_channel_regs does not have driver. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:602]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_regs' (12#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
INFO: [Synth 8-638] synthesizing module 'gtxe2_reset_controller' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_reset_controller.v:127]
	Parameter IDLE bound to: 4'b0001 
	Parameter PLL_RESET bound to: 4'b0010 
	Parameter WAIT_CPLLUNLOCK bound to: 4'b0011 
	Parameter WAIT_QPLLUNLOCK bound to: 4'b0100 
	Parameter ASSERT_GTRESET bound to: 4'b0101 
	Parameter DEASSERT_PLLRESET bound to: 4'b0110 
	Parameter WAIT_CPLLLOCK bound to: 4'b0111 
	Parameter WAIT_QPLLLOCK bound to: 4'b1000 
	Parameter DEASSERT_GTRESET bound to: 4'b1001 
	Parameter CHK_RESETDONE bound to: 4'b1010 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_reset_controller.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_reset_controller.v:229]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_reset_controller' (13#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_reset_controller.v:127]
INFO: [Synth 8-638] synthesizing module 'pattern_handler' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/pattern_handler.v:78]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_COUNTER_WIDTH bound to: 48 - type: integer 
	Parameter LC_GEN_16 bound to: 0 - type: integer 
	Parameter LC_GEN_20 bound to: 0 - type: integer 
	Parameter LC_GEN_32 bound to: 0 - type: integer 
	Parameter LC_GEN_40 bound to: 1 - type: integer 
	Parameter LC_GEN_64 bound to: 0 - type: integer 
	Parameter LC_GEN_80 bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/pattern_handler.v:133]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/pattern_handler.v:139]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/pattern_handler.v:144]
INFO: [Synth 8-638] synthesizing module 'ibert_pat_gen' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_gen.v:107]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter PRBS7_PAT_ID bound to: 4'b0001 
	Parameter PRBS15_PAT_ID bound to: 4'b0010 
	Parameter PRBS23_PAT_ID bound to: 4'b0011 
	Parameter PRBS31_PAT_ID bound to: 4'b0100 
	Parameter PCIE_PAT_ID bound to: 4'b0101 
	Parameter CLK2_PAT_ID bound to: 4'b0110 
	Parameter CLK20_PAT_ID bound to: 4'b0111 
INFO: [Synth 8-638] synthesizing module 'prbs7' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:227]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prbs7_40' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_prbs_lib.v:311]
INFO: [Synth 8-256] done synthesizing module 'prbs7_40' (14#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_prbs_lib.v:311]
INFO: [Synth 8-256] done synthesizing module 'prbs7' (15#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:227]
INFO: [Synth 8-638] synthesizing module 'prbs15' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:312]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prbs15_40' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_prbs_lib.v:868]
INFO: [Synth 8-256] done synthesizing module 'prbs15_40' (16#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_prbs_lib.v:868]
INFO: [Synth 8-256] done synthesizing module 'prbs15' (17#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:312]
INFO: [Synth 8-638] synthesizing module 'prbs23' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:397]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prbs23_40' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_prbs_lib.v:1378]
INFO: [Synth 8-256] done synthesizing module 'prbs23_40' (18#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_prbs_lib.v:1378]
INFO: [Synth 8-256] done synthesizing module 'prbs23' (19#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:397]
INFO: [Synth 8-638] synthesizing module 'prbs31' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:483]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prbs31_40' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_prbs_lib.v:1888]
INFO: [Synth 8-256] done synthesizing module 'prbs31_40' (20#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_prbs_lib.v:1888]
INFO: [Synth 8-256] done synthesizing module 'prbs31' (21#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:483]
INFO: [Synth 8-638] synthesizing module 'clk_2bit' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:79]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_2bit' (22#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:79]
INFO: [Synth 8-638] synthesizing module 'clk_20bit' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:125]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_20bit' (23#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pattern_lib.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_r1_reg' and it is trimmed from '40' to '31' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_gen.v:152]
INFO: [Synth 8-256] done synthesizing module 'ibert_pat_gen' (24#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_gen.v:107]
INFO: [Synth 8-638] synthesizing module 'ibert_pat_chk' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:75]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibert_ones_counter' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_ones_counter.v:74]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ones_counter_lut6' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_ones_counter.v:135]
INFO: [Synth 8-256] done synthesizing module 'ones_counter_lut6' (25#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_ones_counter.v:135]
INFO: [Synth 8-256] done synthesizing module 'ibert_ones_counter' (26#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_ones_counter.v:74]
INFO: [Synth 8-256] done synthesizing module 'ibert_pat_chk' (27#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:75]
INFO: [Synth 8-638] synthesizing module 'xfer_level' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xfer_level.v:53]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xfer_level.v:60]
INFO: [Synth 8-256] done synthesizing module 'xfer_level' (28#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xfer_level.v:53]
INFO: [Synth 8-638] synthesizing module 'ibert_accumulator' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_accumulator.v:75]
	Parameter C_COUNTER_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_accumulator.v:91]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_accumulator.v:92]
INFO: [Synth 8-256] done synthesizing module 'ibert_accumulator' (29#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_accumulator.v:75]
INFO: [Synth 8-256] done synthesizing module 'pattern_handler' (30#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/pattern_handler.v:78]
INFO: [Synth 8-638] synthesizing module 'ibert_freq_counter' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_freq_counter.v:78]
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_freq_counter.v:109]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_freq_counter.v:85]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_freq_counter.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_freq_counter.v:147]
INFO: [Synth 8-256] done synthesizing module 'ibert_freq_counter' (31#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_freq_counter.v:78]
INFO: [Synth 8-638] synthesizing module 'ibert_rxcdr_reset' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_rxcdr_reset.v:79]
	Parameter C_LOCK_CNT bound to: 2097152 - type: integer 
	Parameter C_WAIT_CNT bound to: 65536 - type: integer 
	Parameter READY bound to: 2'b00 
	Parameter ASSERT_CDRRESET bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
	Parameter WAIT_RXRESETDONE bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'ibert_rxcdr_reset' (32#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_rxcdr_reset.v:79]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:8096]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter RX_BIAS_CFG bound to: 12'b000000000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000011 
	Parameter RX_DFE_H2_CFG bound to: 12'b000110000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000111100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011110000 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0001100010000 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter TXDLY_CFG bound to: 16'b0000000000010000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter RX_DFE_UT_CFG bound to: 17'b00111111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00110000000111000001111 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter PMA_RSV bound to: 0 - type: integer 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RX_DFE_KL_CFG2 bound to: 805889386 - type: integer 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter RXCDR_CFG bound to: 72'b000100010000011111111110010000000110000000000001000001000000000000000000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 32 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (33#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:8096]
WARNING: [Synth 8-689] width (1) of port connection 'CLKRSVD' does not match port width (4) of module 'GTXE2_CHANNEL' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:1523]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_slave' (34#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_slave__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 1 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 1'b0 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter LC_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter LC_GT_SOURCES_SYSCLK bound to: 1'b0 
	Parameter LC_INT_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_regs__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 2'b00 
	Parameter C_MGT_COORDINATE bound to: 1 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 17 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_regs__parameterized0' (34#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'CLKRSVD' does not match port width (4) of module 'GTXE2_CHANNEL' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:1523]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_slave__parameterized0' (34#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_slave__parameterized1' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 2 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 1'b0 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter LC_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter LC_GT_SOURCES_SYSCLK bound to: 1'b0 
	Parameter LC_INT_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_regs__parameterized1' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 2'b00 
	Parameter C_MGT_COORDINATE bound to: 2 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 17 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_regs__parameterized1' (34#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'CLKRSVD' does not match port width (4) of module 'GTXE2_CHANNEL' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:1523]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_slave__parameterized1' (34#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_slave__parameterized2' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 3 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 1'b0 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter LC_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter LC_GT_SOURCES_SYSCLK bound to: 1'b0 
	Parameter LC_INT_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_regs__parameterized2' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 2'b00 
	Parameter C_MGT_COORDINATE bound to: 3 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110011 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 17 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_regs__parameterized2' (34#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'CLKRSVD' does not match port width (4) of module 'GTXE2_CHANNEL' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:1523]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_slave__parameterized2' (34#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_quad' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:76]
WARNING: [Synth 8-689] width (24) of port connection 'TXUSRCLK_EXT_I' does not match port width (16) of module 'gtxe2_quad' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:633]
WARNING: [Synth 8-689] width (24) of port connection 'TXUSRCLK2_EXT_I' does not match port width (16) of module 'gtxe2_quad' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:634]
WARNING: [Synth 8-689] width (24) of port connection 'RXUSRCLK_EXT_I' does not match port width (16) of module 'gtxe2_quad' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:635]
WARNING: [Synth 8-689] width (24) of port connection 'RXUSRCLK2_EXT_I' does not match port width (16) of module 'gtxe2_quad' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:636]
WARNING: [Synth 8-689] width (96) of port connection 'ERRFWD_I' does not match port width (56) of module 'gtxe2_quad' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:642]
INFO: [Synth 8-638] synthesizing module 'gtxe2_quad__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:76]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXUSR_DRIVER bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER bound to: 8'b11111110 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_QPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 16'b0000000000000100 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_QPLL_COORDINATE bound to: 16'b0000000000000001 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_QPLLPD bound to: 1'b0 
	Parameter C_QPLL_DIV bound to: 8'b01100100 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_REFCLK_INDEX bound to: 1'b1 
	Parameter C_PD bound to: 4'b0000 
	Parameter C_XDEVICE bound to: xc7k325t - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NEXT_SLAVE bound to: 0 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_common_slave__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:81]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXUSR_DRIVER bound to: 8'b00000000 
	Parameter C_RXUSR_DRIVER bound to: 8'b11111110 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_QPLL_COORDINATE bound to: 16'b0000000000000001 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_QPLLREFCLKSEL bound to: 3'b010 
	Parameter C_QPLLPD bound to: 1'b0 
	Parameter C_REFCLK_INDEX bound to: 1'b1 
	Parameter C_QPLL_DIV bound to: 8'b01100100 
	Parameter C_XDEVICE bound to: xc7k325t - type: string 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DEVICE_FAMILY bound to: 16'b0000000000000101 
	Parameter C_DEVICE_TYPE bound to: 16'b0000000000001000 
	Parameter C_DEVICE_PACKAGE bound to: 16'b0000000000000010 
	Parameter LC_QPLL_FBDIV bound to: 10'b0101110000 
	Parameter LC_QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'gtxe2_common_regs__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:81]
	Parameter C_DEVICE_FAMILY bound to: 16'b0000000000000101 
	Parameter C_DEVICE_TYPE bound to: 16'b0000000000001000 
	Parameter C_DEVICE_PACKAGE bound to: 16'b0000000000000010 
	Parameter C_MGT_COORDINATE bound to: 16'b0000000000000001 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_QPLLREFCLKSEL bound to: 3'b010 
	Parameter C_QPLLPD bound to: 1'b0 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000111 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 10 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized90' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000000000001 
	Parameter C_REG_ADDR bound to: 10'b1100000000 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized90' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_register__parameterized91' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
	Parameter C_ADDR_W bound to: 10 - type: integer 
	Parameter C_DATA_W bound to: 16 - type: integer 
	Parameter C_CTLRST_VAL bound to: 16'b0000000001110100 
	Parameter C_REG_ADDR bound to: 10'b1100000001 
	Parameter C_EN_STAT bound to: 1 - type: integer 
	Parameter C_EN_CTL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_register__parameterized91' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_register.v:77]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_common_regs__parameterized0' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'PMARSVDOUT_I' does not match port width (16) of module 'gtxe2_common_regs__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:321]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_common_slave__parameterized0' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_slave.v:81]
WARNING: [Synth 8-689] width (16) of port connection 'TXUSRCLK_EXT_I' does not match port width (14) of module 'gtxe2_common_slave__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:212]
WARNING: [Synth 8-689] width (16) of port connection 'TXUSRCLK2_EXT_I' does not match port width (14) of module 'gtxe2_common_slave__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:213]
WARNING: [Synth 8-689] width (16) of port connection 'RXUSRCLK_EXT_I' does not match port width (14) of module 'gtxe2_common_slave__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:214]
WARNING: [Synth 8-689] width (16) of port connection 'RXUSRCLK2_EXT_I' does not match port width (14) of module 'gtxe2_common_slave__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:215]
WARNING: [Synth 8-350] instance 'u_common' of module 'gtxe2_common_slave' requires 32 connections, but only 28 given [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:195]
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_slave__parameterized3' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 4 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 1'b0 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter LC_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter LC_GT_SOURCES_SYSCLK bound to: 1'b0 
	Parameter LC_INT_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_regs__parameterized3' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 2'b00 
	Parameter C_MGT_COORDINATE bound to: 4 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 17 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_regs__parameterized3' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'CLKRSVD' does not match port width (4) of module 'GTXE2_CHANNEL' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:1523]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_slave__parameterized3' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_slave__parameterized4' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 5 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 1'b0 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter LC_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter LC_GT_SOURCES_SYSCLK bound to: 1'b0 
	Parameter LC_INT_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_regs__parameterized4' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 2'b00 
	Parameter C_MGT_COORDINATE bound to: 5 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 17 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_regs__parameterized4' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'CLKRSVD' does not match port width (4) of module 'GTXE2_CHANNEL' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:1523]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_slave__parameterized4' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_slave__parameterized5' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 6 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 1'b0 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter LC_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter LC_GT_SOURCES_SYSCLK bound to: 1'b0 
	Parameter LC_INT_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_regs__parameterized5' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 2'b00 
	Parameter C_MGT_COORDINATE bound to: 6 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 1 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 17 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_regs__parameterized5' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'CLKRSVD' does not match port width (4) of module 'GTXE2_CHANNEL' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:1523]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_slave__parameterized5' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:272]
WARNING: [Synth 8-605] same-named implicit nets 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
INFO: [Synth 8-556] previous implicit net 'GTNORTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:273]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK0_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:274]
WARNING: [Synth 8-605] same-named implicit nets 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-556] previous implicit net 'GTSOUTHREFCLK1_I' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:275]
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_slave__parameterized6' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_ALL_DATA_WIDTHS bound to: 0 - type: integer 
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_DMON_TRACE bound to: 0 - type: integer 
	Parameter C_MGT_COORDINATE bound to: 7 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 1'b0 
	Parameter C_NEXT_SLAVE bound to: 0 - type: integer 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter LC_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter LC_GT_SOURCES_SYSCLK bound to: 1'b0 
	Parameter LC_INT_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtxe2_channel_regs__parameterized6' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
	Parameter C_TXSYSCLKSEL bound to: 2'b11 
	Parameter C_RXSYSCLKSEL bound to: 2'b11 
	Parameter C_CPLLREFCLKSEL bound to: 3'b010 
	Parameter C_CPLLPD bound to: 1'b0 
	Parameter C_PD bound to: 2'b00 
	Parameter C_MGT_COORDINATE bound to: 7 - type: integer 
	Parameter C_MGT_NUMBER bound to: 16'b0000000001110100 
	Parameter C_MAX_REFCLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_MAX_LINERATE bound to: 48'b000000000000000100101010000001011111001000000000 
	Parameter C_PROTOCOL_ENUM bound to: 16'b0000000000000000 
	Parameter C_SILICON_VERSION bound to: 16'b0000001100000000 
	Parameter C_DEVICE_FAMILY bound to: 5 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 8 - type: integer 
	Parameter C_DEVICE_PACKAGE bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 0 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LC_DWIDTH bound to: 16 - type: integer 
	Parameter LC_AWIDTH bound to: 17 - type: integer 
	Parameter LC_LSB_AWIDTH bound to: 17 - type: integer 
	Parameter LC_D_ZERO bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'chipscope_xsdb_slave__parameterized1' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/chipscope_xsdb_slave.v:78]
	Parameter C_XDEVICEFAMILY bound to: KINTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000000100 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
	Parameter C_NEXT_SLAVE bound to: 0 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000001 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CORE_INFO2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'chipscope_xsdb_slave__parameterized1' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/chipscope_xsdb_slave.v:78]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_regs__parameterized6' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_regs.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'CLKRSVD' does not match port width (4) of module 'GTXE2_CHANNEL' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:1523]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_channel_slave__parameterized6' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_channel_slave.v:84]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_quad__parameterized0' (35#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_quad.v:76]
WARNING: [Synth 8-689] width (24) of port connection 'TXUSRCLK_EXT_I' does not match port width (16) of module 'gtxe2_quad__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:633]
WARNING: [Synth 8-689] width (24) of port connection 'TXUSRCLK2_EXT_I' does not match port width (16) of module 'gtxe2_quad__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:634]
WARNING: [Synth 8-689] width (24) of port connection 'RXUSRCLK_EXT_I' does not match port width (16) of module 'gtxe2_quad__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:635]
WARNING: [Synth 8-689] width (24) of port connection 'RXUSRCLK2_EXT_I' does not match port width (16) of module 'gtxe2_quad__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:636]
WARNING: [Synth 8-689] width (96) of port connection 'ERRFWD_I' does not match port width (56) of module 'gtxe2_quad__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:642]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15990]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (36#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (37#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'cs_bscan' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/cs_bscan.v:74]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:421]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (38#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:421]
INFO: [Synth 8-256] done synthesizing module 'cs_bscan' (39#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/cs_bscan.v:74]
INFO: [Synth 8-638] synthesizing module 'cs_bufr' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/cs_bufr.v:74]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_BUFR_DIVIDE bound to: BYPASS - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:873]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (40#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:873]
INFO: [Synth 8-256] done synthesizing module 'cs_bufr' (41#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/cs_bufr.v:74]
INFO: [Synth 8-638] synthesizing module 'icon_core' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_core.v:75]
	Parameter C_XDEVICEFAMILY bound to: VIRTEX7 - type: string 
	Parameter C_CORE_TYPE bound to: 1 - type: integer 
	Parameter C_MFG_ID bound to: 1 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_USE_BUFR bound to: 0 - type: integer 
	Parameter C_USE_SIM bound to: 0 - type: integer 
	Parameter C_USE_SOFTBSCAN bound to: 0 - type: integer 
	Parameter C_PART_IDCODE_REGISTER bound to: 0 - type: integer 
	Parameter C_USE_JTAG_BUFG bound to: 0 - type: integer 
	Parameter C_NUM_CONTROL_PORTS bound to: 1 - type: integer 
	Parameter C_USE_EXT_BSCAN bound to: 1 - type: integer 
	Parameter C_USE_XST_TCK_WORKAROUND bound to: 0 - type: integer 
	Parameter C_USER_SCAN_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'icon_drck_wire_src' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_drck_wire_src.v:74]
INFO: [Synth 8-256] done synthesizing module 'icon_drck_wire_src' (42#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_drck_wire_src.v:74]
INFO: [Synth 8-638] synthesizing module 'icon_cmd_decode' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_cmd_decode.v:74]
INFO: [Synth 8-226] default block is never used [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_cmd_decode.v:112]
INFO: [Synth 8-226] default block is never used [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_cmd_decode.v:141]
INFO: [Synth 8-256] done synthesizing module 'icon_cmd_decode' (43#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_cmd_decode.v:74]
INFO: [Synth 8-638] synthesizing module 'icon_sync' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_sync.v:73]
INFO: [Synth 8-256] done synthesizing module 'icon_sync' (44#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_sync.v:73]
INFO: [Synth 8-638] synthesizing module 'icon_ctrl_out' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctrl_out.v:74]
	Parameter C_NUM_CONTROL_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icon_ctrl_out' (45#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctrl_out.v:74]
INFO: [Synth 8-638] synthesizing module 'icon_status' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_status.v:74]
	Parameter C_CORE_TYPE bound to: 1 - type: integer 
	Parameter C_MFG_ID bound to: 1 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_NUM_CONTROL_PORTS bound to: 1 - type: integer 
	Parameter NUM_CONTROL_PORTS_STAT bound to: 1 - type: integer 
	Parameter CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter BUILD_REVISION_STAT bound to: 0 - type: integer 
	Parameter MAJOR_VERSION_STAT bound to: 13 - type: integer 
	Parameter MINOR_VERSION_STAT bound to: 3 - type: integer 
	Parameter CORE_TYPE_STAT bound to: 1 - type: integer 
	Parameter MFG_ID_STAT bound to: 1 - type: integer 
	Parameter UNUSED_B0_STAT bound to: 6'b000000 
	Parameter RSVD_STAT bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'icon_status' (46#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_status.v:74]
INFO: [Synth 8-226] default block is never used [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_core.v:437]
INFO: [Synth 8-256] done synthesizing module 'icon_core' (47#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_core.v:75]
INFO: [Synth 8-638] synthesizing module 'chipscope_icon2xsdb_mstrbr' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/chipscope_icon2xsdb_mstrbr.v:78]
	Parameter C_FIFO_STYLE bound to: SUBCORE - type: string 
	Parameter C_XDEVICEFAMILY bound to: VIRTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_XSDB_NUM_SLAVES bound to: 10 - type: integer 
	Parameter C_XSDB_PERIOD_INT bound to: 10 - type: integer 
	Parameter C_XSDB_PERIOD_FRC bound to: 0 - type: integer 
	Parameter C_USE_BUFR bound to: 0 - type: integer 
	Parameter C_DCLK_HAS_RESET bound to: 0 - type: integer 
	Parameter C_EN_INT_SIM bound to: 1 - type: integer 
	Parameter LC_RDMUX_SEL_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'icon_interface' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_interface.v:78]
	Parameter C_FIFO_STYLE bound to: SUBCORE - type: string 
	Parameter C_XDEVICEFAMILY bound to: VIRTEX7 - type: string 
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_XSDB_NUM_SLAVES bound to: 10 - type: integer 
	Parameter C_XSDB_PERIOD_INT bound to: 10 - type: integer 
	Parameter C_XSDB_PERIOD_FRC bound to: 0 - type: integer 
	Parameter C_USE_BUFR bound to: 0 - type: integer 
	Parameter C_DCLK_HAS_RESET bound to: 0 - type: integer 
	Parameter C_EN_INT_SIM bound to: 1 - type: integer 
	Parameter LC_ICN_CMD1_WIDTH bound to: 11 - type: integer 
	Parameter LC_ICN_CMD2_WIDTH bound to: 4 - type: integer 
	Parameter LC_ICN_CMD3_WIDTH bound to: 12 - type: integer 
	Parameter LC_ICN_CMD7_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'icon_interface_static_status' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_interface_static_status.v:78]
	Parameter C_MAJOR_VERSION bound to: 2013 - type: integer 
	Parameter C_MINOR_VERSION bound to: 3 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter C_XSDB_NUM_SLAVES bound to: 10 - type: integer 
	Parameter C_XSDB_PERIOD_INT bound to: 10 - type: integer 
	Parameter C_XSDB_PERIOD_FRC bound to: 0 - type: integer 
	Parameter C_DCLK_HAS_RESET bound to: 0 - type: integer 
	Parameter LC_MAX_NUM_LUT4_ROMS bound to: 8 - type: integer 
	Parameter LC_STATIC_STAT_W bound to: 128 - type: integer 
	Parameter LC_UNUSED_B127_89 bound to: 39'b000000000000000000000000000000000000000 
	Parameter LC_DCLK_HAS_RESET bound to: 0 - type: integer 
	Parameter LC_XSDB_PERIOD_FRC bound to: 0 - type: integer 
	Parameter LC_XSDB_PERIOD_INT bound to: 10 - type: integer 
	Parameter LC_XSDB_NUM_SLAVES bound to: 10 - type: integer 
	Parameter LC_CORE_MINOR_ALPHA_VER bound to: 97 - type: integer 
	Parameter LC_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter LC_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter LC_BUILD_REVISION_STAT bound to: 0 - type: integer 
	Parameter LC_MAJOR_VERSION_STAT bound to: 13 - type: integer 
	Parameter LC_MINOR_VERSION_STAT bound to: 3 - type: integer 
	Parameter LC_CORE_TYPE_STAT bound to: 8'b00001110 
	Parameter LC_MFG_ID_STAT bound to: 8'b00000001 
	Parameter LC_RSVD_B2_7_STAT bound to: 6'b000000 
	Parameter LC_RSVD_STAT bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'icon_interface_static_status' (48#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_interface_static_status.v:78]
INFO: [Synth 8-638] synthesizing module 'icon_ctl_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:76]
	Parameter C_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:92]
INFO: [Synth 8-256] done synthesizing module 'icon_ctl_reg' (49#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:76]
INFO: [Synth 8-638] synthesizing module 'icon_stat_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_stat_reg.v:76]
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_stat_reg.v:89]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_stat_reg.v:90]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_stat_reg.v:91]
INFO: [Synth 8-256] done synthesizing module 'icon_stat_reg' (50#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_stat_reg.v:76]
INFO: [Synth 8-638] synthesizing module 'icon_stat_reg__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_stat_reg.v:76]
	Parameter C_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icon_stat_reg__parameterized0' (50#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_stat_reg.v:76]
INFO: [Synth 8-638] synthesizing module 'icon_ctl_reg__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:76]
	Parameter C_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icon_ctl_reg__parameterized0' (50#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:76]
INFO: [Synth 8-638] synthesizing module 'icon_interface_sel_mask' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_interface_sel_mask.v:77]
	Parameter C_XSDB_NUM_SLAVES bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icon_interface_sel_mask' (51#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_interface_sel_mask.v:77]
INFO: [Synth 8-638] synthesizing module 'icon_ctl_reg__parameterized1' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:76]
	Parameter C_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icon_ctl_reg__parameterized1' (51#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:76]
INFO: [Synth 8-638] synthesizing module 'icon_datawr_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_datawr_reg.v:78]
	Parameter C_FIFO_STYLE bound to: SUBCORE - type: string 
	Parameter C_XDEVICEFAMILY bound to: VIRTEX7 - type: string 
INFO: [Synth 8-638] synthesizing module 'xsdb_wrfifo' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:75]
	Parameter C_FIFO_STYLE bound to: SUBCORE - type: string 
	Parameter C_XDEVICEFAMILY bound to: VIRTEX7 - type: string 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (52#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (53#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (54#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (55#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd:213]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:138]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (56#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (57#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (58#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd:171]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (59#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (60#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (61#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (62#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (63#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd:172]
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (64#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_handshaking_flags.vhd:153]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (65#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (66#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (67#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (68#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (69#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (70#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (71#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
WARNING: [Synth 8-350] instance 'xsdb_wrfifo_inst' of module 'FIFO_GENERATOR_V12_0' requires 231 connections, but only 216 given [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
INFO: [Synth 8-256] done synthesizing module 'xsdb_wrfifo' (72#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:75]
INFO: [Synth 8-256] done synthesizing module 'icon_datawr_reg' (73#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_datawr_reg.v:78]
INFO: [Synth 8-638] synthesizing module 'icon_datard_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_datard_reg.v:78]
	Parameter C_FIFO_STYLE bound to: SUBCORE - type: string 
	Parameter C_XDEVICEFAMILY bound to: VIRTEX7 - type: string 
INFO: [Synth 8-638] synthesizing module 'xsdb_rdfifo' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_rdfifo.v:75]
	Parameter C_FIFO_STYLE bound to: SUBCORE - type: string 
	Parameter C_XDEVICEFAMILY bound to: VIRTEX7 - type: string 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: VIRTEX7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (73#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (73#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (74#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (74#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (74#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (74#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (74#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (74#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (74#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (74#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
WARNING: [Synth 8-350] instance 'xsdb_rdfifo_inst' of module 'FIFO_GENERATOR_V12_0' requires 231 connections, but only 216 given [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_rdfifo.v:290]
INFO: [Synth 8-256] done synthesizing module 'xsdb_rdfifo' (75#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_rdfifo.v:75]
INFO: [Synth 8-256] done synthesizing module 'icon_datard_reg' (76#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_datard_reg.v:78]
INFO: [Synth 8-638] synthesizing module 'icon_stat_reg__parameterized1' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_stat_reg.v:76]
	Parameter C_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icon_stat_reg__parameterized1' (76#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_stat_reg.v:76]
INFO: [Synth 8-638] synthesizing module 'icon_ctl_reg__parameterized2' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:76]
	Parameter C_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icon_ctl_reg__parameterized2' (76#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:76]
INFO: [Synth 8-256] done synthesizing module 'icon_interface' (77#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_interface.v:78]
INFO: [Synth 8-638] synthesizing module 'xsdb_bus_controller' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller.v:77]
	Parameter C_RDMUX_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_XSDB_NUM_SLAVES bound to: 10 - type: integer 
	Parameter LC_TIMER_WIDTH bound to: 7 - type: integer 
	Parameter InitSt bound to: 5'b00000 
	Parameter ResetSt bound to: 5'b00001 
	Parameter IdleSt bound to: 5'b00010 
	Parameter ClrErrSt bound to: 5'b00011 
	Parameter ReadStartSt bound to: 5'b00100 
	Parameter ReadFlushSt bound to: 5'b00101 
	Parameter ReadWdSt bound to: 5'b00110 
	Parameter ReadAckSt bound to: 5'b00111 
	Parameter ReadErrSt bound to: 5'b01000 
	Parameter ReadBStartSt bound to: 5'b01001 
	Parameter ReadNextSt bound to: 5'b01010 
	Parameter ReadNextAckSt bound to: 5'b01011 
	Parameter ReadWaitSt bound to: 5'b01100 
	Parameter ReadStopSt bound to: 5'b01101 
	Parameter ReadBErrSt bound to: 5'b01110 
	Parameter WriteStartSt bound to: 5'b01111 
	Parameter WriteWdSt bound to: 5'b10000 
	Parameter WriteAckSt bound to: 5'b10001 
	Parameter WriteIncSt bound to: 5'b10010 
	Parameter WriteErrSt bound to: 5'b10011 
	Parameter LC_SL_CTL_ONE bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'xsdb_bus_controller_counter' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller_counter.v:76]
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter LC_MAX_BUS_CYCLES bound to: 7'b1111111 
INFO: [Synth 8-256] done synthesizing module 'xsdb_bus_controller_counter' (78#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller_counter.v:76]
INFO: [Synth 8-638] synthesizing module 'xsdb_bus_controller_flag' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller_flag.v:76]
	Parameter C_EDGE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_bus_controller_flag' (79#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller_flag.v:76]
INFO: [Synth 8-638] synthesizing module 'xsdb_bus_controller_flag__parameterized0' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller_flag.v:76]
	Parameter C_EDGE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xsdb_bus_controller_flag__parameterized0' (79#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller_flag.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller.v:385]
INFO: [Synth 8-256] done synthesizing module 'xsdb_bus_controller' (80#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_address_controller' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_address_controller.v:77]
INFO: [Synth 8-256] done synthesizing module 'xsdb_address_controller' (81#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_address_controller.v:77]
INFO: [Synth 8-638] synthesizing module 'xsdb_burst_wd_len_controller' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_burst_wd_len_controller.v:78]
INFO: [Synth 8-256] done synthesizing module 'xsdb_burst_wd_len_controller' (82#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_burst_wd_len_controller.v:78]
INFO: [Synth 8-638] synthesizing module 'xsdb_bus_mstr2sl_port_iface' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:77]
	Parameter C_RDMUX_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_XSDB_NUM_SLAVES bound to: 10 - type: integer 
	Parameter LC_SEL_DRDY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cs_generic_mux' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/cs_generic_mux.v:73]
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_BUSES bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cs_generic_mux' (83#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/cs_generic_mux.v:73]
INFO: [Synth 8-256] done synthesizing module 'xsdb_bus_mstr2sl_port_iface' (84#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:77]
INFO: [Synth 8-256] done synthesizing module 'chipscope_icon2xsdb_mstrbr' (85#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/chipscope_icon2xsdb_mstrbr.v:78]
INFO: [Synth 8-256] done synthesizing module 'ibert_7series_gtx' (86#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_7series_gtx.v:75]
INFO: [Synth 8-256] done synthesizing module 'ibert_bank_115_116' (87#1) [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/synth/ibert_bank_115_116.v:57]
WARNING: [Synth 8-350] instance 'u_ibert_core' of module 'ibert_bank_115_116' requires 8 connections, but only 7 given [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/imports/example_design/example_ibert_bank_115_116.v:93]
INFO: [Synth 8-256] done synthesizing module 'example_ibert_bank_115_116' (88#1) [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/imports/example_design/example_ibert_bank_115_116.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 407.914 ; gain = 270.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :backup to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :backup_marker to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :clk to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :srst to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :wr_rst to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :rd_rst to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh_assert[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh_assert[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh_assert[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh_assert[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh_negate[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh_negate[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh_negate[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_empty_thresh_negate[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh_assert[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh_assert[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh_assert[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh_assert[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh_negate[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh_negate[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh_negate[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :prog_full_thresh_negate[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :int_clk to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :injectdbiterr to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :injectsbiterr to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :sleep to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :m_aclk to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_aclk to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_aresetn to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :m_aclk_en to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_aclk_en to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awid[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awid[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awid[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awid[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[31] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[30] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[29] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[28] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[27] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[26] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[25] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[24] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[23] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[22] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[21] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[20] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[19] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[18] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[17] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[16] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[15] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[14] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[13] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[12] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[11] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[10] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[9] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[8] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[7] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[6] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[5] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[4] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awaddr[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlen[7] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlen[6] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlen[5] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlen[4] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlen[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlen[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlen[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlen[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awsize[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awsize[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awsize[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awburst[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awburst[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlock[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awlock[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awcache[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awcache[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awcache[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awcache[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awprot[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awprot[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awprot[0] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awqos[3] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awqos[2] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
WARNING: [Synth 8-3295] tying undriven pin \SUBCORE_FIFO.xsdb_wrfifo_inst :s_axi_awqos[1] to constant 0 [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_wrfifo.v:288]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
Feature available: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/constrs_1/imports/example_design/example_ibert_bank_115_116.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/constrs_1/imports/example_design/example_ibert_bank_115_116.xdc:39]
Finished Parsing XDC File [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/constrs_1/imports/example_design/example_ibert_bank_115_116.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/constrs_1/imports/example_design/example_ibert_bank_115_116.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_ibert_bank_115_116_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/example_ibert_bank_115_116_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:30 ; elapsed = 00:02:43 . Memory (MB): peak = 742.406 ; gain = 604.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_ibert_core. (constraint file  C:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.runs/synth_1/dont_touch.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:34 ; elapsed = 00:02:47 . Memory (MB): peak = 742.406 ; gain = 604.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:47 . Memory (MB): peak = 742.406 ; gain = 604.848
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_mstr2sl_port_iface.v:105]
INFO: [Synth 8-4471] merging register 'rx_drp_range_dly_reg' into 'tx_drp_range_dly_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:272]
INFO: [Synth 8-4471] merging register 'rx_drp_range_den_reg' into 'tx_drp_range_den_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:273]
INFO: [Synth 8-4471] merging register 'gtrxreset_s_reg' into 'gttxreset_s_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_reset_controller.v:224]
INFO: [Synth 8-802] inferred FSM for state register 'rh_state_reg' in module 'gtxe2_reset_controller'
INFO: [Synth 8-4471] merging register 'bitCount_reg[47:0]' into 'a_reg[47:0]' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_accumulator.v:111]
INFO: [Synth 8-4471] merging register 'rx_drp_range_dly_reg' into 'tx_drp_range_dly_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:272]
INFO: [Synth 8-4471] merging register 'rx_drp_range_den_reg' into 'tx_drp_range_den_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/gtxe2_common_regs.v:273]
INFO: [Synth 8-3354] encoded FSM with state register 'rh_state_reg' using encoding 'one-hot' in module 'gtxe2_reset_controller'

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |gtxe2_quad__GB0                     |           1|     33686|
|2     |gtxe2_channel_slave__parameterized1 |           1|     16843|
|3     |gtxe2_quad__GB2                     |           1|     19031|
|4     |gtxe2_quad__parameterized0__GB0     |           1|     33684|
|5     |gtxe2_channel_slave__parameterized5 |           1|     16843|
|6     |gtxe2_quad__parameterized0__GB2     |           1|     19031|
|7     |ibert_7series_gtx__GC0              |           1|      2850|
|8     |example_ibert_bank_115_116__GC0     |           1|         2|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 25    
	   2 Input      5 Bit       Adders := 56    
	   2 Input      4 Bit       Adders := 48    
+---XORs : 
	   2 Input     80 Bit         XORs := 16    
	   2 Input     40 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 2652  
+---XORs : 
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 8     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 73    
	               40 Bit    Registers := 184   
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 32    
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 16    
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 736   
	               15 Bit    Registers := 16    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 22    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 27    
	                6 Bit    Registers := 33    
	                5 Bit    Registers := 57    
	                4 Bit    Registers := 153   
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 590   
+---Muxes : 
	   2 Input     80 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 16    
	   2 Input     23 Bit        Muxes := 16    
	   5 Input     16 Bit        Muxes := 32    
	 222 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 27    
	  25 Input     16 Bit        Muxes := 10    
	  28 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 1     
	  18 Input     11 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	  20 Input     10 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 40    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 43    
	  11 Input      4 Bit        Muxes := 8     
	  20 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 32    
	   2 Input      3 Bit        Muxes := 35    
	   2 Input      2 Bit        Muxes := 62    
	  20 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 400   
	   3 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 56    
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module example_ibert_bank_115_116 
Detailed RTL Component Info : 
Module chipscope_xsdb_slave__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized12__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized13__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized14__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized15__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized16__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized17__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized18__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized19__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized20__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized21__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized22__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized23__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized24__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized25__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized26__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized27__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized28__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized15__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized29__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized30__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized31__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized32__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized33__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized34__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized35__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized36__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized37__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized38__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized39__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized40__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized41__3 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized42__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized43__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized44__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized45__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized46__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized47__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized48__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized49__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized50__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized51__3 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized52__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized53__3 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized54__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized55__3 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized56__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized57__3 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized58__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized59__3 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized60__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized61__3 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized62__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized63__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized64__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized65__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized66__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized67__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized68__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized69__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized70__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized71__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized72__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized73__3 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized74__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized75__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized76__3 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized78__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized79__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized80__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized81__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized82__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized83__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized84__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized85__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized86__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized87__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized88__3 
Detailed RTL Component Info : 
Module xsdb_register_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized89__3 
Detailed RTL Component Info : 
Module gtxe2_channel_regs__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	 222 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  18 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7_40__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__6 
Detailed RTL Component Info : 
Module prbs15_40__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__6 
Detailed RTL Component Info : 
Module prbs23_40__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__6 
Detailed RTL Component Info : 
Module prbs31_40__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__6 
Detailed RTL Component Info : 
Module clk_2bit__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prbs7_40__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__5 
Detailed RTL Component Info : 
Module prbs15_40__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__5 
Detailed RTL Component Info : 
Module prbs23_40__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__5 
Detailed RTL Component Info : 
Module prbs31_40__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__5 
Detailed RTL Component Info : 
Module clk_2bit__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ones_counter_lut6__29 
Detailed RTL Component Info : 
Module ones_counter_lut6__30 
Detailed RTL Component Info : 
Module ones_counter_lut6__31 
Detailed RTL Component Info : 
Module ones_counter_lut6__32 
Detailed RTL Component Info : 
Module ones_counter_lut6__33 
Detailed RTL Component Info : 
Module ones_counter_lut6__34 
Detailed RTL Component Info : 
Module ones_counter_lut6__35 
Detailed RTL Component Info : 
Module ones_counter_lut6__36 
Detailed RTL Component Info : 
Module ones_counter_lut6__37 
Detailed RTL Component Info : 
Module ones_counter_lut6__38 
Detailed RTL Component Info : 
Module ones_counter_lut6__39 
Detailed RTL Component Info : 
Module ones_counter_lut6__40 
Detailed RTL Component Info : 
Module ones_counter_lut6__41 
Detailed RTL Component Info : 
Module ones_counter_lut6__42 
Detailed RTL Component Info : 
Module ibert_ones_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module ibert_accumulator__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module pattern_handler__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_rxcdr_reset__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized14__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized15__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized21__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized22__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized23__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized24__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized25__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized26__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized27__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized28__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized29__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized30__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized31__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized32__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized33__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized34__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized35__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized36__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized37__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized38__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized39__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized40__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized41__2 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized42__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized43__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized44__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized45__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized46__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized47__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized48__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized49__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized50__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized51__2 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized52__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized53__2 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized54__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized55__2 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized56__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized57__2 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized58__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized59__2 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized60__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized61__2 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized62__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized63__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized64__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized65__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized66__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized67__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized68__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized69__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized70__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized71__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized72__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized73__2 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized74__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized75__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized76__2 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized78__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized79__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized80__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized81__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized82__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized83__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized84__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized85__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized86__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized87__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized88__2 
Detailed RTL Component Info : 
Module xsdb_register_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized89__2 
Detailed RTL Component Info : 
Module gtxe2_channel_regs__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	 222 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  18 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7_40__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__4 
Detailed RTL Component Info : 
Module prbs15_40__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__4 
Detailed RTL Component Info : 
Module prbs23_40__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__4 
Detailed RTL Component Info : 
Module prbs31_40__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__4 
Detailed RTL Component Info : 
Module clk_2bit__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prbs7_40__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__1 
Detailed RTL Component Info : 
Module prbs15_40__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__1 
Detailed RTL Component Info : 
Module prbs23_40__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__1 
Detailed RTL Component Info : 
Module prbs31_40__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__1 
Detailed RTL Component Info : 
Module clk_2bit__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ones_counter_lut6__1 
Detailed RTL Component Info : 
Module ones_counter_lut6__2 
Detailed RTL Component Info : 
Module ones_counter_lut6__3 
Detailed RTL Component Info : 
Module ones_counter_lut6__4 
Detailed RTL Component Info : 
Module ones_counter_lut6__5 
Detailed RTL Component Info : 
Module ones_counter_lut6__6 
Detailed RTL Component Info : 
Module ones_counter_lut6__7 
Detailed RTL Component Info : 
Module ones_counter_lut6__8 
Detailed RTL Component Info : 
Module ones_counter_lut6__9 
Detailed RTL Component Info : 
Module ones_counter_lut6__10 
Detailed RTL Component Info : 
Module ones_counter_lut6__11 
Detailed RTL Component Info : 
Module ones_counter_lut6__12 
Detailed RTL Component Info : 
Module ones_counter_lut6__13 
Detailed RTL Component Info : 
Module ones_counter_lut6__28 
Detailed RTL Component Info : 
Module ibert_ones_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module ibert_accumulator__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module pattern_handler__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_rxcdr_reset__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized21__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized22__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized23__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized24__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized25__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized26__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized27__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized28__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized29__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized30__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized31__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized32__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized33__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized34__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized35__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized36__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized37__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized38__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized39__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized40__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized41__1 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized42__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized43__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized44__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized45__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized46__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized47__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized48__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized49__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized50__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized51__1 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized52__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized53__1 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized54__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized55__1 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized56__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized57__1 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized58__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized59__1 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized60__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized61__1 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized62__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized63__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized64__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized65__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized66__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized67__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized68__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized69__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized70__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized71__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized72__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized73__1 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized74__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized75__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized76__1 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized78__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized79__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized80__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized81__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized82__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized83__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized84__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized85__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized86__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized87__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized88__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized89__1 
Detailed RTL Component Info : 
Module gtxe2_channel_regs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	 222 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  18 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7_40__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__3 
Detailed RTL Component Info : 
Module prbs15_40__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__3 
Detailed RTL Component Info : 
Module prbs23_40__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__3 
Detailed RTL Component Info : 
Module prbs31_40__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__3 
Detailed RTL Component Info : 
Module clk_2bit__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prbs7_40__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__2 
Detailed RTL Component Info : 
Module prbs15_40__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__2 
Detailed RTL Component Info : 
Module prbs23_40__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__2 
Detailed RTL Component Info : 
Module prbs31_40__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__2 
Detailed RTL Component Info : 
Module clk_2bit__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ones_counter_lut6__27 
Detailed RTL Component Info : 
Module ones_counter_lut6__26 
Detailed RTL Component Info : 
Module ones_counter_lut6__25 
Detailed RTL Component Info : 
Module ones_counter_lut6__24 
Detailed RTL Component Info : 
Module ones_counter_lut6__23 
Detailed RTL Component Info : 
Module ones_counter_lut6__22 
Detailed RTL Component Info : 
Module ones_counter_lut6__21 
Detailed RTL Component Info : 
Module ones_counter_lut6__20 
Detailed RTL Component Info : 
Module ones_counter_lut6__19 
Detailed RTL Component Info : 
Module ones_counter_lut6__18 
Detailed RTL Component Info : 
Module ones_counter_lut6__17 
Detailed RTL Component Info : 
Module ones_counter_lut6__16 
Detailed RTL Component Info : 
Module ones_counter_lut6__15 
Detailed RTL Component Info : 
Module ones_counter_lut6__14 
Detailed RTL Component Info : 
Module ibert_ones_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module ibert_accumulator__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module pattern_handler__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_rxcdr_reset__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized12__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized13__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized14__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized15__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized16__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized17__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized18__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized19__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized20__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized21__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized22__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized23__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized24__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized25__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized26__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized27__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized28__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized15__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized29__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized30__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized31__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized32__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized33__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized34__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized35__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized36__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized37__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized38__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized39__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized40__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized41__4 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized16__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized42__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized43__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized44__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized45__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized46__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized47__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized48__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized49__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized50__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized51__4 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized52__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized53__4 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized54__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized55__4 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized56__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized57__4 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized58__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized59__4 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized60__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized61__4 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized62__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized63__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized64__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized65__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized66__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized67__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized68__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized69__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized70__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized71__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized72__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized73__4 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized74__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized75__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized76__4 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized78__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized79__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized80__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized81__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized82__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized83__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized84__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized85__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized86__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized87__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized88__4 
Detailed RTL Component Info : 
Module xsdb_register_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized89__4 
Detailed RTL Component Info : 
Module gtxe2_channel_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	 222 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  18 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7_40__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__8 
Detailed RTL Component Info : 
Module prbs15_40__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__8 
Detailed RTL Component Info : 
Module prbs23_40__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__8 
Detailed RTL Component Info : 
Module prbs31_40__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__8 
Detailed RTL Component Info : 
Module clk_2bit__8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prbs7_40__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__7 
Detailed RTL Component Info : 
Module prbs15_40__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__7 
Detailed RTL Component Info : 
Module prbs23_40__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__7 
Detailed RTL Component Info : 
Module prbs31_40__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__7 
Detailed RTL Component Info : 
Module clk_2bit__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ones_counter_lut6__43 
Detailed RTL Component Info : 
Module ones_counter_lut6__44 
Detailed RTL Component Info : 
Module ones_counter_lut6__45 
Detailed RTL Component Info : 
Module ones_counter_lut6__46 
Detailed RTL Component Info : 
Module ones_counter_lut6__47 
Detailed RTL Component Info : 
Module ones_counter_lut6__48 
Detailed RTL Component Info : 
Module ones_counter_lut6__49 
Detailed RTL Component Info : 
Module ones_counter_lut6__50 
Detailed RTL Component Info : 
Module ones_counter_lut6__51 
Detailed RTL Component Info : 
Module ones_counter_lut6__52 
Detailed RTL Component Info : 
Module ones_counter_lut6__53 
Detailed RTL Component Info : 
Module ones_counter_lut6__54 
Detailed RTL Component Info : 
Module ones_counter_lut6__55 
Detailed RTL Component Info : 
Module ones_counter_lut6__56 
Detailed RTL Component Info : 
Module ibert_ones_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module ibert_accumulator__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module pattern_handler__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_rxcdr_reset__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized3__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized4__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized5 
Detailed RTL Component Info : 
Module xsdb_register_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized8__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized9__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized10__1 
Detailed RTL Component Info : 
Module xsdb_register_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized11__1 
Detailed RTL Component Info : 
Module gtxe2_common_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  28 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gtxe2_quad_clocking__1 
Detailed RTL Component Info : 
Module gtxe2_common_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gtxe2_quad 
Detailed RTL Component Info : 
Module chipscope_xsdb_slave__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized12__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized13__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized14__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized15__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized16__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized17__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized18__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized19__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized20__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized21__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized22__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized23__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized24__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized25__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized26__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized13__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized27__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized14__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized28__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized15__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized29__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized30__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized31__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__330 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized32__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__329 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized33__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__328 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized34__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__327 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized35__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__326 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized36__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__325 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized37__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__324 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized38__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__323 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized39__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__322 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized40__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__321 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized41__7 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized16__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized42__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized43__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__320 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized44__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__319 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized45__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__318 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized46__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized47__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__316 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized48__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__315 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized49__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__314 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized50__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized51__7 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized52__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__312 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized53__7 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized54__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__311 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized55__7 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized56__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__310 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized57__7 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized58__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__309 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized59__7 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized60__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__308 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized61__7 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized62__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__307 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized63__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__306 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized64__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__305 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized65__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__304 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized66__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__303 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized67__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__302 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized68__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__301 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized69__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__300 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized70__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__299 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized71__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__298 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized72__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__297 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized73__7 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized74__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__296 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized75__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__295 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized76__7 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized78__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized79__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__294 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized80__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__293 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized81__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__292 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized82__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__291 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized83__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__290 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized84__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__289 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized85__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__288 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized86__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__287 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized87__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized88__7 
Detailed RTL Component Info : 
Module xsdb_register_stat__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized89__7 
Detailed RTL Component Info : 
Module gtxe2_channel_regs__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	 222 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  18 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7_40__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__14 
Detailed RTL Component Info : 
Module prbs15_40__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__14 
Detailed RTL Component Info : 
Module prbs23_40__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__14 
Detailed RTL Component Info : 
Module prbs31_40__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__14 
Detailed RTL Component Info : 
Module clk_2bit__14 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__14 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__14 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prbs7_40__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__13 
Detailed RTL Component Info : 
Module prbs15_40__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__13 
Detailed RTL Component Info : 
Module prbs23_40__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__13 
Detailed RTL Component Info : 
Module prbs31_40__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__13 
Detailed RTL Component Info : 
Module clk_2bit__13 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__13 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__13 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ones_counter_lut6__85 
Detailed RTL Component Info : 
Module ones_counter_lut6__86 
Detailed RTL Component Info : 
Module ones_counter_lut6__87 
Detailed RTL Component Info : 
Module ones_counter_lut6__88 
Detailed RTL Component Info : 
Module ones_counter_lut6__89 
Detailed RTL Component Info : 
Module ones_counter_lut6__90 
Detailed RTL Component Info : 
Module ones_counter_lut6__91 
Detailed RTL Component Info : 
Module ones_counter_lut6__92 
Detailed RTL Component Info : 
Module ones_counter_lut6__93 
Detailed RTL Component Info : 
Module ones_counter_lut6__94 
Detailed RTL Component Info : 
Module ones_counter_lut6__95 
Detailed RTL Component Info : 
Module ones_counter_lut6__96 
Detailed RTL Component Info : 
Module ones_counter_lut6__97 
Detailed RTL Component Info : 
Module ones_counter_lut6__98 
Detailed RTL Component Info : 
Module ibert_ones_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module ibert_accumulator__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module pattern_handler__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_rxcdr_reset__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized12__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized13__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized14__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized15__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized16__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized17__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized18__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized19__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized20__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized21__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized22__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized23__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized24__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized25__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized26__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized13__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized27__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized28__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized15__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized29__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized30__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized31__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized32__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized33__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized34__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized35__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized36__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized37__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized38__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized39__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized40__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized41__6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized16__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized42__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized43__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized44__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized45__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized46__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized47__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized48__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized49__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized50__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized51__6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized52__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized53__6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized54__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized55__6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized56__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized57__6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized58__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized59__6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized60__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized61__6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized62__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized63__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized64__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized65__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized66__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized67__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized68__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized69__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized70__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized71__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized72__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized73__6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized74__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized75__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized76__6 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized78__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized79__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized80__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized81__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized82__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized83__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized84__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized85__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized86__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized87__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized88__6 
Detailed RTL Component Info : 
Module xsdb_register_stat__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized89__6 
Detailed RTL Component Info : 
Module gtxe2_channel_regs__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	 222 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  18 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7_40__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__12 
Detailed RTL Component Info : 
Module prbs15_40__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__12 
Detailed RTL Component Info : 
Module prbs23_40__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__12 
Detailed RTL Component Info : 
Module prbs31_40__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__12 
Detailed RTL Component Info : 
Module clk_2bit__12 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__12 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__12 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prbs7_40__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__9 
Detailed RTL Component Info : 
Module prbs15_40__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__9 
Detailed RTL Component Info : 
Module prbs23_40__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__9 
Detailed RTL Component Info : 
Module prbs31_40__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__9 
Detailed RTL Component Info : 
Module clk_2bit__9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ones_counter_lut6__57 
Detailed RTL Component Info : 
Module ones_counter_lut6__58 
Detailed RTL Component Info : 
Module ones_counter_lut6__59 
Detailed RTL Component Info : 
Module ones_counter_lut6__60 
Detailed RTL Component Info : 
Module ones_counter_lut6__61 
Detailed RTL Component Info : 
Module ones_counter_lut6__62 
Detailed RTL Component Info : 
Module ones_counter_lut6__63 
Detailed RTL Component Info : 
Module ones_counter_lut6__64 
Detailed RTL Component Info : 
Module ones_counter_lut6__65 
Detailed RTL Component Info : 
Module ones_counter_lut6__66 
Detailed RTL Component Info : 
Module ones_counter_lut6__67 
Detailed RTL Component Info : 
Module ones_counter_lut6__68 
Detailed RTL Component Info : 
Module ones_counter_lut6__69 
Detailed RTL Component Info : 
Module ones_counter_lut6__84 
Detailed RTL Component Info : 
Module ibert_ones_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module ibert_accumulator__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module pattern_handler__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_rxcdr_reset__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized12__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized13__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized14__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized15__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized16__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized17__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized18__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized19__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized20__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized21__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized22__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized23__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized24__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized25__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized26__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized13__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized27__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized28__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized15__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized29__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized30__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized31__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized32__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized33__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized34__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized35__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized36__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized37__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized38__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized39__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized40__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized41__5 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized16__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized42__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized43__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized44__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized45__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized46__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized47__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized48__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized49__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized50__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized51__5 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized52__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized53__5 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized54__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized55__5 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized56__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized57__5 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized58__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized59__5 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized60__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized61__5 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized62__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized63__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized64__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized65__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized66__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized67__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized68__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized69__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized70__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized71__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized72__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized73__5 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized74__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized75__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized76__5 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized78__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized79__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized80__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized81__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized82__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized83__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized84__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized85__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized86__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized87__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized88__5 
Detailed RTL Component Info : 
Module xsdb_register_stat__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized89__5 
Detailed RTL Component Info : 
Module gtxe2_channel_regs__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	 222 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  18 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7_40__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__11 
Detailed RTL Component Info : 
Module prbs15_40__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__11 
Detailed RTL Component Info : 
Module prbs23_40__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__11 
Detailed RTL Component Info : 
Module prbs31_40__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__11 
Detailed RTL Component Info : 
Module clk_2bit__11 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__11 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__11 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prbs7_40__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__10 
Detailed RTL Component Info : 
Module prbs15_40__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__10 
Detailed RTL Component Info : 
Module prbs23_40__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__10 
Detailed RTL Component Info : 
Module prbs31_40__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__10 
Detailed RTL Component Info : 
Module clk_2bit__10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ones_counter_lut6__83 
Detailed RTL Component Info : 
Module ones_counter_lut6__82 
Detailed RTL Component Info : 
Module ones_counter_lut6__81 
Detailed RTL Component Info : 
Module ones_counter_lut6__80 
Detailed RTL Component Info : 
Module ones_counter_lut6__79 
Detailed RTL Component Info : 
Module ones_counter_lut6__78 
Detailed RTL Component Info : 
Module ones_counter_lut6__77 
Detailed RTL Component Info : 
Module ones_counter_lut6__76 
Detailed RTL Component Info : 
Module ones_counter_lut6__75 
Detailed RTL Component Info : 
Module ones_counter_lut6__74 
Detailed RTL Component Info : 
Module ones_counter_lut6__73 
Detailed RTL Component Info : 
Module ones_counter_lut6__72 
Detailed RTL Component Info : 
Module ones_counter_lut6__71 
Detailed RTL Component Info : 
Module ones_counter_lut6__70 
Detailed RTL Component Info : 
Module ibert_ones_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module ibert_accumulator__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module pattern_handler__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_rxcdr_reset__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized32 
Detailed RTL Component Info : 
Module xsdb_register_stat__383 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized33 
Detailed RTL Component Info : 
Module xsdb_register_stat__382 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized34 
Detailed RTL Component Info : 
Module xsdb_register_stat__381 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized35 
Detailed RTL Component Info : 
Module xsdb_register_stat__380 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized36 
Detailed RTL Component Info : 
Module xsdb_register_stat__379 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized37 
Detailed RTL Component Info : 
Module xsdb_register_stat__378 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized38 
Detailed RTL Component Info : 
Module xsdb_register_stat__377 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized39 
Detailed RTL Component Info : 
Module xsdb_register_stat__376 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized40 
Detailed RTL Component Info : 
Module xsdb_register_stat__375 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized41 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__374 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized44 
Detailed RTL Component Info : 
Module xsdb_register_stat__373 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized45 
Detailed RTL Component Info : 
Module xsdb_register_stat__372 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized46 
Detailed RTL Component Info : 
Module xsdb_register_stat__371 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized47 
Detailed RTL Component Info : 
Module xsdb_register_stat__370 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized48 
Detailed RTL Component Info : 
Module xsdb_register_stat__369 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized49 
Detailed RTL Component Info : 
Module xsdb_register_stat__368 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized50 
Detailed RTL Component Info : 
Module xsdb_register_stat__367 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized51 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__366 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized53 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__365 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized55 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__364 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized57 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__363 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized59 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__362 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized61 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized17__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__361 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized63 
Detailed RTL Component Info : 
Module xsdb_register_stat__360 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized64 
Detailed RTL Component Info : 
Module xsdb_register_stat__359 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized65 
Detailed RTL Component Info : 
Module xsdb_register_stat__358 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized66 
Detailed RTL Component Info : 
Module xsdb_register_stat__357 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized67 
Detailed RTL Component Info : 
Module xsdb_register_stat__356 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized68 
Detailed RTL Component Info : 
Module xsdb_register_stat__355 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized69 
Detailed RTL Component Info : 
Module xsdb_register_stat__354 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized70 
Detailed RTL Component Info : 
Module xsdb_register_stat__353 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized71 
Detailed RTL Component Info : 
Module xsdb_register_stat__352 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized72 
Detailed RTL Component Info : 
Module xsdb_register_stat__351 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized73 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__350 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized75 
Detailed RTL Component Info : 
Module xsdb_register_stat__349 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized76 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__348 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized80 
Detailed RTL Component Info : 
Module xsdb_register_stat__347 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized81 
Detailed RTL Component Info : 
Module xsdb_register_stat__346 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized82 
Detailed RTL Component Info : 
Module xsdb_register_stat__345 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized83 
Detailed RTL Component Info : 
Module xsdb_register_stat__344 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized84 
Detailed RTL Component Info : 
Module xsdb_register_stat__343 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized85 
Detailed RTL Component Info : 
Module xsdb_register_stat__342 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized86 
Detailed RTL Component Info : 
Module xsdb_register_stat__341 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized87 
Detailed RTL Component Info : 
Module xsdb_register_stat__340 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized88 
Detailed RTL Component Info : 
Module xsdb_register_stat__339 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized89 
Detailed RTL Component Info : 
Module gtxe2_channel_regs__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	 222 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  18 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7_40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7 
Detailed RTL Component Info : 
Module prbs15_40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15 
Detailed RTL Component Info : 
Module prbs23_40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23 
Detailed RTL Component Info : 
Module prbs31_40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31 
Detailed RTL Component Info : 
Module clk_2bit 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prbs7_40__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs7__15 
Detailed RTL Component Info : 
Module prbs15_40__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15__15 
Detailed RTL Component Info : 
Module prbs23_40__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23__15 
Detailed RTL Component Info : 
Module prbs31_40__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31__15 
Detailed RTL Component Info : 
Module clk_2bit__15 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__15 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__15 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ones_counter_lut6__99 
Detailed RTL Component Info : 
Module ones_counter_lut6__100 
Detailed RTL Component Info : 
Module ones_counter_lut6__101 
Detailed RTL Component Info : 
Module ones_counter_lut6__102 
Detailed RTL Component Info : 
Module ones_counter_lut6__103 
Detailed RTL Component Info : 
Module ones_counter_lut6__104 
Detailed RTL Component Info : 
Module ones_counter_lut6__105 
Detailed RTL Component Info : 
Module ones_counter_lut6__106 
Detailed RTL Component Info : 
Module ones_counter_lut6__107 
Detailed RTL Component Info : 
Module ones_counter_lut6__108 
Detailed RTL Component Info : 
Module ones_counter_lut6__109 
Detailed RTL Component Info : 
Module ones_counter_lut6__110 
Detailed RTL Component Info : 
Module ones_counter_lut6__111 
Detailed RTL Component Info : 
Module ones_counter_lut6 
Detailed RTL Component Info : 
Module ibert_ones_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__15 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module ibert_accumulator 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
Module pattern_handler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ibert_rxcdr_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__338 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized3 
Detailed RTL Component Info : 
Module xsdb_register_stat__337 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized4 
Detailed RTL Component Info : 
Module xsdb_register_stat__336 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized90 
Detailed RTL Component Info : 
Module xsdb_register_stat__335 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized91 
Detailed RTL Component Info : 
Module xsdb_register_ctl__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__334 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized8 
Detailed RTL Component Info : 
Module xsdb_register_stat__333 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized9 
Detailed RTL Component Info : 
Module xsdb_register_stat__332 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized10 
Detailed RTL Component Info : 
Module xsdb_register_stat__331 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized11 
Detailed RTL Component Info : 
Module gtxe2_common_regs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  28 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gtxe2_quad_clocking 
Detailed RTL Component Info : 
Module gtxe2_common_slave__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gtxe2_quad__parameterized0 
Detailed RTL Component Info : 
Module cs_bscan 
Detailed RTL Component Info : 
Module cs_bufr 
Detailed RTL Component Info : 
Module icon_drck_wire_src 
Detailed RTL Component Info : 
Module icon_cmd_decode 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
Module icon_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_ctrl_out 
Detailed RTL Component Info : 
Module icon_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module icon_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module icon_interface_static_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module icon_ctl_reg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_stat_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_stat_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_ctl_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_interface_sel_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module icon_ctl_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk 
Detailed RTL Component Info : 
Module output_blk 
Detailed RTL Component Info : 
Module dmem 
Detailed RTL Component Info : 
Module memory 
Detailed RTL Component Info : 
Module synchronizer_ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_logic 
Detailed RTL Component Info : 
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_logic 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo 
Detailed RTL Component Info : 
Module fifo_generator_top 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth 
Detailed RTL Component Info : 
Module fifo_generator_v12_0 
Detailed RTL Component Info : 
Module xsdb_wrfifo 
Detailed RTL Component Info : 
Module icon_datawr_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__1 
Detailed RTL Component Info : 
Module output_blk__parameterized0 
Detailed RTL Component Info : 
Module dmem__1 
Detailed RTL Component Info : 
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module synchronizer_ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__parameterized0 
Detailed RTL Component Info : 
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_logic__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized0 
Detailed RTL Component Info : 
Module xsdb_rdfifo 
Detailed RTL Component Info : 
Module icon_datard_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icon_stat_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_ctl_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_bus_controller_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_bus_controller_flag__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller_flag__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller_flag 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	  20 Input     10 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	  20 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 12    
Module xsdb_address_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_burst_wd_len_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cs_generic_mux 
Detailed RTL Component Info : 
Module xsdb_bus_mstr2sl_port_iface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chipscope_icon2xsdb_mstrbr 
Detailed RTL Component Info : 
Module ibert_7series_gtx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
Module ibert_bank_115_116 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:02:51 ; elapsed = 00:03:05 . Memory (MB): peak = 742.406 ; gain = 604.848
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:234]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:234]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:234]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:234]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:234]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:234]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:234]
WARNING: [Synth 8-3936] Found unconnected internal register 'seed_r3_reg' and it is trimmed from '40' to '31' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/ibert_pat_chk.v:234]
INFO: [Synth 8-4471] merging register 'U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/last_flag_reg' into 'U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg' [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/xsdb_bus_controller_flag.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'U_ICON_INTERFACE/U_CMD1/ctl_reg_en_reg' and it is trimmed from '3' to '2' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_reg' and it is trimmed from '3' to '2' bits. [c:/kc705_ibert/ibert_bank_115_116/ibert_bank_115_116_example/ibert_bank_115_116_example.srcs/sources_1/ip/ibert_bank_115_116/work/hdl/icon_ctl_reg.v:136]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:04:05 ; elapsed = 00:04:19 . Memory (MB): peak = 742.406 ; gain = 604.848
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:04:05 ; elapsed = 00:04:19 . Memory (MB): peak = 742.406 ; gain = 604.848
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+--------------+-----------------------------------+
|Module Name                | RTL Object                                                                                                                                | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name                 | 
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+--------------+-----------------------------------+
|chipscope_icon2xsdb_mstrbr | U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 16 X 16              | RAM32M x 3   | chipscope_icon2xsdb_mstrbr/ram__4 | 
|chipscope_icon2xsdb_mstrbr | U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 16 X 16              | RAM32M x 3   | chipscope_icon2xsdb_mstrbr/ram__6 | 
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+--------------+-----------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\s_den_dly_reg[2] ) is unused and will be removed from module gtxe2_channel_regs__parameterized5.
WARNING: [Synth 8-3332] Sequential element (cpll_reset_s_reg) is unused and will be removed from module gtxe2_reset_controller__7.
WARNING: [Synth 8-3332] Sequential element (CPLLRESET_O_reg) is unused and will be removed from module gtxe2_reset_controller__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patchk40/genseed40.seed_r2_reg[8] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patchk40/genseed40.seed_r2_reg[7] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patchk40/genseed40.seed_r2_reg[6] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patchk40/genseed40.seed_r2_reg[5] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patchk40/genseed40.seed_r2_reg[4] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patchk40/genseed40.seed_r2_reg[3] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patchk40/genseed40.seed_r2_reg[2] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patchk40/genseed40.seed_r2_reg[1] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patchk40/genseed40.seed_r2_reg[0] ) is unused and will be removed from module pattern_handler__7.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_RESET_CONTROLLER/\FSM_onehot_rh_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_RESET_CONTROLLER/qpll_cal_done_dly1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_RESET_CONTROLLER/qpll_cal_done_dly2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_iii_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[1].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[39] )
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_rh_state_reg[0] ) is unused and will be removed from module gtxe2_reset_controller__7.
WARNING: [Synth 8-3332] Sequential element (qpll_cal_done_dly1_reg) is unused and will be removed from module gtxe2_reset_controller__7.
WARNING: [Synth 8-3332] Sequential element (qpll_cal_done_dly2_reg) is unused and will be removed from module gtxe2_reset_controller__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[30] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[29] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[28] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[27] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[26] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[25] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[24] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[23] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[22] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[21] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[20] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[19] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[18] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[17] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[16] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[15] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[14] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[13] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[12] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[11] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[10] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[9] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[8] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[7] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[6] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[5] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[4] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[2] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/seed_r1_reg[1] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[39] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[38] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[37] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[36] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[35] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[34] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[33] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[32] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[31] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[30] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[29] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[28] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[27] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[26] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[25] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[24] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[23] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[22] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[21] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[20] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[19] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[18] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[17] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[16] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[15] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[14] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[13] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[12] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[11] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[10] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[9] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[8] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[7] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[6] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[5] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[4] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[3] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[2] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[1] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk2/data_o_reg[0] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[39] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[38] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[37] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[36] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[35] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[34] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[33] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[32] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[31] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[30] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[29] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[28] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[27] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[26] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[25] ) is unused and will be removed from module pattern_handler__7.
WARNING: [Synth 8-3332] Sequential element (\gen40.patgen40/pattern_clk20/div10.data_o_reg[24] ) is unused and will be removed from module pattern_handler__7.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\bit_err_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_RESET_CONTROLLER/\FSM_onehot_rh_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_RESET_CONTROLLER/qpll_cal_done_dly1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_RESET_CONTROLLER/qpll_cal_done_dly2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_iii_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/i_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[58] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:08 ; elapsed = 00:06:40 . Memory (MB): peak = 898.324 ; gain = 760.766
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:06:08 ; elapsed = 00:06:40 . Memory (MB): peak = 898.324 ; gain = 760.766
Finished Parallel Section  : Time (s): cpu = 00:06:08 ; elapsed = 00:06:40 . Memory (MB): peak = 898.324 ; gain = 760.766
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:35 ; elapsed = 00:07:06 . Memory (MB): peak = 981.977 ; gain = 844.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:44 ; elapsed = 00:07:16 . Memory (MB): peak = 1021.309 ; gain = 883.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:50 ; elapsed = 00:10:04 . Memory (MB): peak = 1077.824 ; gain = 940.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:19 ; elapsed = 00:10:33 . Memory (MB): peak = 1077.824 ; gain = 940.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:20 ; elapsed = 00:10:34 . Memory (MB): peak = 1077.824 ; gain = 940.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:32 ; elapsed = 00:10:47 . Memory (MB): peak = 1077.824 ; gain = 940.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pattern_handler | gen40.patchk40/data_r6_reg[39] | 4      | 320   | NO           | NO                 | YES               | 320    | 0       | 
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BSCANE2       |     1|
|2     |BUFG          |     1|
|3     |BUFH          |    10|
|4     |BUFR          |     1|
|5     |CARRY4        |   172|
|6     |GTXE2_CHANNEL |     8|
|7     |GTXE2_COMMON  |     2|
|8     |IBUFDS_GTE2   |     2|
|9     |LUT1          |   697|
|10    |LUT2          |  2963|
|11    |LUT3          |  1028|
|12    |LUT4          |  1505|
|13    |LUT5          |  2605|
|14    |LUT6          | 11116|
|15    |MMCME2_ADV    |     1|
|16    |MUXCY_L       |  1744|
|17    |MUXF7         |   573|
|18    |MUXF8         |    31|
|19    |RAM32M        |     6|
|20    |SRL16E        |   320|
|21    |XORCY         |  1826|
|22    |FDCE          |   317|
|23    |FDPE          |    57|
|24    |FDRE          | 25870|
|25    |FDSE          |    80|
|26    |IBUF          |    20|
|27    |IBUFGDS       |     1|
|28    |OBUF          |    16|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+-------------------------------------------+------+
|      |Instance                                             |Module                                     |Cells |
+------+-----------------------------------------------------+-------------------------------------------+------+
|1     |top                                                  |                                           | 50973|
|2     |  u_ibert_core                                       |ibert_bank_115_116                         | 50934|
|3     |    inst                                             |ibert_7series_gtx                          | 50934|
|4     |      \QUAD[0].u_q                                   |gtxe2_quad                                 | 24730|
|5     |        \CH[2].u_ch                                  |gtxe2_channel_slave__parameterized1        |  6032|
|6     |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized1         |  2756|
|7     |            reg_20A                                  |xsdb_register__parameterized12__3          |    21|
|8     |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__3       |    17|
|9     |            reg_20B                                  |xsdb_register__parameterized13__3          |    21|
|10    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__33      |    17|
|11    |            reg_20C                                  |xsdb_register__parameterized14__3          |    21|
|12    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__32      |    17|
|13    |            reg_20D                                  |xsdb_register__parameterized15__3          |    21|
|14    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__3       |    17|
|15    |            reg_20E                                  |xsdb_register__parameterized16__3          |    21|
|16    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__3       |    17|
|17    |            reg_20F                                  |xsdb_register__parameterized17__3          |    21|
|18    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__3       |    17|
|19    |            reg_210                                  |xsdb_register__parameterized18__3          |    21|
|20    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__3       |    17|
|21    |            reg_211                                  |xsdb_register__parameterized19__3          |    21|
|22    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__31      |    17|
|23    |            reg_212                                  |xsdb_register__parameterized20__3          |    21|
|24    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__30      |    17|
|25    |            reg_213                                  |xsdb_register__parameterized21__3          |    21|
|26    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__3       |    17|
|27    |            reg_214                                  |xsdb_register__parameterized22__3          |    21|
|28    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__3       |    17|
|29    |            reg_215                                  |xsdb_register__parameterized23__3          |    21|
|30    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__3       |    17|
|31    |            reg_216                                  |xsdb_register__parameterized24__3          |    21|
|32    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__3      |    17|
|33    |            reg_217                                  |xsdb_register__parameterized25__3          |    21|
|34    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__3      |    17|
|35    |            reg_218                                  |xsdb_register__parameterized26__3          |    21|
|36    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__3      |    17|
|37    |            reg_219                                  |xsdb_register__parameterized27__3          |    21|
|38    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__3      |    17|
|39    |            reg_21A                                  |xsdb_register__parameterized28__3          |    21|
|40    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__3      |    17|
|41    |            reg_21B                                  |xsdb_register__parameterized29__3          |    21|
|42    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__3      |    17|
|43    |            reg_21C                                  |xsdb_register__parameterized30__3          |    21|
|44    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__29      |    17|
|45    |            reg_21D                                  |xsdb_register__parameterized31__3          |    21|
|46    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__28      |    17|
|47    |            reg_21E                                  |xsdb_register__parameterized32__3          |    16|
|48    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__138                    |    16|
|49    |            reg_21F                                  |xsdb_register__parameterized33__3          |    16|
|50    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__137                    |    16|
|51    |            reg_220                                  |xsdb_register__parameterized34__3          |    16|
|52    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__136                    |    16|
|53    |            reg_221                                  |xsdb_register__parameterized35__3          |    16|
|54    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__135                    |    16|
|55    |            reg_222                                  |xsdb_register__parameterized36__3          |    16|
|56    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__134                    |    16|
|57    |            reg_223                                  |xsdb_register__parameterized37__3          |    16|
|58    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__133                    |    16|
|59    |            reg_224                                  |xsdb_register__parameterized38__3          |    16|
|60    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__132                    |    16|
|61    |            reg_225                                  |xsdb_register__parameterized39__3          |    16|
|62    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__131                    |    16|
|63    |            reg_226                                  |xsdb_register__parameterized40__3          |    16|
|64    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__130                    |    16|
|65    |            reg_227                                  |xsdb_register__parameterized41__3          |    16|
|66    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__129                    |    16|
|67    |            reg_300                                  |xsdb_register__parameterized42__3          |    21|
|68    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16__3      |    17|
|69    |            reg_301                                  |xsdb_register__parameterized43__3          |    21|
|70    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__27      |    17|
|71    |            reg_302                                  |xsdb_register__parameterized44__3          |    16|
|72    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__128                    |    16|
|73    |            reg_303                                  |xsdb_register__parameterized45__3          |    16|
|74    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__127                    |    16|
|75    |            reg_304                                  |xsdb_register__parameterized46__3          |    16|
|76    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__126                    |    16|
|77    |            reg_305                                  |xsdb_register__parameterized47__3          |    16|
|78    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__125                    |    16|
|79    |            reg_306                                  |xsdb_register__parameterized48__3          |    16|
|80    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__124                    |    16|
|81    |            reg_307                                  |xsdb_register__parameterized49__3          |    16|
|82    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__123                    |    16|
|83    |            reg_308                                  |xsdb_register__parameterized50__3          |    16|
|84    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__122                    |    16|
|85    |            reg_309                                  |xsdb_register__parameterized51__3          |    16|
|86    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__121                    |    16|
|87    |            reg_30A                                  |xsdb_register__parameterized52__3          |    21|
|88    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__18     |    17|
|89    |            reg_30B                                  |xsdb_register__parameterized53__3          |    16|
|90    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__120                    |    16|
|91    |            reg_30C                                  |xsdb_register__parameterized54__3          |    21|
|92    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__17     |    17|
|93    |            reg_30E                                  |xsdb_register__parameterized55__3          |    16|
|94    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__119                    |    16|
|95    |            reg_30F                                  |xsdb_register__parameterized56__3          |    21|
|96    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__16     |    17|
|97    |            reg_310                                  |xsdb_register__parameterized57__3          |    16|
|98    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__118                    |    16|
|99    |            reg_311                                  |xsdb_register__parameterized58__3          |    21|
|100   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__15     |    17|
|101   |            reg_312                                  |xsdb_register__parameterized59__3          |    16|
|102   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__117                    |    16|
|103   |            reg_313                                  |xsdb_register__parameterized60__3          |    21|
|104   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__14     |    17|
|105   |            reg_314                                  |xsdb_register__parameterized61__3          |    16|
|106   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__116                    |    16|
|107   |            reg_315                                  |xsdb_register__parameterized62__3          |    21|
|108   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__13     |    17|
|109   |            reg_316                                  |xsdb_register__parameterized63__3          |    16|
|110   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__115                    |    16|
|111   |            reg_317                                  |xsdb_register__parameterized64__3          |    16|
|112   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__114                    |    16|
|113   |            reg_318                                  |xsdb_register__parameterized65__3          |    16|
|114   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__113                    |    16|
|115   |            reg_319                                  |xsdb_register__parameterized66__3          |    16|
|116   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__112                    |    16|
|117   |            reg_31A                                  |xsdb_register__parameterized67__3          |    16|
|118   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__111                    |    16|
|119   |            reg_31B                                  |xsdb_register__parameterized68__3          |    16|
|120   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__110                    |    16|
|121   |            reg_31C                                  |xsdb_register__parameterized69__3          |    16|
|122   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__109                    |    16|
|123   |            reg_31D                                  |xsdb_register__parameterized70__3          |    16|
|124   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__108                    |    16|
|125   |            reg_31E                                  |xsdb_register__parameterized71__3          |    16|
|126   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__107                    |    16|
|127   |            reg_31F                                  |xsdb_register__parameterized72__3          |    16|
|128   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__106                    |    16|
|129   |            reg_320                                  |xsdb_register__parameterized73__3          |    16|
|130   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__105                    |    16|
|131   |            reg_321                                  |xsdb_register__parameterized74__3          |    21|
|132   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__26      |    17|
|133   |            reg_332                                  |xsdb_register__parameterized75__3          |    16|
|134   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__104                    |    16|
|135   |            reg_333                                  |xsdb_register__parameterized76__3          |    16|
|136   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__103                    |    16|
|137   |            reg_334                                  |xsdb_register__parameterized77__3          |    21|
|138   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__25      |    17|
|139   |            reg_335                                  |xsdb_register__parameterized78__3          |    21|
|140   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__24      |    17|
|141   |            reg_336                                  |xsdb_register__parameterized79__3          |    21|
|142   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__23      |    17|
|143   |            reg_337                                  |xsdb_register__parameterized80__3          |    16|
|144   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__102                    |    16|
|145   |            reg_338                                  |xsdb_register__parameterized81__3          |    16|
|146   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__101                    |    16|
|147   |            reg_339                                  |xsdb_register__parameterized82__3          |    16|
|148   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__100                    |    16|
|149   |            reg_340                                  |xsdb_register__parameterized83__3          |    16|
|150   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__99                     |    16|
|151   |            reg_341                                  |xsdb_register__parameterized84__3          |    16|
|152   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__98                     |    16|
|153   |            reg_342                                  |xsdb_register__parameterized85__3          |    16|
|154   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__97                     |    16|
|155   |            reg_343                                  |xsdb_register__parameterized86__3          |    16|
|156   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__96                     |    16|
|157   |            reg_344                                  |xsdb_register__parameterized87__3          |    16|
|158   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__95                     |    16|
|159   |            reg_345                                  |xsdb_register__parameterized88__3          |    16|
|160   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__94                     |    16|
|161   |            reg_346                                  |xsdb_register__parameterized89__3          |    16|
|162   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__93                     |    16|
|163   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__3                  |   106|
|164   |          U_PATTERN_HANDLER                          |pattern_handler__3                         |  2381|
|165   |        \CH[3].u_ch                                  |gtxe2_channel_slave__parameterized2        |  6032|
|166   |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized2         |  2756|
|167   |            reg_20A                                  |xsdb_register__parameterized12__2          |    21|
|168   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__2       |    17|
|169   |            reg_20B                                  |xsdb_register__parameterized13__2          |    21|
|170   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__22      |    17|
|171   |            reg_20C                                  |xsdb_register__parameterized14__2          |    21|
|172   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__10      |    17|
|173   |            reg_20D                                  |xsdb_register__parameterized15__2          |    21|
|174   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__2       |    17|
|175   |            reg_20E                                  |xsdb_register__parameterized16__2          |    21|
|176   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__2       |    17|
|177   |            reg_20F                                  |xsdb_register__parameterized17__2          |    21|
|178   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__2       |    17|
|179   |            reg_210                                  |xsdb_register__parameterized18__2          |    21|
|180   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__2       |    17|
|181   |            reg_211                                  |xsdb_register__parameterized19__2          |    21|
|182   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__9       |    17|
|183   |            reg_212                                  |xsdb_register__parameterized20__2          |    21|
|184   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__8       |    17|
|185   |            reg_213                                  |xsdb_register__parameterized21__2          |    21|
|186   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__2       |    17|
|187   |            reg_214                                  |xsdb_register__parameterized22__2          |    21|
|188   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__2       |    17|
|189   |            reg_215                                  |xsdb_register__parameterized23__2          |    21|
|190   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__2       |    17|
|191   |            reg_216                                  |xsdb_register__parameterized24__2          |    21|
|192   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__2      |    17|
|193   |            reg_217                                  |xsdb_register__parameterized25__2          |    21|
|194   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__2      |    17|
|195   |            reg_218                                  |xsdb_register__parameterized26__2          |    21|
|196   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__2      |    17|
|197   |            reg_219                                  |xsdb_register__parameterized27__2          |    21|
|198   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__2      |    17|
|199   |            reg_21A                                  |xsdb_register__parameterized28__2          |    21|
|200   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__2      |    17|
|201   |            reg_21B                                  |xsdb_register__parameterized29__2          |    21|
|202   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__2      |    17|
|203   |            reg_21C                                  |xsdb_register__parameterized30__2          |    21|
|204   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__7       |    17|
|205   |            reg_21D                                  |xsdb_register__parameterized31__2          |    21|
|206   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__6       |    17|
|207   |            reg_21E                                  |xsdb_register__parameterized32__2          |    16|
|208   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__92                     |    16|
|209   |            reg_21F                                  |xsdb_register__parameterized33__2          |    16|
|210   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__45                     |    16|
|211   |            reg_220                                  |xsdb_register__parameterized34__2          |    16|
|212   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__44                     |    16|
|213   |            reg_221                                  |xsdb_register__parameterized35__2          |    16|
|214   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__43                     |    16|
|215   |            reg_222                                  |xsdb_register__parameterized36__2          |    16|
|216   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__42                     |    16|
|217   |            reg_223                                  |xsdb_register__parameterized37__2          |    16|
|218   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__41                     |    16|
|219   |            reg_224                                  |xsdb_register__parameterized38__2          |    16|
|220   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__40                     |    16|
|221   |            reg_225                                  |xsdb_register__parameterized39__2          |    16|
|222   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__39                     |    16|
|223   |            reg_226                                  |xsdb_register__parameterized40__2          |    16|
|224   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__38                     |    16|
|225   |            reg_227                                  |xsdb_register__parameterized41__2          |    16|
|226   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__37                     |    16|
|227   |            reg_300                                  |xsdb_register__parameterized42__2          |    21|
|228   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16__2      |    17|
|229   |            reg_301                                  |xsdb_register__parameterized43__2          |    21|
|230   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__5       |    17|
|231   |            reg_302                                  |xsdb_register__parameterized44__2          |    16|
|232   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__36                     |    16|
|233   |            reg_303                                  |xsdb_register__parameterized45__2          |    16|
|234   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__35                     |    16|
|235   |            reg_304                                  |xsdb_register__parameterized46__2          |    16|
|236   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__34                     |    16|
|237   |            reg_305                                  |xsdb_register__parameterized47__2          |    16|
|238   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__33                     |    16|
|239   |            reg_306                                  |xsdb_register__parameterized48__2          |    16|
|240   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__32                     |    16|
|241   |            reg_307                                  |xsdb_register__parameterized49__2          |    16|
|242   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__31                     |    16|
|243   |            reg_308                                  |xsdb_register__parameterized50__2          |    16|
|244   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__30                     |    16|
|245   |            reg_309                                  |xsdb_register__parameterized51__2          |    16|
|246   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__29                     |    16|
|247   |            reg_30A                                  |xsdb_register__parameterized52__2          |    21|
|248   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__12     |    17|
|249   |            reg_30B                                  |xsdb_register__parameterized53__2          |    16|
|250   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__28                     |    16|
|251   |            reg_30C                                  |xsdb_register__parameterized54__2          |    21|
|252   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__5      |    17|
|253   |            reg_30E                                  |xsdb_register__parameterized55__2          |    16|
|254   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__27                     |    16|
|255   |            reg_30F                                  |xsdb_register__parameterized56__2          |    21|
|256   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__4      |    17|
|257   |            reg_310                                  |xsdb_register__parameterized57__2          |    16|
|258   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__26                     |    16|
|259   |            reg_311                                  |xsdb_register__parameterized58__2          |    21|
|260   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__3      |    17|
|261   |            reg_312                                  |xsdb_register__parameterized59__2          |    16|
|262   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__25                     |    16|
|263   |            reg_313                                  |xsdb_register__parameterized60__2          |    21|
|264   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__2      |    17|
|265   |            reg_314                                  |xsdb_register__parameterized61__2          |    16|
|266   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__24                     |    16|
|267   |            reg_315                                  |xsdb_register__parameterized62__2          |    21|
|268   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__1      |    17|
|269   |            reg_316                                  |xsdb_register__parameterized63__2          |    16|
|270   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__23                     |    16|
|271   |            reg_317                                  |xsdb_register__parameterized64__2          |    16|
|272   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__22                     |    16|
|273   |            reg_318                                  |xsdb_register__parameterized65__2          |    16|
|274   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__21                     |    16|
|275   |            reg_319                                  |xsdb_register__parameterized66__2          |    16|
|276   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__20                     |    16|
|277   |            reg_31A                                  |xsdb_register__parameterized67__2          |    16|
|278   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__19                     |    16|
|279   |            reg_31B                                  |xsdb_register__parameterized68__2          |    16|
|280   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__18                     |    16|
|281   |            reg_31C                                  |xsdb_register__parameterized69__2          |    16|
|282   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__17                     |    16|
|283   |            reg_31D                                  |xsdb_register__parameterized70__2          |    16|
|284   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__16                     |    16|
|285   |            reg_31E                                  |xsdb_register__parameterized71__2          |    16|
|286   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__15                     |    16|
|287   |            reg_31F                                  |xsdb_register__parameterized72__2          |    16|
|288   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__14                     |    16|
|289   |            reg_320                                  |xsdb_register__parameterized73__2          |    16|
|290   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__13                     |    16|
|291   |            reg_321                                  |xsdb_register__parameterized74__2          |    21|
|292   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__4       |    17|
|293   |            reg_332                                  |xsdb_register__parameterized75__2          |    16|
|294   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__12                     |    16|
|295   |            reg_333                                  |xsdb_register__parameterized76__2          |    16|
|296   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__11                     |    16|
|297   |            reg_334                                  |xsdb_register__parameterized77__2          |    21|
|298   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__3       |    17|
|299   |            reg_335                                  |xsdb_register__parameterized78__2          |    21|
|300   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__2       |    17|
|301   |            reg_336                                  |xsdb_register__parameterized79__2          |    21|
|302   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__1       |    17|
|303   |            reg_337                                  |xsdb_register__parameterized80__2          |    16|
|304   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__10                     |    16|
|305   |            reg_338                                  |xsdb_register__parameterized81__2          |    16|
|306   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__9                      |    16|
|307   |            reg_339                                  |xsdb_register__parameterized82__2          |    16|
|308   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__8                      |    16|
|309   |            reg_340                                  |xsdb_register__parameterized83__2          |    16|
|310   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__7                      |    16|
|311   |            reg_341                                  |xsdb_register__parameterized84__2          |    16|
|312   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__6                      |    16|
|313   |            reg_342                                  |xsdb_register__parameterized85__2          |    16|
|314   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__5                      |    16|
|315   |            reg_343                                  |xsdb_register__parameterized86__2          |    16|
|316   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__4                      |    16|
|317   |            reg_344                                  |xsdb_register__parameterized87__2          |    16|
|318   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__3                      |    16|
|319   |            reg_345                                  |xsdb_register__parameterized88__2          |    16|
|320   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__2                      |    16|
|321   |            reg_346                                  |xsdb_register__parameterized89__2          |    16|
|322   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__1                      |    16|
|323   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized0_182   |  1325|
|324   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__2                  |   106|
|325   |          U_PATTERN_HANDLER                          |pattern_handler__2                         |  2381|
|326   |            bit_err_counter                          |ibert_accumulator_157                      |   299|
|327   |            \gen40.patchk40                          |ibert_pat_chk_158                          |  1137|
|328   |              i_ones_counter                         |ibert_ones_counter_170                     |    89|
|329   |              patgen_rx                              |ibert_pat_gen_171                          |   704|
|330   |                pattern_15bit                        |prbs15_172                                 |   113|
|331   |                  \bit40.p15_40                      |prbs15_40_181                              |   113|
|332   |                pattern_23bit                        |prbs23_173                                 |   168|
|333   |                  \bit40.p23_40                      |prbs23_40_180                              |   168|
|334   |                pattern_31bit                        |prbs31_174                                 |   144|
|335   |                  \bit40.p31_40                      |prbs31_40_179                              |   144|
|336   |                pattern_7bit                         |prbs7_175                                  |    97|
|337   |                  \bit40.p7_40                       |prbs7_40_178                               |    97|
|338   |                pattern_clk2                         |clk_2bit_176                               |    67|
|339   |                pattern_clk20                        |clk_20bit_177                              |    39|
|340   |            \gen40.patgen40                          |ibert_pat_gen_159                          |   537|
|341   |              pattern_15bit                          |prbs15_162                                 |   119|
|342   |                \bit40.p15_40                        |prbs15_40_169                              |   119|
|343   |              pattern_23bit                          |prbs23_163                                 |   127|
|344   |                \bit40.p23_40                        |prbs23_40_168                              |   127|
|345   |              pattern_31bit                          |prbs31_164                                 |   155|
|346   |                \bit40.p31_40                        |prbs31_40_167                              |   155|
|347   |              pattern_7bit                           |prbs7_165                                  |    91|
|348   |                \bit40.p7_40                         |prbs7_40_166                               |    91|
|349   |            rx_word_counter                          |ibert_accumulator_160                      |   289|
|350   |            u_lev                                    |xfer_level_161                             |     4|
|351   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_152                      |    88|
|352   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_153                     |   163|
|353   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_154                     |   163|
|354   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_155                     |   163|
|355   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_156                     |   163|
|356   |        \CH[1].u_ch                                  |gtxe2_channel_slave__parameterized0        |  6032|
|357   |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized0         |  2756|
|358   |            reg_20A                                  |xsdb_register__parameterized12__1          |    21|
|359   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__1       |    17|
|360   |            reg_20B                                  |xsdb_register__parameterized13__1          |    21|
|361   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__21      |    17|
|362   |            reg_20C                                  |xsdb_register__parameterized14__1          |    21|
|363   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__20      |    17|
|364   |            reg_20D                                  |xsdb_register__parameterized15__1          |    21|
|365   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__1       |    17|
|366   |            reg_20E                                  |xsdb_register__parameterized16__1          |    21|
|367   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__1       |    17|
|368   |            reg_20F                                  |xsdb_register__parameterized17__1          |    21|
|369   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__1       |    17|
|370   |            reg_210                                  |xsdb_register__parameterized18__1          |    21|
|371   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__1       |    17|
|372   |            reg_211                                  |xsdb_register__parameterized19__1          |    21|
|373   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__19      |    17|
|374   |            reg_212                                  |xsdb_register__parameterized20__1          |    21|
|375   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__18      |    17|
|376   |            reg_213                                  |xsdb_register__parameterized21__1          |    21|
|377   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__1       |    17|
|378   |            reg_214                                  |xsdb_register__parameterized22__1          |    21|
|379   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__1       |    17|
|380   |            reg_215                                  |xsdb_register__parameterized23__1          |    21|
|381   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__1       |    17|
|382   |            reg_216                                  |xsdb_register__parameterized24__1          |    21|
|383   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__1      |    17|
|384   |            reg_217                                  |xsdb_register__parameterized25__1          |    21|
|385   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__1      |    17|
|386   |            reg_218                                  |xsdb_register__parameterized26__1          |    21|
|387   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__1      |    17|
|388   |            reg_219                                  |xsdb_register__parameterized27__1          |    21|
|389   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__1      |    17|
|390   |            reg_21A                                  |xsdb_register__parameterized28__1          |    21|
|391   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__1      |    17|
|392   |            reg_21B                                  |xsdb_register__parameterized29__1          |    21|
|393   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__1      |    17|
|394   |            reg_21C                                  |xsdb_register__parameterized30__1          |    21|
|395   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__17      |    17|
|396   |            reg_21D                                  |xsdb_register__parameterized31__1          |    21|
|397   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__16      |    17|
|398   |            reg_21E                                  |xsdb_register__parameterized32__1          |    16|
|399   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__91                     |    16|
|400   |            reg_21F                                  |xsdb_register__parameterized33__1          |    16|
|401   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__90                     |    16|
|402   |            reg_220                                  |xsdb_register__parameterized34__1          |    16|
|403   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__89                     |    16|
|404   |            reg_221                                  |xsdb_register__parameterized35__1          |    16|
|405   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__88                     |    16|
|406   |            reg_222                                  |xsdb_register__parameterized36__1          |    16|
|407   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__87                     |    16|
|408   |            reg_223                                  |xsdb_register__parameterized37__1          |    16|
|409   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__86                     |    16|
|410   |            reg_224                                  |xsdb_register__parameterized38__1          |    16|
|411   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__85                     |    16|
|412   |            reg_225                                  |xsdb_register__parameterized39__1          |    16|
|413   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__84                     |    16|
|414   |            reg_226                                  |xsdb_register__parameterized40__1          |    16|
|415   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__83                     |    16|
|416   |            reg_227                                  |xsdb_register__parameterized41__1          |    16|
|417   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__82                     |    16|
|418   |            reg_300                                  |xsdb_register__parameterized42__1          |    21|
|419   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16__1      |    17|
|420   |            reg_301                                  |xsdb_register__parameterized43__1          |    21|
|421   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__15      |    17|
|422   |            reg_302                                  |xsdb_register__parameterized44__1          |    16|
|423   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__81                     |    16|
|424   |            reg_303                                  |xsdb_register__parameterized45__1          |    16|
|425   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__80                     |    16|
|426   |            reg_304                                  |xsdb_register__parameterized46__1          |    16|
|427   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__79                     |    16|
|428   |            reg_305                                  |xsdb_register__parameterized47__1          |    16|
|429   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__78                     |    16|
|430   |            reg_306                                  |xsdb_register__parameterized48__1          |    16|
|431   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__77                     |    16|
|432   |            reg_307                                  |xsdb_register__parameterized49__1          |    16|
|433   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__76                     |    16|
|434   |            reg_308                                  |xsdb_register__parameterized50__1          |    16|
|435   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__75                     |    16|
|436   |            reg_309                                  |xsdb_register__parameterized51__1          |    16|
|437   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__74                     |    16|
|438   |            reg_30A                                  |xsdb_register__parameterized52__1          |    21|
|439   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__11     |    17|
|440   |            reg_30B                                  |xsdb_register__parameterized53__1          |    16|
|441   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__73                     |    16|
|442   |            reg_30C                                  |xsdb_register__parameterized54__1          |    21|
|443   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__10     |    17|
|444   |            reg_30E                                  |xsdb_register__parameterized55__1          |    16|
|445   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__72                     |    16|
|446   |            reg_30F                                  |xsdb_register__parameterized56__1          |    21|
|447   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__9      |    17|
|448   |            reg_310                                  |xsdb_register__parameterized57__1          |    16|
|449   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__71                     |    16|
|450   |            reg_311                                  |xsdb_register__parameterized58__1          |    21|
|451   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__8      |    17|
|452   |            reg_312                                  |xsdb_register__parameterized59__1          |    16|
|453   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__70                     |    16|
|454   |            reg_313                                  |xsdb_register__parameterized60__1          |    21|
|455   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__7      |    17|
|456   |            reg_314                                  |xsdb_register__parameterized61__1          |    16|
|457   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__69                     |    16|
|458   |            reg_315                                  |xsdb_register__parameterized62__1          |    21|
|459   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__6      |    17|
|460   |            reg_316                                  |xsdb_register__parameterized63__1          |    16|
|461   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__68                     |    16|
|462   |            reg_317                                  |xsdb_register__parameterized64__1          |    16|
|463   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__67                     |    16|
|464   |            reg_318                                  |xsdb_register__parameterized65__1          |    16|
|465   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__66                     |    16|
|466   |            reg_319                                  |xsdb_register__parameterized66__1          |    16|
|467   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__65                     |    16|
|468   |            reg_31A                                  |xsdb_register__parameterized67__1          |    16|
|469   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__64                     |    16|
|470   |            reg_31B                                  |xsdb_register__parameterized68__1          |    16|
|471   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__63                     |    16|
|472   |            reg_31C                                  |xsdb_register__parameterized69__1          |    16|
|473   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__62                     |    16|
|474   |            reg_31D                                  |xsdb_register__parameterized70__1          |    16|
|475   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__61                     |    16|
|476   |            reg_31E                                  |xsdb_register__parameterized71__1          |    16|
|477   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__60                     |    16|
|478   |            reg_31F                                  |xsdb_register__parameterized72__1          |    16|
|479   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__59                     |    16|
|480   |            reg_320                                  |xsdb_register__parameterized73__1          |    16|
|481   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__58                     |    16|
|482   |            reg_321                                  |xsdb_register__parameterized74__1          |    21|
|483   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__14      |    17|
|484   |            reg_332                                  |xsdb_register__parameterized75__1          |    16|
|485   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__57                     |    16|
|486   |            reg_333                                  |xsdb_register__parameterized76__1          |    16|
|487   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__56                     |    16|
|488   |            reg_334                                  |xsdb_register__parameterized77__1          |    21|
|489   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__13      |    17|
|490   |            reg_335                                  |xsdb_register__parameterized78__1          |    21|
|491   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__12      |    17|
|492   |            reg_336                                  |xsdb_register__parameterized79__1          |    21|
|493   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__11      |    17|
|494   |            reg_337                                  |xsdb_register__parameterized80__1          |    16|
|495   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__55                     |    16|
|496   |            reg_338                                  |xsdb_register__parameterized81__1          |    16|
|497   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__54                     |    16|
|498   |            reg_339                                  |xsdb_register__parameterized82__1          |    16|
|499   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__53                     |    16|
|500   |            reg_340                                  |xsdb_register__parameterized83__1          |    16|
|501   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__52                     |    16|
|502   |            reg_341                                  |xsdb_register__parameterized84__1          |    16|
|503   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__51                     |    16|
|504   |            reg_342                                  |xsdb_register__parameterized85__1          |    16|
|505   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__50                     |    16|
|506   |            reg_343                                  |xsdb_register__parameterized86__1          |    16|
|507   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__49                     |    16|
|508   |            reg_344                                  |xsdb_register__parameterized87__1          |    16|
|509   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__48                     |    16|
|510   |            reg_345                                  |xsdb_register__parameterized88__1          |    16|
|511   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__47                     |    16|
|512   |            reg_346                                  |xsdb_register__parameterized89__1          |    16|
|513   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__46                     |    16|
|514   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized0_151   |  1325|
|515   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__1                  |   106|
|516   |          U_PATTERN_HANDLER                          |pattern_handler__1                         |  2381|
|517   |            bit_err_counter                          |ibert_accumulator_126                      |   299|
|518   |            \gen40.patchk40                          |ibert_pat_chk_127                          |  1137|
|519   |              i_ones_counter                         |ibert_ones_counter_139                     |    89|
|520   |              patgen_rx                              |ibert_pat_gen_140                          |   704|
|521   |                pattern_15bit                        |prbs15_141                                 |   113|
|522   |                  \bit40.p15_40                      |prbs15_40_150                              |   113|
|523   |                pattern_23bit                        |prbs23_142                                 |   168|
|524   |                  \bit40.p23_40                      |prbs23_40_149                              |   168|
|525   |                pattern_31bit                        |prbs31_143                                 |   144|
|526   |                  \bit40.p31_40                      |prbs31_40_148                              |   144|
|527   |                pattern_7bit                         |prbs7_144                                  |    97|
|528   |                  \bit40.p7_40                       |prbs7_40_147                               |    97|
|529   |                pattern_clk2                         |clk_2bit_145                               |    67|
|530   |                pattern_clk20                        |clk_20bit_146                              |    39|
|531   |            \gen40.patgen40                          |ibert_pat_gen_128                          |   537|
|532   |              pattern_15bit                          |prbs15_131                                 |   119|
|533   |                \bit40.p15_40                        |prbs15_40_138                              |   119|
|534   |              pattern_23bit                          |prbs23_132                                 |   127|
|535   |                \bit40.p23_40                        |prbs23_40_137                              |   127|
|536   |              pattern_31bit                          |prbs31_133                                 |   155|
|537   |                \bit40.p31_40                        |prbs31_40_136                              |   155|
|538   |              pattern_7bit                           |prbs7_134                                  |    91|
|539   |                \bit40.p7_40                         |prbs7_40_135                               |    91|
|540   |            rx_word_counter                          |ibert_accumulator_129                      |   289|
|541   |            u_lev                                    |xfer_level_130                             |     4|
|542   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_121                      |    88|
|543   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_122                     |   163|
|544   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_123                     |   163|
|545   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_124                     |   163|
|546   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_125                     |   163|
|547   |        \CH[0].u_ch                                  |gtxe2_channel_slave                        |  6031|
|548   |          U_CHANNEL_REGS                             |gtxe2_channel_regs                         |  2756|
|549   |            reg_20A                                  |xsdb_register__parameterized12__4          |    21|
|550   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__4       |    17|
|551   |            reg_20B                                  |xsdb_register__parameterized13__4          |    21|
|552   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__47      |    17|
|553   |            reg_20C                                  |xsdb_register__parameterized14__4          |    21|
|554   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__46      |    17|
|555   |            reg_20D                                  |xsdb_register__parameterized15__4          |    21|
|556   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__4       |    17|
|557   |            reg_20E                                  |xsdb_register__parameterized16__4          |    21|
|558   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__4       |    17|
|559   |            reg_20F                                  |xsdb_register__parameterized17__4          |    21|
|560   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__4       |    17|
|561   |            reg_210                                  |xsdb_register__parameterized18__4          |    21|
|562   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__4       |    17|
|563   |            reg_211                                  |xsdb_register__parameterized19__4          |    21|
|564   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__45      |    17|
|565   |            reg_212                                  |xsdb_register__parameterized20__4          |    21|
|566   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__44      |    17|
|567   |            reg_213                                  |xsdb_register__parameterized21__4          |    21|
|568   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__4       |    17|
|569   |            reg_214                                  |xsdb_register__parameterized22__4          |    21|
|570   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__4       |    17|
|571   |            reg_215                                  |xsdb_register__parameterized23__4          |    21|
|572   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__4       |    17|
|573   |            reg_216                                  |xsdb_register__parameterized24__4          |    21|
|574   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__4      |    17|
|575   |            reg_217                                  |xsdb_register__parameterized25__4          |    21|
|576   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__4      |    17|
|577   |            reg_218                                  |xsdb_register__parameterized26__4          |    21|
|578   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__4      |    17|
|579   |            reg_219                                  |xsdb_register__parameterized27__4          |    21|
|580   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__4      |    17|
|581   |            reg_21A                                  |xsdb_register__parameterized28__4          |    21|
|582   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__4      |    17|
|583   |            reg_21B                                  |xsdb_register__parameterized29__4          |    21|
|584   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__4      |    17|
|585   |            reg_21C                                  |xsdb_register__parameterized30__4          |    21|
|586   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__43      |    17|
|587   |            reg_21D                                  |xsdb_register__parameterized31__4          |    21|
|588   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__42      |    17|
|589   |            reg_21E                                  |xsdb_register__parameterized32__4          |    16|
|590   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__192                    |    16|
|591   |            reg_21F                                  |xsdb_register__parameterized33__4          |    16|
|592   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__191                    |    16|
|593   |            reg_220                                  |xsdb_register__parameterized34__4          |    16|
|594   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__190                    |    16|
|595   |            reg_221                                  |xsdb_register__parameterized35__4          |    16|
|596   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__189                    |    16|
|597   |            reg_222                                  |xsdb_register__parameterized36__4          |    16|
|598   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__188                    |    16|
|599   |            reg_223                                  |xsdb_register__parameterized37__4          |    16|
|600   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__187                    |    16|
|601   |            reg_224                                  |xsdb_register__parameterized38__4          |    16|
|602   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__186                    |    16|
|603   |            reg_225                                  |xsdb_register__parameterized39__4          |    16|
|604   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__185                    |    16|
|605   |            reg_226                                  |xsdb_register__parameterized40__4          |    16|
|606   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__184                    |    16|
|607   |            reg_227                                  |xsdb_register__parameterized41__4          |    16|
|608   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__183                    |    16|
|609   |            reg_300                                  |xsdb_register__parameterized42__4          |    21|
|610   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16__4      |    17|
|611   |            reg_301                                  |xsdb_register__parameterized43__4          |    21|
|612   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__41      |    17|
|613   |            reg_302                                  |xsdb_register__parameterized44__4          |    16|
|614   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__182                    |    16|
|615   |            reg_303                                  |xsdb_register__parameterized45__4          |    16|
|616   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__181                    |    16|
|617   |            reg_304                                  |xsdb_register__parameterized46__4          |    16|
|618   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__180                    |    16|
|619   |            reg_305                                  |xsdb_register__parameterized47__4          |    16|
|620   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__179                    |    16|
|621   |            reg_306                                  |xsdb_register__parameterized48__4          |    16|
|622   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__178                    |    16|
|623   |            reg_307                                  |xsdb_register__parameterized49__4          |    16|
|624   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__177                    |    16|
|625   |            reg_308                                  |xsdb_register__parameterized50__4          |    16|
|626   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__176                    |    16|
|627   |            reg_309                                  |xsdb_register__parameterized51__4          |    16|
|628   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__175                    |    16|
|629   |            reg_30A                                  |xsdb_register__parameterized52__4          |    21|
|630   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__24     |    17|
|631   |            reg_30B                                  |xsdb_register__parameterized53__4          |    16|
|632   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__174                    |    16|
|633   |            reg_30C                                  |xsdb_register__parameterized54__4          |    21|
|634   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__23     |    17|
|635   |            reg_30E                                  |xsdb_register__parameterized55__4          |    16|
|636   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__173                    |    16|
|637   |            reg_30F                                  |xsdb_register__parameterized56__4          |    21|
|638   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__22     |    17|
|639   |            reg_310                                  |xsdb_register__parameterized57__4          |    16|
|640   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__172                    |    16|
|641   |            reg_311                                  |xsdb_register__parameterized58__4          |    21|
|642   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__21     |    17|
|643   |            reg_312                                  |xsdb_register__parameterized59__4          |    16|
|644   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__171                    |    16|
|645   |            reg_313                                  |xsdb_register__parameterized60__4          |    21|
|646   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__20     |    17|
|647   |            reg_314                                  |xsdb_register__parameterized61__4          |    16|
|648   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__170                    |    16|
|649   |            reg_315                                  |xsdb_register__parameterized62__4          |    21|
|650   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__19     |    17|
|651   |            reg_316                                  |xsdb_register__parameterized63__4          |    16|
|652   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__169                    |    16|
|653   |            reg_317                                  |xsdb_register__parameterized64__4          |    16|
|654   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__168                    |    16|
|655   |            reg_318                                  |xsdb_register__parameterized65__4          |    16|
|656   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__167                    |    16|
|657   |            reg_319                                  |xsdb_register__parameterized66__4          |    16|
|658   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__166                    |    16|
|659   |            reg_31A                                  |xsdb_register__parameterized67__4          |    16|
|660   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__165                    |    16|
|661   |            reg_31B                                  |xsdb_register__parameterized68__4          |    16|
|662   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__164                    |    16|
|663   |            reg_31C                                  |xsdb_register__parameterized69__4          |    16|
|664   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__163                    |    16|
|665   |            reg_31D                                  |xsdb_register__parameterized70__4          |    16|
|666   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__162                    |    16|
|667   |            reg_31E                                  |xsdb_register__parameterized71__4          |    16|
|668   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__161                    |    16|
|669   |            reg_31F                                  |xsdb_register__parameterized72__4          |    16|
|670   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__160                    |    16|
|671   |            reg_320                                  |xsdb_register__parameterized73__4          |    16|
|672   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__159                    |    16|
|673   |            reg_321                                  |xsdb_register__parameterized74__4          |    21|
|674   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__40      |    17|
|675   |            reg_332                                  |xsdb_register__parameterized75__4          |    16|
|676   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__158                    |    16|
|677   |            reg_333                                  |xsdb_register__parameterized76__4          |    16|
|678   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__157                    |    16|
|679   |            reg_334                                  |xsdb_register__parameterized77__4          |    21|
|680   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__39      |    17|
|681   |            reg_335                                  |xsdb_register__parameterized78__4          |    21|
|682   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__38      |    17|
|683   |            reg_336                                  |xsdb_register__parameterized79__4          |    21|
|684   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__37      |    17|
|685   |            reg_337                                  |xsdb_register__parameterized80__4          |    16|
|686   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__156                    |    16|
|687   |            reg_338                                  |xsdb_register__parameterized81__4          |    16|
|688   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__155                    |    16|
|689   |            reg_339                                  |xsdb_register__parameterized82__4          |    16|
|690   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__154                    |    16|
|691   |            reg_340                                  |xsdb_register__parameterized83__4          |    16|
|692   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__153                    |    16|
|693   |            reg_341                                  |xsdb_register__parameterized84__4          |    16|
|694   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__152                    |    16|
|695   |            reg_342                                  |xsdb_register__parameterized85__4          |    16|
|696   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__151                    |    16|
|697   |            reg_343                                  |xsdb_register__parameterized86__4          |    16|
|698   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__150                    |    16|
|699   |            reg_344                                  |xsdb_register__parameterized87__4          |    16|
|700   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__149                    |    16|
|701   |            reg_345                                  |xsdb_register__parameterized88__4          |    16|
|702   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__148                    |    16|
|703   |            reg_346                                  |xsdb_register__parameterized89__4          |    16|
|704   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__147                    |    16|
|705   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized0_120   |  1325|
|706   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__4                  |   105|
|707   |          U_PATTERN_HANDLER                          |pattern_handler__4                         |  2381|
|708   |            bit_err_counter                          |ibert_accumulator_95                       |   299|
|709   |            \gen40.patchk40                          |ibert_pat_chk_96                           |  1137|
|710   |              i_ones_counter                         |ibert_ones_counter_108                     |    89|
|711   |              patgen_rx                              |ibert_pat_gen_109                          |   704|
|712   |                pattern_15bit                        |prbs15_110                                 |   113|
|713   |                  \bit40.p15_40                      |prbs15_40_119                              |   113|
|714   |                pattern_23bit                        |prbs23_111                                 |   168|
|715   |                  \bit40.p23_40                      |prbs23_40_118                              |   168|
|716   |                pattern_31bit                        |prbs31_112                                 |   144|
|717   |                  \bit40.p31_40                      |prbs31_40_117                              |   144|
|718   |                pattern_7bit                         |prbs7_113                                  |    97|
|719   |                  \bit40.p7_40                       |prbs7_40_116                               |    97|
|720   |                pattern_clk2                         |clk_2bit_114                               |    67|
|721   |                pattern_clk20                        |clk_20bit_115                              |    39|
|722   |            \gen40.patgen40                          |ibert_pat_gen_97                           |   537|
|723   |              pattern_15bit                          |prbs15_100                                 |   119|
|724   |                \bit40.p15_40                        |prbs15_40_107                              |   119|
|725   |              pattern_23bit                          |prbs23_101                                 |   127|
|726   |                \bit40.p23_40                        |prbs23_40_106                              |   127|
|727   |              pattern_31bit                          |prbs31_102                                 |   155|
|728   |                \bit40.p31_40                        |prbs31_40_105                              |   155|
|729   |              pattern_7bit                           |prbs7_103                                  |    91|
|730   |                \bit40.p7_40                         |prbs7_40_104                               |    91|
|731   |            rx_word_counter                          |ibert_accumulator_98                       |   289|
|732   |            u_lev                                    |xfer_level_99                              |     4|
|733   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_90                       |    88|
|734   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_91                      |   163|
|735   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_92                      |   163|
|736   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_93                      |   163|
|737   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_94                      |   163|
|738   |        u_common                                     |gtxe2_common_slave                         |   603|
|739   |          U_COMPLEX_REGS                             |gtxe2_common_regs                          |   583|
|740   |            reg_200                                  |xsdb_register__1                           |    19|
|741   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__1                       |    17|
|742   |            reg_201                                  |xsdb_register__parameterized0__1           |    19|
|743   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__36      |    17|
|744   |            reg_202                                  |xsdb_register__parameterized1__1           |    19|
|745   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1__1       |    17|
|746   |            reg_203                                  |xsdb_register__parameterized2__1           |    19|
|747   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__35      |    17|
|748   |            reg_204                                  |xsdb_register__parameterized3__1           |    16|
|749   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__146                    |    16|
|750   |            reg_205                                  |xsdb_register__parameterized4__1           |    16|
|751   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__145                    |    16|
|752   |            reg_300                                  |xsdb_register__parameterized5              |    16|
|753   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__144                    |    16|
|754   |            reg_301                                  |xsdb_register__parameterized6              |    16|
|755   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__143                    |    16|
|756   |            reg_302                                  |xsdb_register__parameterized7__1           |    19|
|757   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__34      |    17|
|758   |            reg_303                                  |xsdb_register__parameterized8__1           |    16|
|759   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__142                    |    16|
|760   |            reg_344                                  |xsdb_register__parameterized9__1           |    16|
|761   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__141                    |    16|
|762   |            reg_345                                  |xsdb_register__parameterized10__1          |    16|
|763   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__140                    |    16|
|764   |            reg_346                                  |xsdb_register__parameterized11__1          |    16|
|765   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__139                    |    16|
|766   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_89                    |   337|
|767   |          u_clocking                                 |gtxe2_quad_clocking__1                     |     5|
|768   |      \QUAD[1].u_q                                   |gtxe2_quad__parameterized0                 | 24863|
|769   |        \CH[2].u_ch                                  |gtxe2_channel_slave__parameterized5        |  6032|
|770   |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized5         |  2756|
|771   |            reg_20A                                  |xsdb_register__parameterized12__7          |    21|
|772   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__7       |    17|
|773   |            reg_20B                                  |xsdb_register__parameterized13__7          |    21|
|774   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__80      |    17|
|775   |            reg_20C                                  |xsdb_register__parameterized14__7          |    21|
|776   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__79      |    17|
|777   |            reg_20D                                  |xsdb_register__parameterized15__7          |    21|
|778   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__7       |    17|
|779   |            reg_20E                                  |xsdb_register__parameterized16__7          |    21|
|780   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__7       |    17|
|781   |            reg_20F                                  |xsdb_register__parameterized17__7          |    21|
|782   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__7       |    17|
|783   |            reg_210                                  |xsdb_register__parameterized18__7          |    21|
|784   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__7       |    17|
|785   |            reg_211                                  |xsdb_register__parameterized19__7          |    21|
|786   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__78      |    17|
|787   |            reg_212                                  |xsdb_register__parameterized20__7          |    21|
|788   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__77      |    17|
|789   |            reg_213                                  |xsdb_register__parameterized21__7          |    21|
|790   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__7       |    17|
|791   |            reg_214                                  |xsdb_register__parameterized22__7          |    21|
|792   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__7       |    17|
|793   |            reg_215                                  |xsdb_register__parameterized23__7          |    21|
|794   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__7       |    17|
|795   |            reg_216                                  |xsdb_register__parameterized24__7          |    21|
|796   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__7      |    17|
|797   |            reg_217                                  |xsdb_register__parameterized25__7          |    21|
|798   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__7      |    17|
|799   |            reg_218                                  |xsdb_register__parameterized26__7          |    21|
|800   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__7      |    17|
|801   |            reg_219                                  |xsdb_register__parameterized27__7          |    21|
|802   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__7      |    17|
|803   |            reg_21A                                  |xsdb_register__parameterized28__7          |    21|
|804   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__7      |    17|
|805   |            reg_21B                                  |xsdb_register__parameterized29__7          |    21|
|806   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__7      |    17|
|807   |            reg_21C                                  |xsdb_register__parameterized30__7          |    21|
|808   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__76      |    17|
|809   |            reg_21D                                  |xsdb_register__parameterized31__7          |    21|
|810   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__75      |    17|
|811   |            reg_21E                                  |xsdb_register__parameterized32__7          |    16|
|812   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__330                    |    16|
|813   |            reg_21F                                  |xsdb_register__parameterized33__7          |    16|
|814   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__329                    |    16|
|815   |            reg_220                                  |xsdb_register__parameterized34__7          |    16|
|816   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__328                    |    16|
|817   |            reg_221                                  |xsdb_register__parameterized35__7          |    16|
|818   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__327                    |    16|
|819   |            reg_222                                  |xsdb_register__parameterized36__7          |    16|
|820   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__326                    |    16|
|821   |            reg_223                                  |xsdb_register__parameterized37__7          |    16|
|822   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__325                    |    16|
|823   |            reg_224                                  |xsdb_register__parameterized38__7          |    16|
|824   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__324                    |    16|
|825   |            reg_225                                  |xsdb_register__parameterized39__7          |    16|
|826   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__323                    |    16|
|827   |            reg_226                                  |xsdb_register__parameterized40__7          |    16|
|828   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__322                    |    16|
|829   |            reg_227                                  |xsdb_register__parameterized41__7          |    16|
|830   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__321                    |    16|
|831   |            reg_300                                  |xsdb_register__parameterized42__7          |    21|
|832   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16__7      |    17|
|833   |            reg_301                                  |xsdb_register__parameterized43__7          |    21|
|834   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__74      |    17|
|835   |            reg_302                                  |xsdb_register__parameterized44__7          |    16|
|836   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__320                    |    16|
|837   |            reg_303                                  |xsdb_register__parameterized45__7          |    16|
|838   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__319                    |    16|
|839   |            reg_304                                  |xsdb_register__parameterized46__7          |    16|
|840   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__318                    |    16|
|841   |            reg_305                                  |xsdb_register__parameterized47__7          |    16|
|842   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__317                    |    16|
|843   |            reg_306                                  |xsdb_register__parameterized48__7          |    16|
|844   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__316                    |    16|
|845   |            reg_307                                  |xsdb_register__parameterized49__7          |    16|
|846   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__315                    |    16|
|847   |            reg_308                                  |xsdb_register__parameterized50__7          |    16|
|848   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__314                    |    16|
|849   |            reg_309                                  |xsdb_register__parameterized51__7          |    16|
|850   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__313                    |    16|
|851   |            reg_30A                                  |xsdb_register__parameterized52__7          |    21|
|852   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__42     |    17|
|853   |            reg_30B                                  |xsdb_register__parameterized53__7          |    16|
|854   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__312                    |    16|
|855   |            reg_30C                                  |xsdb_register__parameterized54__7          |    21|
|856   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__41     |    17|
|857   |            reg_30E                                  |xsdb_register__parameterized55__7          |    16|
|858   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__311                    |    16|
|859   |            reg_30F                                  |xsdb_register__parameterized56__7          |    21|
|860   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__40     |    17|
|861   |            reg_310                                  |xsdb_register__parameterized57__7          |    16|
|862   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__310                    |    16|
|863   |            reg_311                                  |xsdb_register__parameterized58__7          |    21|
|864   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__39     |    17|
|865   |            reg_312                                  |xsdb_register__parameterized59__7          |    16|
|866   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__309                    |    16|
|867   |            reg_313                                  |xsdb_register__parameterized60__7          |    21|
|868   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__38     |    17|
|869   |            reg_314                                  |xsdb_register__parameterized61__7          |    16|
|870   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__308                    |    16|
|871   |            reg_315                                  |xsdb_register__parameterized62__7          |    21|
|872   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__37     |    17|
|873   |            reg_316                                  |xsdb_register__parameterized63__7          |    16|
|874   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__307                    |    16|
|875   |            reg_317                                  |xsdb_register__parameterized64__7          |    16|
|876   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__306                    |    16|
|877   |            reg_318                                  |xsdb_register__parameterized65__7          |    16|
|878   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__305                    |    16|
|879   |            reg_319                                  |xsdb_register__parameterized66__7          |    16|
|880   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__304                    |    16|
|881   |            reg_31A                                  |xsdb_register__parameterized67__7          |    16|
|882   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__303                    |    16|
|883   |            reg_31B                                  |xsdb_register__parameterized68__7          |    16|
|884   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__302                    |    16|
|885   |            reg_31C                                  |xsdb_register__parameterized69__7          |    16|
|886   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__301                    |    16|
|887   |            reg_31D                                  |xsdb_register__parameterized70__7          |    16|
|888   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__300                    |    16|
|889   |            reg_31E                                  |xsdb_register__parameterized71__7          |    16|
|890   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__299                    |    16|
|891   |            reg_31F                                  |xsdb_register__parameterized72__7          |    16|
|892   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__298                    |    16|
|893   |            reg_320                                  |xsdb_register__parameterized73__7          |    16|
|894   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__297                    |    16|
|895   |            reg_321                                  |xsdb_register__parameterized74__7          |    21|
|896   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__73      |    17|
|897   |            reg_332                                  |xsdb_register__parameterized75__7          |    16|
|898   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__296                    |    16|
|899   |            reg_333                                  |xsdb_register__parameterized76__7          |    16|
|900   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__295                    |    16|
|901   |            reg_334                                  |xsdb_register__parameterized77__7          |    21|
|902   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__72      |    17|
|903   |            reg_335                                  |xsdb_register__parameterized78__7          |    21|
|904   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__71      |    17|
|905   |            reg_336                                  |xsdb_register__parameterized79__7          |    21|
|906   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__70      |    17|
|907   |            reg_337                                  |xsdb_register__parameterized80__7          |    16|
|908   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__294                    |    16|
|909   |            reg_338                                  |xsdb_register__parameterized81__7          |    16|
|910   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__293                    |    16|
|911   |            reg_339                                  |xsdb_register__parameterized82__7          |    16|
|912   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__292                    |    16|
|913   |            reg_340                                  |xsdb_register__parameterized83__7          |    16|
|914   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__291                    |    16|
|915   |            reg_341                                  |xsdb_register__parameterized84__7          |    16|
|916   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__290                    |    16|
|917   |            reg_342                                  |xsdb_register__parameterized85__7          |    16|
|918   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__289                    |    16|
|919   |            reg_343                                  |xsdb_register__parameterized86__7          |    16|
|920   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__288                    |    16|
|921   |            reg_344                                  |xsdb_register__parameterized87__7          |    16|
|922   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__287                    |    16|
|923   |            reg_345                                  |xsdb_register__parameterized88__7          |    16|
|924   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__286                    |    16|
|925   |            reg_346                                  |xsdb_register__parameterized89__7          |    16|
|926   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__285                    |    16|
|927   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__7                  |   106|
|928   |          U_PATTERN_HANDLER                          |pattern_handler__7                         |  2381|
|929   |        \CH[3].u_ch                                  |gtxe2_channel_slave__parameterized6        |  6071|
|930   |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized6         |  2807|
|931   |            reg_20A                                  |xsdb_register__parameterized12__6          |    21|
|932   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__6       |    17|
|933   |            reg_20B                                  |xsdb_register__parameterized13__6          |    21|
|934   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__69      |    17|
|935   |            reg_20C                                  |xsdb_register__parameterized14__6          |    21|
|936   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__57      |    17|
|937   |            reg_20D                                  |xsdb_register__parameterized15__6          |    21|
|938   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__6       |    17|
|939   |            reg_20E                                  |xsdb_register__parameterized16__6          |    21|
|940   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__6       |    17|
|941   |            reg_20F                                  |xsdb_register__parameterized17__6          |    21|
|942   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__6       |    17|
|943   |            reg_210                                  |xsdb_register__parameterized18__6          |    21|
|944   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__6       |    17|
|945   |            reg_211                                  |xsdb_register__parameterized19__6          |    21|
|946   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__56      |    17|
|947   |            reg_212                                  |xsdb_register__parameterized20__6          |    21|
|948   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__55      |    17|
|949   |            reg_213                                  |xsdb_register__parameterized21__6          |    21|
|950   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__6       |    17|
|951   |            reg_214                                  |xsdb_register__parameterized22__6          |    21|
|952   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__6       |    17|
|953   |            reg_215                                  |xsdb_register__parameterized23__6          |    21|
|954   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__6       |    17|
|955   |            reg_216                                  |xsdb_register__parameterized24__6          |    21|
|956   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__6      |    17|
|957   |            reg_217                                  |xsdb_register__parameterized25__6          |    21|
|958   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__6      |    17|
|959   |            reg_218                                  |xsdb_register__parameterized26__6          |    21|
|960   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__6      |    17|
|961   |            reg_219                                  |xsdb_register__parameterized27__6          |    21|
|962   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__6      |    17|
|963   |            reg_21A                                  |xsdb_register__parameterized28__6          |    21|
|964   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__6      |    17|
|965   |            reg_21B                                  |xsdb_register__parameterized29__6          |    21|
|966   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__6      |    17|
|967   |            reg_21C                                  |xsdb_register__parameterized30__6          |    21|
|968   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__54      |    17|
|969   |            reg_21D                                  |xsdb_register__parameterized31__6          |    21|
|970   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__53      |    17|
|971   |            reg_21E                                  |xsdb_register__parameterized32__6          |    16|
|972   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__284                    |    16|
|973   |            reg_21F                                  |xsdb_register__parameterized33__6          |    16|
|974   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__237                    |    16|
|975   |            reg_220                                  |xsdb_register__parameterized34__6          |    16|
|976   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__236                    |    16|
|977   |            reg_221                                  |xsdb_register__parameterized35__6          |    16|
|978   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__235                    |    16|
|979   |            reg_222                                  |xsdb_register__parameterized36__6          |    16|
|980   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__234                    |    16|
|981   |            reg_223                                  |xsdb_register__parameterized37__6          |    16|
|982   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__233                    |    16|
|983   |            reg_224                                  |xsdb_register__parameterized38__6          |    16|
|984   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__232                    |    16|
|985   |            reg_225                                  |xsdb_register__parameterized39__6          |    16|
|986   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__231                    |    16|
|987   |            reg_226                                  |xsdb_register__parameterized40__6          |    16|
|988   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__230                    |    16|
|989   |            reg_227                                  |xsdb_register__parameterized41__6          |    16|
|990   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__229                    |    16|
|991   |            reg_300                                  |xsdb_register__parameterized42__6          |    21|
|992   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16__6      |    17|
|993   |            reg_301                                  |xsdb_register__parameterized43__6          |    21|
|994   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__52      |    17|
|995   |            reg_302                                  |xsdb_register__parameterized44__6          |    16|
|996   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__228                    |    16|
|997   |            reg_303                                  |xsdb_register__parameterized45__6          |    16|
|998   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__227                    |    16|
|999   |            reg_304                                  |xsdb_register__parameterized46__6          |    16|
|1000  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__226                    |    16|
|1001  |            reg_305                                  |xsdb_register__parameterized47__6          |    16|
|1002  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__225                    |    16|
|1003  |            reg_306                                  |xsdb_register__parameterized48__6          |    16|
|1004  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__224                    |    16|
|1005  |            reg_307                                  |xsdb_register__parameterized49__6          |    16|
|1006  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__223                    |    16|
|1007  |            reg_308                                  |xsdb_register__parameterized50__6          |    16|
|1008  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__222                    |    16|
|1009  |            reg_309                                  |xsdb_register__parameterized51__6          |    16|
|1010  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__221                    |    16|
|1011  |            reg_30A                                  |xsdb_register__parameterized52__6          |    21|
|1012  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__36     |    17|
|1013  |            reg_30B                                  |xsdb_register__parameterized53__6          |    16|
|1014  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__220                    |    16|
|1015  |            reg_30C                                  |xsdb_register__parameterized54__6          |    21|
|1016  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__29     |    17|
|1017  |            reg_30E                                  |xsdb_register__parameterized55__6          |    16|
|1018  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__219                    |    16|
|1019  |            reg_30F                                  |xsdb_register__parameterized56__6          |    21|
|1020  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__28     |    17|
|1021  |            reg_310                                  |xsdb_register__parameterized57__6          |    16|
|1022  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__218                    |    16|
|1023  |            reg_311                                  |xsdb_register__parameterized58__6          |    21|
|1024  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__27     |    17|
|1025  |            reg_312                                  |xsdb_register__parameterized59__6          |    16|
|1026  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__217                    |    16|
|1027  |            reg_313                                  |xsdb_register__parameterized60__6          |    21|
|1028  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__26     |    17|
|1029  |            reg_314                                  |xsdb_register__parameterized61__6          |    16|
|1030  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__216                    |    16|
|1031  |            reg_315                                  |xsdb_register__parameterized62__6          |    21|
|1032  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__25     |    17|
|1033  |            reg_316                                  |xsdb_register__parameterized63__6          |    16|
|1034  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__215                    |    16|
|1035  |            reg_317                                  |xsdb_register__parameterized64__6          |    16|
|1036  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__214                    |    16|
|1037  |            reg_318                                  |xsdb_register__parameterized65__6          |    16|
|1038  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__213                    |    16|
|1039  |            reg_319                                  |xsdb_register__parameterized66__6          |    16|
|1040  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__212                    |    16|
|1041  |            reg_31A                                  |xsdb_register__parameterized67__6          |    16|
|1042  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__211                    |    16|
|1043  |            reg_31B                                  |xsdb_register__parameterized68__6          |    16|
|1044  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__210                    |    16|
|1045  |            reg_31C                                  |xsdb_register__parameterized69__6          |    16|
|1046  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__209                    |    16|
|1047  |            reg_31D                                  |xsdb_register__parameterized70__6          |    16|
|1048  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__208                    |    16|
|1049  |            reg_31E                                  |xsdb_register__parameterized71__6          |    16|
|1050  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__207                    |    16|
|1051  |            reg_31F                                  |xsdb_register__parameterized72__6          |    16|
|1052  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__206                    |    16|
|1053  |            reg_320                                  |xsdb_register__parameterized73__6          |    16|
|1054  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__205                    |    16|
|1055  |            reg_321                                  |xsdb_register__parameterized74__6          |    21|
|1056  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__51      |    17|
|1057  |            reg_332                                  |xsdb_register__parameterized75__6          |    16|
|1058  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__204                    |    16|
|1059  |            reg_333                                  |xsdb_register__parameterized76__6          |    16|
|1060  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__203                    |    16|
|1061  |            reg_334                                  |xsdb_register__parameterized77__6          |    21|
|1062  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__50      |    17|
|1063  |            reg_335                                  |xsdb_register__parameterized78__6          |    21|
|1064  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__49      |    17|
|1065  |            reg_336                                  |xsdb_register__parameterized79__6          |    21|
|1066  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__48      |    17|
|1067  |            reg_337                                  |xsdb_register__parameterized80__6          |    16|
|1068  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__202                    |    16|
|1069  |            reg_338                                  |xsdb_register__parameterized81__6          |    16|
|1070  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__201                    |    16|
|1071  |            reg_339                                  |xsdb_register__parameterized82__6          |    16|
|1072  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__200                    |    16|
|1073  |            reg_340                                  |xsdb_register__parameterized83__6          |    16|
|1074  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__199                    |    16|
|1075  |            reg_341                                  |xsdb_register__parameterized84__6          |    16|
|1076  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__198                    |    16|
|1077  |            reg_342                                  |xsdb_register__parameterized85__6          |    16|
|1078  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__197                    |    16|
|1079  |            reg_343                                  |xsdb_register__parameterized86__6          |    16|
|1080  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__196                    |    16|
|1081  |            reg_344                                  |xsdb_register__parameterized87__6          |    16|
|1082  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__195                    |    16|
|1083  |            reg_345                                  |xsdb_register__parameterized88__6          |    16|
|1084  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__194                    |    16|
|1085  |            reg_346                                  |xsdb_register__parameterized89__6          |    16|
|1086  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__193                    |    16|
|1087  |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized1       |  1376|
|1088  |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__6                  |   106|
|1089  |          U_PATTERN_HANDLER                          |pattern_handler__6                         |  2367|
|1090  |            bit_err_counter                          |ibert_accumulator_64                       |   301|
|1091  |            \gen40.patchk40                          |ibert_pat_chk_65                           |  1121|
|1092  |              i_ones_counter                         |ibert_ones_counter_77                      |    90|
|1093  |              patgen_rx                              |ibert_pat_gen_78                           |   687|
|1094  |                pattern_15bit                        |prbs15_79                                  |   113|
|1095  |                  \bit40.p15_40                      |prbs15_40_88                               |   113|
|1096  |                pattern_23bit                        |prbs23_80                                  |   128|
|1097  |                  \bit40.p23_40                      |prbs23_40_87                               |   128|
|1098  |                pattern_31bit                        |prbs31_81                                  |   224|
|1099  |                  \bit40.p31_40                      |prbs31_40_86                               |   224|
|1100  |                pattern_7bit                         |prbs7_82                                   |    97|
|1101  |                  \bit40.p7_40                       |prbs7_40_85                                |    97|
|1102  |                pattern_clk2                         |clk_2bit_83                                |     9|
|1103  |                pattern_clk20                        |clk_20bit_84                               |    39|
|1104  |            \gen40.patgen40                          |ibert_pat_gen_66                           |   537|
|1105  |              pattern_15bit                          |prbs15_69                                  |   119|
|1106  |                \bit40.p15_40                        |prbs15_40_76                               |   119|
|1107  |              pattern_23bit                          |prbs23_70                                  |   127|
|1108  |                \bit40.p23_40                        |prbs23_40_75                               |   127|
|1109  |              pattern_31bit                          |prbs31_71                                  |   155|
|1110  |                \bit40.p31_40                        |prbs31_40_74                               |   155|
|1111  |              pattern_7bit                           |prbs7_72                                   |    91|
|1112  |                \bit40.p7_40                         |prbs7_40_73                                |    91|
|1113  |            rx_word_counter                          |ibert_accumulator_67                       |   289|
|1114  |            u_lev                                    |xfer_level_68                              |     4|
|1115  |          U_RXCDR_RESET                              |ibert_rxcdr_reset_59                       |    90|
|1116  |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_60                      |   163|
|1117  |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_61                      |   163|
|1118  |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_62                      |   163|
|1119  |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_63                      |   163|
|1120  |        \CH[1].u_ch                                  |gtxe2_channel_slave__parameterized4        |  6126|
|1121  |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized4         |  2862|
|1122  |            reg_20A                                  |xsdb_register__parameterized12__5          |    21|
|1123  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2__5       |    17|
|1124  |            reg_20B                                  |xsdb_register__parameterized13__5          |    21|
|1125  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__68      |    17|
|1126  |            reg_20C                                  |xsdb_register__parameterized14__5          |    21|
|1127  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__67      |    17|
|1128  |            reg_20D                                  |xsdb_register__parameterized15__5          |    21|
|1129  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3__5       |    17|
|1130  |            reg_20E                                  |xsdb_register__parameterized16__5          |    21|
|1131  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4__5       |    17|
|1132  |            reg_20F                                  |xsdb_register__parameterized17__5          |    21|
|1133  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5__5       |    17|
|1134  |            reg_210                                  |xsdb_register__parameterized18__5          |    21|
|1135  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6__5       |    17|
|1136  |            reg_211                                  |xsdb_register__parameterized19__5          |    21|
|1137  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__66      |    17|
|1138  |            reg_212                                  |xsdb_register__parameterized20__5          |    21|
|1139  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__65      |    17|
|1140  |            reg_213                                  |xsdb_register__parameterized21__5          |    21|
|1141  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7__5       |    17|
|1142  |            reg_214                                  |xsdb_register__parameterized22__5          |    21|
|1143  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8__5       |    17|
|1144  |            reg_215                                  |xsdb_register__parameterized23__5          |    21|
|1145  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9__5       |    17|
|1146  |            reg_216                                  |xsdb_register__parameterized24__5          |    21|
|1147  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10__5      |    17|
|1148  |            reg_217                                  |xsdb_register__parameterized25__5          |    21|
|1149  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11__5      |    17|
|1150  |            reg_218                                  |xsdb_register__parameterized26__5          |    21|
|1151  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12__5      |    17|
|1152  |            reg_219                                  |xsdb_register__parameterized27__5          |    21|
|1153  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13__5      |    17|
|1154  |            reg_21A                                  |xsdb_register__parameterized28__5          |    21|
|1155  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14__5      |    17|
|1156  |            reg_21B                                  |xsdb_register__parameterized29__5          |    21|
|1157  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15__5      |    17|
|1158  |            reg_21C                                  |xsdb_register__parameterized30__5          |    21|
|1159  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__64      |    17|
|1160  |            reg_21D                                  |xsdb_register__parameterized31__5          |    21|
|1161  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__63      |    17|
|1162  |            reg_21E                                  |xsdb_register__parameterized32__5          |    16|
|1163  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__283                    |    16|
|1164  |            reg_21F                                  |xsdb_register__parameterized33__5          |    16|
|1165  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__282                    |    16|
|1166  |            reg_220                                  |xsdb_register__parameterized34__5          |    16|
|1167  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__281                    |    16|
|1168  |            reg_221                                  |xsdb_register__parameterized35__5          |    16|
|1169  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__280                    |    16|
|1170  |            reg_222                                  |xsdb_register__parameterized36__5          |    16|
|1171  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__279                    |    16|
|1172  |            reg_223                                  |xsdb_register__parameterized37__5          |    16|
|1173  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__278                    |    16|
|1174  |            reg_224                                  |xsdb_register__parameterized38__5          |    16|
|1175  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__277                    |    16|
|1176  |            reg_225                                  |xsdb_register__parameterized39__5          |    16|
|1177  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__276                    |    16|
|1178  |            reg_226                                  |xsdb_register__parameterized40__5          |    16|
|1179  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__275                    |    16|
|1180  |            reg_227                                  |xsdb_register__parameterized41__5          |    16|
|1181  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__274                    |    16|
|1182  |            reg_300                                  |xsdb_register__parameterized42__5          |    21|
|1183  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16__5      |    17|
|1184  |            reg_301                                  |xsdb_register__parameterized43__5          |    21|
|1185  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__62      |    17|
|1186  |            reg_302                                  |xsdb_register__parameterized44__5          |    16|
|1187  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__273                    |    16|
|1188  |            reg_303                                  |xsdb_register__parameterized45__5          |    16|
|1189  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__272                    |    16|
|1190  |            reg_304                                  |xsdb_register__parameterized46__5          |    16|
|1191  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__271                    |    16|
|1192  |            reg_305                                  |xsdb_register__parameterized47__5          |    16|
|1193  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__270                    |    16|
|1194  |            reg_306                                  |xsdb_register__parameterized48__5          |    16|
|1195  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__269                    |    16|
|1196  |            reg_307                                  |xsdb_register__parameterized49__5          |    16|
|1197  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__268                    |    16|
|1198  |            reg_308                                  |xsdb_register__parameterized50__5          |    16|
|1199  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__267                    |    16|
|1200  |            reg_309                                  |xsdb_register__parameterized51__5          |    16|
|1201  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__266                    |    16|
|1202  |            reg_30A                                  |xsdb_register__parameterized52__5          |    21|
|1203  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__35     |    17|
|1204  |            reg_30B                                  |xsdb_register__parameterized53__5          |    16|
|1205  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__265                    |    16|
|1206  |            reg_30C                                  |xsdb_register__parameterized54__5          |    21|
|1207  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__34     |    17|
|1208  |            reg_30E                                  |xsdb_register__parameterized55__5          |    16|
|1209  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__264                    |    16|
|1210  |            reg_30F                                  |xsdb_register__parameterized56__5          |    21|
|1211  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__33     |    17|
|1212  |            reg_310                                  |xsdb_register__parameterized57__5          |    16|
|1213  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__263                    |    16|
|1214  |            reg_311                                  |xsdb_register__parameterized58__5          |    21|
|1215  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__32     |    17|
|1216  |            reg_312                                  |xsdb_register__parameterized59__5          |    16|
|1217  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__262                    |    16|
|1218  |            reg_313                                  |xsdb_register__parameterized60__5          |    21|
|1219  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__31     |    17|
|1220  |            reg_314                                  |xsdb_register__parameterized61__5          |    16|
|1221  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__261                    |    16|
|1222  |            reg_315                                  |xsdb_register__parameterized62__5          |    21|
|1223  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__30     |    17|
|1224  |            reg_316                                  |xsdb_register__parameterized63__5          |    16|
|1225  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__260                    |    16|
|1226  |            reg_317                                  |xsdb_register__parameterized64__5          |    16|
|1227  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__259                    |    16|
|1228  |            reg_318                                  |xsdb_register__parameterized65__5          |    16|
|1229  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__258                    |    16|
|1230  |            reg_319                                  |xsdb_register__parameterized66__5          |    16|
|1231  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__257                    |    16|
|1232  |            reg_31A                                  |xsdb_register__parameterized67__5          |    16|
|1233  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__256                    |    16|
|1234  |            reg_31B                                  |xsdb_register__parameterized68__5          |    16|
|1235  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__255                    |    16|
|1236  |            reg_31C                                  |xsdb_register__parameterized69__5          |    16|
|1237  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__254                    |    16|
|1238  |            reg_31D                                  |xsdb_register__parameterized70__5          |    16|
|1239  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__253                    |    16|
|1240  |            reg_31E                                  |xsdb_register__parameterized71__5          |    16|
|1241  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__252                    |    16|
|1242  |            reg_31F                                  |xsdb_register__parameterized72__5          |    16|
|1243  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__251                    |    16|
|1244  |            reg_320                                  |xsdb_register__parameterized73__5          |    16|
|1245  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__250                    |    16|
|1246  |            reg_321                                  |xsdb_register__parameterized74__5          |    21|
|1247  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__61      |    17|
|1248  |            reg_332                                  |xsdb_register__parameterized75__5          |    16|
|1249  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__249                    |    16|
|1250  |            reg_333                                  |xsdb_register__parameterized76__5          |    16|
|1251  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__248                    |    16|
|1252  |            reg_334                                  |xsdb_register__parameterized77__5          |    21|
|1253  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__60      |    17|
|1254  |            reg_335                                  |xsdb_register__parameterized78__5          |    21|
|1255  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__59      |    17|
|1256  |            reg_336                                  |xsdb_register__parameterized79__5          |    21|
|1257  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__58      |    17|
|1258  |            reg_337                                  |xsdb_register__parameterized80__5          |    16|
|1259  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__247                    |    16|
|1260  |            reg_338                                  |xsdb_register__parameterized81__5          |    16|
|1261  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__246                    |    16|
|1262  |            reg_339                                  |xsdb_register__parameterized82__5          |    16|
|1263  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__245                    |    16|
|1264  |            reg_340                                  |xsdb_register__parameterized83__5          |    16|
|1265  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__244                    |    16|
|1266  |            reg_341                                  |xsdb_register__parameterized84__5          |    16|
|1267  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__243                    |    16|
|1268  |            reg_342                                  |xsdb_register__parameterized85__5          |    16|
|1269  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__242                    |    16|
|1270  |            reg_343                                  |xsdb_register__parameterized86__5          |    16|
|1271  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__241                    |    16|
|1272  |            reg_344                                  |xsdb_register__parameterized87__5          |    16|
|1273  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__240                    |    16|
|1274  |            reg_345                                  |xsdb_register__parameterized88__5          |    16|
|1275  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__239                    |    16|
|1276  |            reg_346                                  |xsdb_register__parameterized89__5          |    16|
|1277  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__238                    |    16|
|1278  |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized0_58    |  1431|
|1279  |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__5                  |   106|
|1280  |          U_PATTERN_HANDLER                          |pattern_handler__5                         |  2367|
|1281  |            bit_err_counter                          |ibert_accumulator_32                       |   301|
|1282  |            \gen40.patchk40                          |ibert_pat_chk_33                           |  1121|
|1283  |              i_ones_counter                         |ibert_ones_counter_46                      |    90|
|1284  |              patgen_rx                              |ibert_pat_gen_47                           |   687|
|1285  |                pattern_15bit                        |prbs15_48                                  |   113|
|1286  |                  \bit40.p15_40                      |prbs15_40_57                               |   113|
|1287  |                pattern_23bit                        |prbs23_49                                  |   128|
|1288  |                  \bit40.p23_40                      |prbs23_40_56                               |   128|
|1289  |                pattern_31bit                        |prbs31_50                                  |   224|
|1290  |                  \bit40.p31_40                      |prbs31_40_55                               |   224|
|1291  |                pattern_7bit                         |prbs7_51                                   |    97|
|1292  |                  \bit40.p7_40                       |prbs7_40_54                                |    97|
|1293  |                pattern_clk2                         |clk_2bit_52                                |     9|
|1294  |                pattern_clk20                        |clk_20bit_53                               |    39|
|1295  |            \gen40.patgen40                          |ibert_pat_gen_34                           |   537|
|1296  |              pattern_15bit                          |prbs15_37                                  |   119|
|1297  |                \bit40.p15_40                        |prbs15_40_45                               |   119|
|1298  |              pattern_23bit                          |prbs23_38                                  |   127|
|1299  |                \bit40.p23_40                        |prbs23_40_44                               |   127|
|1300  |              pattern_31bit                          |prbs31_39                                  |   155|
|1301  |                \bit40.p31_40                        |prbs31_40_43                               |   155|
|1302  |              pattern_7bit                           |prbs7_41                                   |    91|
|1303  |                \bit40.p7_40                         |prbs7_40_42                                |    91|
|1304  |            rx_word_counter                          |ibert_accumulator_35                       |   289|
|1305  |            u_lev                                    |xfer_level_36                              |     4|
|1306  |          U_RXCDR_RESET                              |ibert_rxcdr_reset_27                       |    90|
|1307  |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_28                      |   163|
|1308  |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_29                      |   163|
|1309  |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_30                      |   163|
|1310  |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_31                      |   163|
|1311  |        \CH[0].u_ch                                  |gtxe2_channel_slave__parameterized3        |  6031|
|1312  |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized3         |  2756|
|1313  |            reg_20A                                  |xsdb_register__parameterized12             |    21|
|1314  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2          |    17|
|1315  |            reg_20B                                  |xsdb_register__parameterized13             |    21|
|1316  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0          |    17|
|1317  |            reg_20C                                  |xsdb_register__parameterized14             |    21|
|1318  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__93      |    17|
|1319  |            reg_20D                                  |xsdb_register__parameterized15             |    21|
|1320  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3          |    17|
|1321  |            reg_20E                                  |xsdb_register__parameterized16             |    21|
|1322  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4          |    17|
|1323  |            reg_20F                                  |xsdb_register__parameterized17             |    21|
|1324  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5          |    17|
|1325  |            reg_210                                  |xsdb_register__parameterized18             |    21|
|1326  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6          |    17|
|1327  |            reg_211                                  |xsdb_register__parameterized19             |    21|
|1328  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__92      |    17|
|1329  |            reg_212                                  |xsdb_register__parameterized20             |    21|
|1330  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__91      |    17|
|1331  |            reg_213                                  |xsdb_register__parameterized21             |    21|
|1332  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7          |    17|
|1333  |            reg_214                                  |xsdb_register__parameterized22             |    21|
|1334  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8          |    17|
|1335  |            reg_215                                  |xsdb_register__parameterized23             |    21|
|1336  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9          |    17|
|1337  |            reg_216                                  |xsdb_register__parameterized24             |    21|
|1338  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10         |    17|
|1339  |            reg_217                                  |xsdb_register__parameterized25             |    21|
|1340  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11         |    17|
|1341  |            reg_218                                  |xsdb_register__parameterized26             |    21|
|1342  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12         |    17|
|1343  |            reg_219                                  |xsdb_register__parameterized27             |    21|
|1344  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13         |    17|
|1345  |            reg_21A                                  |xsdb_register__parameterized28             |    21|
|1346  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14         |    17|
|1347  |            reg_21B                                  |xsdb_register__parameterized29             |    21|
|1348  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15         |    17|
|1349  |            reg_21C                                  |xsdb_register__parameterized30             |    21|
|1350  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__90      |    17|
|1351  |            reg_21D                                  |xsdb_register__parameterized31             |    21|
|1352  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__89      |    17|
|1353  |            reg_21E                                  |xsdb_register__parameterized32             |    16|
|1354  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat                         |    16|
|1355  |            reg_21F                                  |xsdb_register__parameterized33             |    16|
|1356  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__383                    |    16|
|1357  |            reg_220                                  |xsdb_register__parameterized34             |    16|
|1358  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__382                    |    16|
|1359  |            reg_221                                  |xsdb_register__parameterized35             |    16|
|1360  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__381                    |    16|
|1361  |            reg_222                                  |xsdb_register__parameterized36             |    16|
|1362  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__380                    |    16|
|1363  |            reg_223                                  |xsdb_register__parameterized37             |    16|
|1364  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__379                    |    16|
|1365  |            reg_224                                  |xsdb_register__parameterized38             |    16|
|1366  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__378                    |    16|
|1367  |            reg_225                                  |xsdb_register__parameterized39             |    16|
|1368  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__377                    |    16|
|1369  |            reg_226                                  |xsdb_register__parameterized40             |    16|
|1370  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__376                    |    16|
|1371  |            reg_227                                  |xsdb_register__parameterized41             |    16|
|1372  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__375                    |    16|
|1373  |            reg_300                                  |xsdb_register__parameterized42             |    21|
|1374  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16         |    17|
|1375  |            reg_301                                  |xsdb_register__parameterized43             |    21|
|1376  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__88      |    17|
|1377  |            reg_302                                  |xsdb_register__parameterized44             |    16|
|1378  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__374                    |    16|
|1379  |            reg_303                                  |xsdb_register__parameterized45             |    16|
|1380  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__373                    |    16|
|1381  |            reg_304                                  |xsdb_register__parameterized46             |    16|
|1382  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__372                    |    16|
|1383  |            reg_305                                  |xsdb_register__parameterized47             |    16|
|1384  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__371                    |    16|
|1385  |            reg_306                                  |xsdb_register__parameterized48             |    16|
|1386  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__370                    |    16|
|1387  |            reg_307                                  |xsdb_register__parameterized49             |    16|
|1388  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__369                    |    16|
|1389  |            reg_308                                  |xsdb_register__parameterized50             |    16|
|1390  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__368                    |    16|
|1391  |            reg_309                                  |xsdb_register__parameterized51             |    16|
|1392  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__367                    |    16|
|1393  |            reg_30A                                  |xsdb_register__parameterized52             |    21|
|1394  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17         |    17|
|1395  |            reg_30B                                  |xsdb_register__parameterized53             |    16|
|1396  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__366                    |    16|
|1397  |            reg_30C                                  |xsdb_register__parameterized54             |    21|
|1398  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__47     |    17|
|1399  |            reg_30E                                  |xsdb_register__parameterized55             |    16|
|1400  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__365                    |    16|
|1401  |            reg_30F                                  |xsdb_register__parameterized56             |    21|
|1402  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__46     |    17|
|1403  |            reg_310                                  |xsdb_register__parameterized57             |    16|
|1404  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__364                    |    16|
|1405  |            reg_311                                  |xsdb_register__parameterized58             |    21|
|1406  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__45     |    17|
|1407  |            reg_312                                  |xsdb_register__parameterized59             |    16|
|1408  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__363                    |    16|
|1409  |            reg_313                                  |xsdb_register__parameterized60             |    21|
|1410  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__44     |    17|
|1411  |            reg_314                                  |xsdb_register__parameterized61             |    16|
|1412  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__362                    |    16|
|1413  |            reg_315                                  |xsdb_register__parameterized62             |    21|
|1414  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17__43     |    17|
|1415  |            reg_316                                  |xsdb_register__parameterized63             |    16|
|1416  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__361                    |    16|
|1417  |            reg_317                                  |xsdb_register__parameterized64             |    16|
|1418  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__360                    |    16|
|1419  |            reg_318                                  |xsdb_register__parameterized65             |    16|
|1420  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__359                    |    16|
|1421  |            reg_319                                  |xsdb_register__parameterized66             |    16|
|1422  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__358                    |    16|
|1423  |            reg_31A                                  |xsdb_register__parameterized67             |    16|
|1424  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__357                    |    16|
|1425  |            reg_31B                                  |xsdb_register__parameterized68             |    16|
|1426  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__356                    |    16|
|1427  |            reg_31C                                  |xsdb_register__parameterized69             |    16|
|1428  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__355                    |    16|
|1429  |            reg_31D                                  |xsdb_register__parameterized70             |    16|
|1430  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__354                    |    16|
|1431  |            reg_31E                                  |xsdb_register__parameterized71             |    16|
|1432  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__353                    |    16|
|1433  |            reg_31F                                  |xsdb_register__parameterized72             |    16|
|1434  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__352                    |    16|
|1435  |            reg_320                                  |xsdb_register__parameterized73             |    16|
|1436  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__351                    |    16|
|1437  |            reg_321                                  |xsdb_register__parameterized74             |    21|
|1438  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__87      |    17|
|1439  |            reg_332                                  |xsdb_register__parameterized75             |    16|
|1440  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__350                    |    16|
|1441  |            reg_333                                  |xsdb_register__parameterized76             |    16|
|1442  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__349                    |    16|
|1443  |            reg_334                                  |xsdb_register__parameterized77             |    21|
|1444  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__86      |    17|
|1445  |            reg_335                                  |xsdb_register__parameterized78             |    21|
|1446  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__85      |    17|
|1447  |            reg_336                                  |xsdb_register__parameterized79             |    21|
|1448  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__84      |    17|
|1449  |            reg_337                                  |xsdb_register__parameterized80             |    16|
|1450  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__348                    |    16|
|1451  |            reg_338                                  |xsdb_register__parameterized81             |    16|
|1452  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__347                    |    16|
|1453  |            reg_339                                  |xsdb_register__parameterized82             |    16|
|1454  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__346                    |    16|
|1455  |            reg_340                                  |xsdb_register__parameterized83             |    16|
|1456  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__345                    |    16|
|1457  |            reg_341                                  |xsdb_register__parameterized84             |    16|
|1458  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__344                    |    16|
|1459  |            reg_342                                  |xsdb_register__parameterized85             |    16|
|1460  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__343                    |    16|
|1461  |            reg_343                                  |xsdb_register__parameterized86             |    16|
|1462  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__342                    |    16|
|1463  |            reg_344                                  |xsdb_register__parameterized87             |    16|
|1464  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__341                    |    16|
|1465  |            reg_345                                  |xsdb_register__parameterized88             |    16|
|1466  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__340                    |    16|
|1467  |            reg_346                                  |xsdb_register__parameterized89             |    16|
|1468  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__339                    |    16|
|1469  |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized0       |  1325|
|1470  |          U_RESET_CONTROLLER                         |gtxe2_reset_controller                     |   105|
|1471  |          U_PATTERN_HANDLER                          |pattern_handler                            |  2381|
|1472  |            bit_err_counter                          |ibert_accumulator                          |   299|
|1473  |            \gen40.patchk40                          |ibert_pat_chk                              |  1137|
|1474  |              i_ones_counter                         |ibert_ones_counter                         |    89|
|1475  |              patgen_rx                              |ibert_pat_gen_18                           |   704|
|1476  |                pattern_15bit                        |prbs15_19                                  |   113|
|1477  |                  \bit40.p15_40                      |prbs15_40_26                               |   113|
|1478  |                pattern_23bit                        |prbs23_20                                  |   168|
|1479  |                  \bit40.p23_40                      |prbs23_40_25                               |   168|
|1480  |                pattern_31bit                        |prbs31_21                                  |   144|
|1481  |                  \bit40.p31_40                      |prbs31_40_24                               |   144|
|1482  |                pattern_7bit                         |prbs7_22                                   |    97|
|1483  |                  \bit40.p7_40                       |prbs7_40_23                                |    97|
|1484  |                pattern_clk2                         |clk_2bit                                   |    67|
|1485  |                pattern_clk20                        |clk_20bit                                  |    39|
|1486  |            \gen40.patgen40                          |ibert_pat_gen                              |   537|
|1487  |              pattern_15bit                          |prbs15                                     |   119|
|1488  |                \bit40.p15_40                        |prbs15_40                                  |   119|
|1489  |              pattern_23bit                          |prbs23                                     |   127|
|1490  |                \bit40.p23_40                        |prbs23_40                                  |   127|
|1491  |              pattern_31bit                          |prbs31                                     |   155|
|1492  |                \bit40.p31_40                        |prbs31_40                                  |   155|
|1493  |              pattern_7bit                           |prbs7                                      |    91|
|1494  |                \bit40.p7_40                         |prbs7_40                                   |    91|
|1495  |            rx_word_counter                          |ibert_accumulator_17                       |   289|
|1496  |            u_lev                                    |xfer_level                                 |     4|
|1497  |          U_RXCDR_RESET                              |ibert_rxcdr_reset                          |    88|
|1498  |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter                         |   163|
|1499  |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_14                      |   163|
|1500  |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_15                      |   163|
|1501  |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_16                      |   163|
|1502  |        u_common                                     |gtxe2_common_slave__parameterized0         |   603|
|1503  |          U_COMPLEX_REGS                             |gtxe2_common_regs__parameterized0          |   583|
|1504  |            reg_200                                  |xsdb_register                              |    19|
|1505  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl                          |    17|
|1506  |            reg_201                                  |xsdb_register__parameterized0              |    19|
|1507  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__83      |    17|
|1508  |            reg_202                                  |xsdb_register__parameterized1              |    19|
|1509  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1          |    17|
|1510  |            reg_203                                  |xsdb_register__parameterized2              |    19|
|1511  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__82      |    17|
|1512  |            reg_204                                  |xsdb_register__parameterized3              |    16|
|1513  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__338                    |    16|
|1514  |            reg_205                                  |xsdb_register__parameterized4              |    16|
|1515  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__337                    |    16|
|1516  |            reg_300                                  |xsdb_register__parameterized90             |    16|
|1517  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__336                    |    16|
|1518  |            reg_301                                  |xsdb_register__parameterized91             |    16|
|1519  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__335                    |    16|
|1520  |            reg_302                                  |xsdb_register__parameterized7              |    19|
|1521  |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0__81      |    17|
|1522  |            reg_303                                  |xsdb_register__parameterized8              |    16|
|1523  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__334                    |    16|
|1524  |            reg_344                                  |xsdb_register__parameterized9              |    16|
|1525  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__333                    |    16|
|1526  |            reg_345                                  |xsdb_register__parameterized10             |    16|
|1527  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__332                    |    16|
|1528  |            reg_346                                  |xsdb_register__parameterized11             |    16|
|1529  |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__331                    |    16|
|1530  |            U_XSDB_SLAVE                             |chipscope_xsdb_slave                       |   337|
|1531  |          u_clocking                                 |gtxe2_quad_clocking                        |     5|
|1532  |      U_ICON                                         |icon_core                                  |    85|
|1533  |        U_CMD                                        |icon_cmd_decode                            |    56|
|1534  |        U_STAT                                       |icon_status                                |    14|
|1535  |        U_SYNC                                       |icon_sync                                  |    12|
|1536  |      UUT_MASTER                                     |chipscope_icon2xsdb_mstrbr                 |  1019|
|1537  |        U_ICON_INTERFACE                             |icon_interface                             |   593|
|1538  |          U_CMD1                                     |icon_ctl_reg                               |    37|
|1539  |          U_CMD2                                     |icon_stat_reg                              |    16|
|1540  |          U_CMD3                                     |icon_stat_reg__parameterized0              |    40|
|1541  |          U_CMD4                                     |icon_ctl_reg__parameterized0               |    87|
|1542  |          U_CMD5                                     |icon_ctl_reg__parameterized1               |    48|
|1543  |          U_CMD6_RD                                  |icon_datard_reg                            |   183|
|1544  |            U_RD_FIFO                                |xsdb_rdfifo                                |   159|
|1545  |              \SUBCORE_FIFO.xsdb_rdfifo_inst         |fifo_generator_v12_0__parameterized0       |   159|
|1546  |                inst_fifo_gen                        |fifo_generator_v12_0_synth__parameterized0 |   159|
|1547  |                  \gconvfifo.rf                      |fifo_generator_top__parameterized0         |   159|
|1548  |                    \grf.rf                          |fifo_generator_ramfifo__parameterized0     |   159|
|1549  |                      \gntv_or_sync_fifo.gcx.clkx    |clk_x_pntrs_3                              |    46|
|1550  |                        \gsync_stage[1].rd_stg_inst  |synchronizer_ff_10                         |     4|
|1551  |                        \gsync_stage[1].wr_stg_inst  |synchronizer_ff_11                         |     4|
|1552  |                        \gsync_stage[2].rd_stg_inst  |synchronizer_ff_12                         |     7|
|1553  |                        \gsync_stage[2].wr_stg_inst  |synchronizer_ff_13                         |     7|
|1554  |                      \gntv_or_sync_fifo.gl0.rd      |rd_logic__parameterized0                   |    43|
|1555  |                        \gr1.rfwft                   |rd_fwft                                    |    27|
|1556  |                        \gras.rsts                   |rd_status_flags_as_8                       |     1|
|1557  |                        rpntr                        |rd_bin_cntr_9                              |    15|
|1558  |                      \gntv_or_sync_fifo.gl0.wr      |wr_logic__parameterized0                   |    21|
|1559  |                        \gwas.wsts                   |wr_status_flags_as_6                       |     2|
|1560  |                        wpntr                        |wr_bin_cntr_7                              |    19|
|1561  |                      \gntv_or_sync_fifo.mem         |memory__parameterized0                     |    36|
|1562  |                        \gdm.dm                      |dmem_5                                     |    19|
|1563  |                      rstblk                         |reset_blk_ramfifo_4                        |    13|
|1564  |          U_CMD6_WR                                  |icon_datawr_reg                            |   140|
|1565  |            U_WR_FIFO                                |xsdb_wrfifo                                |   116|
|1566  |              \SUBCORE_FIFO.xsdb_wrfifo_inst         |fifo_generator_v12_0                       |   116|
|1567  |                inst_fifo_gen                        |fifo_generator_v12_0_synth                 |   116|
|1568  |                  \gconvfifo.rf                      |fifo_generator_top                         |   116|
|1569  |                    \grf.rf                          |fifo_generator_ramfifo                     |   116|
|1570  |                      \gntv_or_sync_fifo.gcx.clkx    |clk_x_pntrs                                |    44|
|1571  |                        \gsync_stage[1].rd_stg_inst  |synchronizer_ff                            |     4|
|1572  |                        \gsync_stage[1].wr_stg_inst  |synchronizer_ff_0                          |     4|
|1573  |                        \gsync_stage[2].rd_stg_inst  |synchronizer_ff_1                          |     7|
|1574  |                        \gsync_stage[2].wr_stg_inst  |synchronizer_ff_2                          |     7|
|1575  |                      \gntv_or_sync_fifo.gl0.rd      |rd_logic                                   |    19|
|1576  |                        \gras.rsts                   |rd_status_flags_as                         |     3|
|1577  |                        rpntr                        |rd_bin_cntr                                |    16|
|1578  |                      \gntv_or_sync_fifo.gl0.wr      |wr_logic                                   |    22|
|1579  |                        \gwas.wsts                   |wr_status_flags_as                         |     2|
|1580  |                        wpntr                        |wr_bin_cntr                                |    20|
|1581  |                      \gntv_or_sync_fifo.mem         |memory                                     |    19|
|1582  |                        \gdm.dm                      |dmem                                       |    19|
|1583  |                      rstblk                         |reset_blk_ramfifo                          |    12|
|1584  |          U_CMD7_CTL                                 |icon_ctl_reg__parameterized2               |     3|
|1585  |          U_CMD7_STAT                                |icon_stat_reg__parameterized1              |    13|
|1586  |          U_STATIC_STATUS                            |icon_interface_static_status               |    20|
|1587  |        U_XSDB_ADDRESS_CONTROLLER                    |xsdb_address_controller                    |    70|
|1588  |        U_XSDB_BURST_WD_LEN_CONTROLLER               |xsdb_burst_wd_len_controller               |    90|
|1589  |        U_XSDB_BUS_CONTROLLER                        |xsdb_bus_controller                        |   246|
|1590  |          U_RD_ABORT_FLAG                            |xsdb_bus_controller_flag__parameterized0   |     7|
|1591  |          U_RD_REQ_FLAG                              |xsdb_bus_controller_flag                   |     8|
|1592  |          U_TIMER                                    |xsdb_bus_controller_counter                |    95|
|1593  |        U_XSDB_BUS_MSTR2SL_PORT_IFACE                |xsdb_bus_mstr2sl_port_iface                |    20|
|1594  |      bscan_inst                                     |cs_bscan                                   |     1|
|1595  |      u_bufr                                         |cs_bufr                                    |     1|
+------+-----------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:36 ; elapsed = 00:10:51 . Memory (MB): peak = 1077.824 ; gain = 940.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30432 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:09:36 ; elapsed = 00:10:51 . Memory (MB): peak = 1077.824 ; gain = 940.266
INFO: [Netlist 29-17] Analyzing 3770 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 465 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 458 instances
  IBUFGDS => IBUFDS: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
674 Infos, 468 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:08 ; elapsed = 00:11:22 . Memory (MB): peak = 1096.895 ; gain = 900.316
# write_checkpoint example_ibert_bank_115_116.dcp
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1096.895 ; gain = 0.000
# report_utilization -file example_ibert_bank_115_116_utilization_synth.rpt -pb example_ibert_bank_115_116_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.648 . Memory (MB): peak = 1096.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 07 13:08:17 2014...
