\hypertarget{struct_processing_unit_1_1_profile}{}\doxysection{Processing\+Unit\+::Profile Struct Reference}
\label{struct_processing_unit_1_1_profile}\index{ProcessingUnit::Profile@{ProcessingUnit::Profile}}


Collaboration diagram for Processing\+Unit\+::Profile\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{struct_processing_unit_1_1_profile__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_aa285cd2a99095a6dbd9312e2a8a9c50b}\label{struct_processing_unit_1_1_profile_aa285cd2a99095a6dbd9312e2a8a9c50b}} 
\mbox{\hyperlink{struct_hardware_vtbl}{Hardware\+Vtbl}} $\ast$ {\bfseries hw\+Vtbl}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_acf0988dd47f8838729ff2ed130535996}\label{struct_processing_unit_1_1_profile_acf0988dd47f8838729ff2ed130535996}} 
void $\ast$ {\bfseries hw\+Instance}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_afdede562d7e2a81b4aa06b0163968cc1}\label{struct_processing_unit_1_1_profile_afdede562d7e2a81b4aa06b0163968cc1}} 
\mbox{\hyperlink{struct_d_m_a_hardware_vtbl}{D\+M\+A\+Hardware\+Vtbl}} $\ast$ {\bfseries dma\+Vtbl}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_af7b37e58452d2cc43aa4394828f1ebc0}\label{struct_processing_unit_1_1_profile_af7b37e58452d2cc43aa4394828f1ebc0}} 
void $\ast$ {\bfseries dma\+Instance}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_a3702a81e6587616a09c2b80b5db1235d}\label{struct_processing_unit_1_1_profile_a3702a81e6587616a09c2b80b5db1235d}} 
uint32\+\_\+t {\bfseries hw\+Device\+ID}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_a6e097f68beb7050eac54755cbd93680f}\label{struct_processing_unit_1_1_profile_a6e097f68beb7050eac54755cbd93680f}} 
uint32\+\_\+t {\bfseries dma\+Device\+ID}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_a4319c21d2758fcfecd89513485fa3210}\label{struct_processing_unit_1_1_profile_a4319c21d2758fcfecd89513485fa3210}} 
uint32\+\_\+t {\bfseries hw\+Int\+Vec\+ID}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_a15356f99d8fc10a9839c5b6378207fe1}\label{struct_processing_unit_1_1_profile_a15356f99d8fc10a9839c5b6378207fe1}} 
uint32\+\_\+t {\bfseries dma\+Tx\+Int\+Vec\+ID}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_ac1440da58fbcc13fc613284fc59bd04e}\label{struct_processing_unit_1_1_profile_ac1440da58fbcc13fc613284fc59bd04e}} 
uint32\+\_\+t {\bfseries dma\+Rx\+Int\+Vec\+ID}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_af34d31881ad3eca5d71d95204f37cd36}\label{struct_processing_unit_1_1_profile_af34d31881ad3eca5d71d95204f37cd36}} 
size\+\_\+t {\bfseries channel\+Size}
\item 
\mbox{\Hypertarget{struct_processing_unit_1_1_profile_a7f00e7def48d4d795d51be7bf97137c9}\label{struct_processing_unit_1_1_profile_a7f00e7def48d4d795d51be7bf97137c9}} 
\mbox{\hyperlink{struct_memory_block}{Memory\+Block}} {\bfseries ddr\+Mem}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yarib/work/github/tensorflow-\/lite-\/fpga-\/delegate/libs/drivers/inc/processing\+\_\+unit.\+h\end{DoxyCompactItemize}
