// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/24/2020 20:35:08"

// 
// Device: Altera 10M08SAU169C8G Package UFBGA169
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	h_sync,
	v_sync,
	green,
	blue,
	red);
input 	clk;
output 	h_sync;
output 	v_sync;
output 	green;
output 	blue;
output 	red;

// Design Ports Information
// h_sync	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// v_sync	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// green	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// blue	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// red	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \clk~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \h_pixel_count[0]~33_combout ;
wire \LessThan0~8_combout ;
wire \h_pixel_count[8]~50 ;
wire \h_pixel_count[9]~51_combout ;
wire \h_pixel_count[9]~52 ;
wire \h_pixel_count[10]~53_combout ;
wire \h_pixel_count[10]~54 ;
wire \h_pixel_count[11]~55_combout ;
wire \h_pixel_count[11]~56 ;
wire \h_pixel_count[12]~57_combout ;
wire \h_pixel_count[12]~58 ;
wire \h_pixel_count[13]~59_combout ;
wire \LessThan0~0_combout ;
wire \h_pixel_count[13]~60 ;
wire \h_pixel_count[14]~61_combout ;
wire \h_pixel_count[14]~62 ;
wire \h_pixel_count[15]~63_combout ;
wire \h_pixel_count[15]~64 ;
wire \h_pixel_count[16]~65_combout ;
wire \h_pixel_count[16]~66 ;
wire \h_pixel_count[17]~67_combout ;
wire \h_pixel_count[17]~68 ;
wire \h_pixel_count[18]~69_combout ;
wire \h_pixel_count[18]~70 ;
wire \h_pixel_count[19]~71_combout ;
wire \h_pixel_count[19]~72 ;
wire \h_pixel_count[20]~73_combout ;
wire \h_pixel_count[20]~74 ;
wire \h_pixel_count[21]~75_combout ;
wire \h_pixel_count[21]~76 ;
wire \h_pixel_count[22]~77_combout ;
wire \h_pixel_count[22]~78 ;
wire \h_pixel_count[23]~79_combout ;
wire \h_pixel_count[23]~80 ;
wire \h_pixel_count[24]~81_combout ;
wire \h_pixel_count[24]~82 ;
wire \h_pixel_count[25]~83_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~4_combout ;
wire \h_pixel_count[25]~84 ;
wire \h_pixel_count[26]~85_combout ;
wire \h_pixel_count[26]~86 ;
wire \h_pixel_count[27]~87_combout ;
wire \h_pixel_count[27]~88 ;
wire \h_pixel_count[28]~89_combout ;
wire \h_pixel_count[28]~90 ;
wire \h_pixel_count[29]~91_combout ;
wire \LessThan0~5_combout ;
wire \h_pixel_count[29]~92 ;
wire \h_pixel_count[30]~93_combout ;
wire \h_pixel_count[30]~94 ;
wire \h_pixel_count[31]~95_combout ;
wire \h_pixel_count[31]~96 ;
wire \h_pixel_count[32]~97_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~9_combout ;
wire \h_pixel_count[0]~34 ;
wire \h_pixel_count[1]~35_combout ;
wire \h_pixel_count[1]~36 ;
wire \h_pixel_count[2]~37_combout ;
wire \h_pixel_count[2]~38 ;
wire \h_pixel_count[3]~39_combout ;
wire \h_pixel_count[3]~40 ;
wire \h_pixel_count[4]~41_combout ;
wire \h_pixel_count[4]~42 ;
wire \h_pixel_count[5]~43_combout ;
wire \h_pixel_count[5]~44 ;
wire \h_pixel_count[6]~45_combout ;
wire \h_pixel_count[6]~46 ;
wire \h_pixel_count[7]~47_combout ;
wire \h_pixel_count[7]~48 ;
wire \h_pixel_count[8]~49_combout ;
wire \h_sync~0_combout ;
wire \h_sync~1_combout ;
wire \v_line_count[16]~1_combout ;
wire \Add4~0_combout ;
wire \v_line_count~2_combout ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \v_line_count~3_combout ;
wire \Add4~3 ;
wire \Add4~4_combout ;
wire \v_line_count~4_combout ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \v_line_count~5_combout ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \v_line_count~0_combout ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \v_line_count[5]~6_combout ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \v_line_count[6]~7_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \v_line_count[7]~8_combout ;
wire \Add4~15 ;
wire \Add4~16_combout ;
wire \v_line_count[8]~9_combout ;
wire \Add4~17 ;
wire \Add4~18_combout ;
wire \v_line_count[9]~33_combout ;
wire \LessThan1~7_combout ;
wire \LessThan5~0_combout ;
wire \LessThan1~8_combout ;
wire \Add4~19 ;
wire \Add4~20_combout ;
wire \v_line_count[10]~10_combout ;
wire \Add4~21 ;
wire \Add4~22_combout ;
wire \v_line_count[11]~11_combout ;
wire \Add4~23 ;
wire \Add4~24_combout ;
wire \v_line_count[12]~12_combout ;
wire \Add4~25 ;
wire \Add4~26_combout ;
wire \v_line_count[13]~13_combout ;
wire \Add4~27 ;
wire \Add4~28_combout ;
wire \v_line_count[14]~14_combout ;
wire \Add4~29 ;
wire \Add4~30_combout ;
wire \v_line_count[15]~15_combout ;
wire \Add4~31 ;
wire \Add4~32_combout ;
wire \v_line_count[16]~16_combout ;
wire \Add4~33 ;
wire \Add4~34_combout ;
wire \v_line_count[17]~17_combout ;
wire \Add4~35 ;
wire \Add4~36_combout ;
wire \v_line_count[18]~18_combout ;
wire \Add4~37 ;
wire \Add4~38_combout ;
wire \v_line_count[19]~19_combout ;
wire \Add4~39 ;
wire \Add4~40_combout ;
wire \v_line_count[20]~20_combout ;
wire \Add4~41 ;
wire \Add4~42_combout ;
wire \v_line_count[21]~21_combout ;
wire \Add4~43 ;
wire \Add4~44_combout ;
wire \v_line_count[22]~22_combout ;
wire \Add4~45 ;
wire \Add4~46_combout ;
wire \v_line_count[23]~23_combout ;
wire \Add4~47 ;
wire \Add4~48_combout ;
wire \v_line_count[24]~24_combout ;
wire \Add4~49 ;
wire \Add4~50_combout ;
wire \v_line_count[25]~25_combout ;
wire \Add4~51 ;
wire \Add4~52_combout ;
wire \v_line_count[26]~26_combout ;
wire \Add4~53 ;
wire \Add4~54_combout ;
wire \v_line_count[27]~27_combout ;
wire \Add4~55 ;
wire \Add4~56_combout ;
wire \v_line_count[28]~28_combout ;
wire \Add4~57 ;
wire \Add4~58_combout ;
wire \v_line_count[29]~29_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~9_combout ;
wire \Add4~59 ;
wire \Add4~60_combout ;
wire \v_line_count[30]~30_combout ;
wire \Add4~61 ;
wire \Add4~62_combout ;
wire \v_line_count[31]~31_combout ;
wire \Add4~63 ;
wire \Add4~64_combout ;
wire \v_line_count[32]~32_combout ;
wire \LessThan1~6_combout ;
wire \green~0_combout ;
wire \v_sync~0_combout ;
wire \LessThan7~0_combout ;
wire \v_sync~1_combout ;
wire \v_sync~2_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~15 ;
wire \Add0~17 ;
wire \Add0~19 ;
wire \Add0~21 ;
wire \Add0~23 ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add1~16_combout ;
wire \Add0~24_combout ;
wire \Add0~22_combout ;
wire \Add1~14_combout ;
wire \Add1~12_combout ;
wire \Add0~20_combout ;
wire \Add0~18_combout ;
wire \Add1~10_combout ;
wire \Add0~16_combout ;
wire \Add1~8_combout ;
wire \Add0~14_combout ;
wire \Add1~6_combout ;
wire \Add0~12_combout ;
wire \Add1~4_combout ;
wire \Add0~10_combout ;
wire \Add1~2_combout ;
wire \Add1~0_combout ;
wire \Add0~8_combout ;
wire \Add0~6_combout ;
wire \Add0~4_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~17 ;
wire \Add2~19 ;
wire \Add2~21 ;
wire \Add2~22_combout ;
wire \Add2~20_combout ;
wire \Add2~18_combout ;
wire \Add0~0_combout ;
wire \Add0~2_combout ;
wire \Add2~0_combout ;
wire \Add2~2_combout ;
wire \Add2~4_combout ;
wire \Add2~6_combout ;
wire \Add2~8_combout ;
wire \Add2~10_combout ;
wire \Add2~12_combout ;
wire \Add2~14_combout ;
wire \Add2~16_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ;
wire \Mux0~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout ;
wire \screen|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \screen|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~4_combout ;
wire \LessThan6~0_combout ;
wire \LessThan6~1_combout ;
wire \LessThan6~2_combout ;
wire \LessThan6~3_combout ;
wire \green~1_combout ;
wire [3:0] \screen|altsyncram_component|auto_generated|rden_decode|w_anode116w ;
wire [2:0] \screen|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \screen|altsyncram_component|auto_generated|rden_decode|w_anode105w ;
wire [2:0] \screen|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \screen|altsyncram_component|auto_generated|rden_decode|w_anode94w ;
wire [32:0] v_line_count;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \screen|altsyncram_component|auto_generated|rden_decode|w_anode76w ;
wire [32:0] h_pixel_count;

wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \screen|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \screen|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \screen|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \screen|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X11_Y13_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N2
fiftyfivenm_io_obuf \h_sync~output (
	.i(\h_sync~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N16
fiftyfivenm_io_obuf \v_sync~output (
	.i(\v_sync~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
fiftyfivenm_io_obuf \green~output (
	.i(\green~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green),
	.obar());
// synopsys translate_off
defparam \green~output .bus_hold = "false";
defparam \green~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
fiftyfivenm_io_obuf \blue~output (
	.i(\green~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue),
	.obar());
// synopsys translate_off
defparam \blue~output .bus_hold = "false";
defparam \blue~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
fiftyfivenm_io_obuf \red~output (
	.i(\green~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red),
	.obar());
// synopsys translate_off
defparam \red~output .bus_hold = "false";
defparam \red~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 10;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 10;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 21;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \pll|altpll_component|auto_generated|pll1 .m = 42;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 248;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
fiftyfivenm_lcell_comb \h_pixel_count[0]~33 (
// Equation(s):
// \h_pixel_count[0]~33_combout  = h_pixel_count[0] $ (VCC)
// \h_pixel_count[0]~34  = CARRY(h_pixel_count[0])

	.dataa(gnd),
	.datab(h_pixel_count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\h_pixel_count[0]~33_combout ),
	.cout(\h_pixel_count[0]~34 ));
// synopsys translate_off
defparam \h_pixel_count[0]~33 .lut_mask = 16'h33CC;
defparam \h_pixel_count[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
fiftyfivenm_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ((!h_pixel_count[7] & (!h_pixel_count[5] & !h_pixel_count[6]))) # (!h_pixel_count[8])

	.dataa(h_pixel_count[7]),
	.datab(h_pixel_count[8]),
	.datac(h_pixel_count[5]),
	.datad(h_pixel_count[6]),
	.cin(gnd),
	.combout(\LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = 16'h3337;
defparam \LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
fiftyfivenm_lcell_comb \h_pixel_count[8]~49 (
// Equation(s):
// \h_pixel_count[8]~49_combout  = (h_pixel_count[8] & (\h_pixel_count[7]~48  $ (GND))) # (!h_pixel_count[8] & (!\h_pixel_count[7]~48  & VCC))
// \h_pixel_count[8]~50  = CARRY((h_pixel_count[8] & !\h_pixel_count[7]~48 ))

	.dataa(gnd),
	.datab(h_pixel_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[7]~48 ),
	.combout(\h_pixel_count[8]~49_combout ),
	.cout(\h_pixel_count[8]~50 ));
// synopsys translate_off
defparam \h_pixel_count[8]~49 .lut_mask = 16'hC30C;
defparam \h_pixel_count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
fiftyfivenm_lcell_comb \h_pixel_count[9]~51 (
// Equation(s):
// \h_pixel_count[9]~51_combout  = (h_pixel_count[9] & (!\h_pixel_count[8]~50 )) # (!h_pixel_count[9] & ((\h_pixel_count[8]~50 ) # (GND)))
// \h_pixel_count[9]~52  = CARRY((!\h_pixel_count[8]~50 ) # (!h_pixel_count[9]))

	.dataa(gnd),
	.datab(h_pixel_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[8]~50 ),
	.combout(\h_pixel_count[9]~51_combout ),
	.cout(\h_pixel_count[9]~52 ));
// synopsys translate_off
defparam \h_pixel_count[9]~51 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \h_pixel_count[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[9] .is_wysiwyg = "true";
defparam \h_pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
fiftyfivenm_lcell_comb \h_pixel_count[10]~53 (
// Equation(s):
// \h_pixel_count[10]~53_combout  = (h_pixel_count[10] & (\h_pixel_count[9]~52  $ (GND))) # (!h_pixel_count[10] & (!\h_pixel_count[9]~52  & VCC))
// \h_pixel_count[10]~54  = CARRY((h_pixel_count[10] & !\h_pixel_count[9]~52 ))

	.dataa(gnd),
	.datab(h_pixel_count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[9]~52 ),
	.combout(\h_pixel_count[10]~53_combout ),
	.cout(\h_pixel_count[10]~54 ));
// synopsys translate_off
defparam \h_pixel_count[10]~53 .lut_mask = 16'hC30C;
defparam \h_pixel_count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \h_pixel_count[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[10] .is_wysiwyg = "true";
defparam \h_pixel_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
fiftyfivenm_lcell_comb \h_pixel_count[11]~55 (
// Equation(s):
// \h_pixel_count[11]~55_combout  = (h_pixel_count[11] & (!\h_pixel_count[10]~54 )) # (!h_pixel_count[11] & ((\h_pixel_count[10]~54 ) # (GND)))
// \h_pixel_count[11]~56  = CARRY((!\h_pixel_count[10]~54 ) # (!h_pixel_count[11]))

	.dataa(h_pixel_count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[10]~54 ),
	.combout(\h_pixel_count[11]~55_combout ),
	.cout(\h_pixel_count[11]~56 ));
// synopsys translate_off
defparam \h_pixel_count[11]~55 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \h_pixel_count[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[11] .is_wysiwyg = "true";
defparam \h_pixel_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
fiftyfivenm_lcell_comb \h_pixel_count[12]~57 (
// Equation(s):
// \h_pixel_count[12]~57_combout  = (h_pixel_count[12] & (\h_pixel_count[11]~56  $ (GND))) # (!h_pixel_count[12] & (!\h_pixel_count[11]~56  & VCC))
// \h_pixel_count[12]~58  = CARRY((h_pixel_count[12] & !\h_pixel_count[11]~56 ))

	.dataa(gnd),
	.datab(h_pixel_count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[11]~56 ),
	.combout(\h_pixel_count[12]~57_combout ),
	.cout(\h_pixel_count[12]~58 ));
// synopsys translate_off
defparam \h_pixel_count[12]~57 .lut_mask = 16'hC30C;
defparam \h_pixel_count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \h_pixel_count[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[12] .is_wysiwyg = "true";
defparam \h_pixel_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
fiftyfivenm_lcell_comb \h_pixel_count[13]~59 (
// Equation(s):
// \h_pixel_count[13]~59_combout  = (h_pixel_count[13] & (!\h_pixel_count[12]~58 )) # (!h_pixel_count[13] & ((\h_pixel_count[12]~58 ) # (GND)))
// \h_pixel_count[13]~60  = CARRY((!\h_pixel_count[12]~58 ) # (!h_pixel_count[13]))

	.dataa(h_pixel_count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[12]~58 ),
	.combout(\h_pixel_count[13]~59_combout ),
	.cout(\h_pixel_count[13]~60 ));
// synopsys translate_off
defparam \h_pixel_count[13]~59 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \h_pixel_count[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[13] .is_wysiwyg = "true";
defparam \h_pixel_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
fiftyfivenm_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!h_pixel_count[10] & (!h_pixel_count[11] & (!h_pixel_count[13] & !h_pixel_count[12])))

	.dataa(h_pixel_count[10]),
	.datab(h_pixel_count[11]),
	.datac(h_pixel_count[13]),
	.datad(h_pixel_count[12]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0001;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
fiftyfivenm_lcell_comb \h_pixel_count[14]~61 (
// Equation(s):
// \h_pixel_count[14]~61_combout  = (h_pixel_count[14] & (\h_pixel_count[13]~60  $ (GND))) # (!h_pixel_count[14] & (!\h_pixel_count[13]~60  & VCC))
// \h_pixel_count[14]~62  = CARRY((h_pixel_count[14] & !\h_pixel_count[13]~60 ))

	.dataa(h_pixel_count[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[13]~60 ),
	.combout(\h_pixel_count[14]~61_combout ),
	.cout(\h_pixel_count[14]~62 ));
// synopsys translate_off
defparam \h_pixel_count[14]~61 .lut_mask = 16'hA50A;
defparam \h_pixel_count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \h_pixel_count[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[14] .is_wysiwyg = "true";
defparam \h_pixel_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
fiftyfivenm_lcell_comb \h_pixel_count[15]~63 (
// Equation(s):
// \h_pixel_count[15]~63_combout  = (h_pixel_count[15] & (!\h_pixel_count[14]~62 )) # (!h_pixel_count[15] & ((\h_pixel_count[14]~62 ) # (GND)))
// \h_pixel_count[15]~64  = CARRY((!\h_pixel_count[14]~62 ) # (!h_pixel_count[15]))

	.dataa(gnd),
	.datab(h_pixel_count[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[14]~62 ),
	.combout(\h_pixel_count[15]~63_combout ),
	.cout(\h_pixel_count[15]~64 ));
// synopsys translate_off
defparam \h_pixel_count[15]~63 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \h_pixel_count[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[15] .is_wysiwyg = "true";
defparam \h_pixel_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
fiftyfivenm_lcell_comb \h_pixel_count[16]~65 (
// Equation(s):
// \h_pixel_count[16]~65_combout  = (h_pixel_count[16] & (\h_pixel_count[15]~64  $ (GND))) # (!h_pixel_count[16] & (!\h_pixel_count[15]~64  & VCC))
// \h_pixel_count[16]~66  = CARRY((h_pixel_count[16] & !\h_pixel_count[15]~64 ))

	.dataa(gnd),
	.datab(h_pixel_count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[15]~64 ),
	.combout(\h_pixel_count[16]~65_combout ),
	.cout(\h_pixel_count[16]~66 ));
// synopsys translate_off
defparam \h_pixel_count[16]~65 .lut_mask = 16'hC30C;
defparam \h_pixel_count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \h_pixel_count[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[16] .is_wysiwyg = "true";
defparam \h_pixel_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
fiftyfivenm_lcell_comb \h_pixel_count[17]~67 (
// Equation(s):
// \h_pixel_count[17]~67_combout  = (h_pixel_count[17] & (!\h_pixel_count[16]~66 )) # (!h_pixel_count[17] & ((\h_pixel_count[16]~66 ) # (GND)))
// \h_pixel_count[17]~68  = CARRY((!\h_pixel_count[16]~66 ) # (!h_pixel_count[17]))

	.dataa(gnd),
	.datab(h_pixel_count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[16]~66 ),
	.combout(\h_pixel_count[17]~67_combout ),
	.cout(\h_pixel_count[17]~68 ));
// synopsys translate_off
defparam \h_pixel_count[17]~67 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \h_pixel_count[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[17] .is_wysiwyg = "true";
defparam \h_pixel_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
fiftyfivenm_lcell_comb \h_pixel_count[18]~69 (
// Equation(s):
// \h_pixel_count[18]~69_combout  = (h_pixel_count[18] & (\h_pixel_count[17]~68  $ (GND))) # (!h_pixel_count[18] & (!\h_pixel_count[17]~68  & VCC))
// \h_pixel_count[18]~70  = CARRY((h_pixel_count[18] & !\h_pixel_count[17]~68 ))

	.dataa(gnd),
	.datab(h_pixel_count[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[17]~68 ),
	.combout(\h_pixel_count[18]~69_combout ),
	.cout(\h_pixel_count[18]~70 ));
// synopsys translate_off
defparam \h_pixel_count[18]~69 .lut_mask = 16'hC30C;
defparam \h_pixel_count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \h_pixel_count[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[18] .is_wysiwyg = "true";
defparam \h_pixel_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
fiftyfivenm_lcell_comb \h_pixel_count[19]~71 (
// Equation(s):
// \h_pixel_count[19]~71_combout  = (h_pixel_count[19] & (!\h_pixel_count[18]~70 )) # (!h_pixel_count[19] & ((\h_pixel_count[18]~70 ) # (GND)))
// \h_pixel_count[19]~72  = CARRY((!\h_pixel_count[18]~70 ) # (!h_pixel_count[19]))

	.dataa(h_pixel_count[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[18]~70 ),
	.combout(\h_pixel_count[19]~71_combout ),
	.cout(\h_pixel_count[19]~72 ));
// synopsys translate_off
defparam \h_pixel_count[19]~71 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \h_pixel_count[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[19] .is_wysiwyg = "true";
defparam \h_pixel_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
fiftyfivenm_lcell_comb \h_pixel_count[20]~73 (
// Equation(s):
// \h_pixel_count[20]~73_combout  = (h_pixel_count[20] & (\h_pixel_count[19]~72  $ (GND))) # (!h_pixel_count[20] & (!\h_pixel_count[19]~72  & VCC))
// \h_pixel_count[20]~74  = CARRY((h_pixel_count[20] & !\h_pixel_count[19]~72 ))

	.dataa(gnd),
	.datab(h_pixel_count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[19]~72 ),
	.combout(\h_pixel_count[20]~73_combout ),
	.cout(\h_pixel_count[20]~74 ));
// synopsys translate_off
defparam \h_pixel_count[20]~73 .lut_mask = 16'hC30C;
defparam \h_pixel_count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \h_pixel_count[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[20] .is_wysiwyg = "true";
defparam \h_pixel_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
fiftyfivenm_lcell_comb \h_pixel_count[21]~75 (
// Equation(s):
// \h_pixel_count[21]~75_combout  = (h_pixel_count[21] & (!\h_pixel_count[20]~74 )) # (!h_pixel_count[21] & ((\h_pixel_count[20]~74 ) # (GND)))
// \h_pixel_count[21]~76  = CARRY((!\h_pixel_count[20]~74 ) # (!h_pixel_count[21]))

	.dataa(h_pixel_count[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[20]~74 ),
	.combout(\h_pixel_count[21]~75_combout ),
	.cout(\h_pixel_count[21]~76 ));
// synopsys translate_off
defparam \h_pixel_count[21]~75 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \h_pixel_count[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[21] .is_wysiwyg = "true";
defparam \h_pixel_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
fiftyfivenm_lcell_comb \h_pixel_count[22]~77 (
// Equation(s):
// \h_pixel_count[22]~77_combout  = (h_pixel_count[22] & (\h_pixel_count[21]~76  $ (GND))) # (!h_pixel_count[22] & (!\h_pixel_count[21]~76  & VCC))
// \h_pixel_count[22]~78  = CARRY((h_pixel_count[22] & !\h_pixel_count[21]~76 ))

	.dataa(gnd),
	.datab(h_pixel_count[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[21]~76 ),
	.combout(\h_pixel_count[22]~77_combout ),
	.cout(\h_pixel_count[22]~78 ));
// synopsys translate_off
defparam \h_pixel_count[22]~77 .lut_mask = 16'hC30C;
defparam \h_pixel_count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \h_pixel_count[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[22] .is_wysiwyg = "true";
defparam \h_pixel_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
fiftyfivenm_lcell_comb \h_pixel_count[23]~79 (
// Equation(s):
// \h_pixel_count[23]~79_combout  = (h_pixel_count[23] & (!\h_pixel_count[22]~78 )) # (!h_pixel_count[23] & ((\h_pixel_count[22]~78 ) # (GND)))
// \h_pixel_count[23]~80  = CARRY((!\h_pixel_count[22]~78 ) # (!h_pixel_count[23]))

	.dataa(h_pixel_count[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[22]~78 ),
	.combout(\h_pixel_count[23]~79_combout ),
	.cout(\h_pixel_count[23]~80 ));
// synopsys translate_off
defparam \h_pixel_count[23]~79 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \h_pixel_count[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[23] .is_wysiwyg = "true";
defparam \h_pixel_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
fiftyfivenm_lcell_comb \h_pixel_count[24]~81 (
// Equation(s):
// \h_pixel_count[24]~81_combout  = (h_pixel_count[24] & (\h_pixel_count[23]~80  $ (GND))) # (!h_pixel_count[24] & (!\h_pixel_count[23]~80  & VCC))
// \h_pixel_count[24]~82  = CARRY((h_pixel_count[24] & !\h_pixel_count[23]~80 ))

	.dataa(gnd),
	.datab(h_pixel_count[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[23]~80 ),
	.combout(\h_pixel_count[24]~81_combout ),
	.cout(\h_pixel_count[24]~82 ));
// synopsys translate_off
defparam \h_pixel_count[24]~81 .lut_mask = 16'hC30C;
defparam \h_pixel_count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \h_pixel_count[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[24] .is_wysiwyg = "true";
defparam \h_pixel_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
fiftyfivenm_lcell_comb \h_pixel_count[25]~83 (
// Equation(s):
// \h_pixel_count[25]~83_combout  = (h_pixel_count[25] & (!\h_pixel_count[24]~82 )) # (!h_pixel_count[25] & ((\h_pixel_count[24]~82 ) # (GND)))
// \h_pixel_count[25]~84  = CARRY((!\h_pixel_count[24]~82 ) # (!h_pixel_count[25]))

	.dataa(gnd),
	.datab(h_pixel_count[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[24]~82 ),
	.combout(\h_pixel_count[25]~83_combout ),
	.cout(\h_pixel_count[25]~84 ));
// synopsys translate_off
defparam \h_pixel_count[25]~83 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \h_pixel_count[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[25] .is_wysiwyg = "true";
defparam \h_pixel_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
fiftyfivenm_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (!h_pixel_count[22] & (!h_pixel_count[25] & (!h_pixel_count[23] & !h_pixel_count[24])))

	.dataa(h_pixel_count[22]),
	.datab(h_pixel_count[25]),
	.datac(h_pixel_count[23]),
	.datad(h_pixel_count[24]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h0001;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
fiftyfivenm_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!h_pixel_count[15] & (!h_pixel_count[17] & (!h_pixel_count[16] & !h_pixel_count[14])))

	.dataa(h_pixel_count[15]),
	.datab(h_pixel_count[17]),
	.datac(h_pixel_count[16]),
	.datad(h_pixel_count[14]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0001;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
fiftyfivenm_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!h_pixel_count[20] & (!h_pixel_count[19] & (!h_pixel_count[21] & !h_pixel_count[18])))

	.dataa(h_pixel_count[20]),
	.datab(h_pixel_count[19]),
	.datac(h_pixel_count[21]),
	.datad(h_pixel_count[18]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0001;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
fiftyfivenm_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~0_combout  & (\LessThan0~3_combout  & (\LessThan0~1_combout  & \LessThan0~2_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h8000;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
fiftyfivenm_lcell_comb \h_pixel_count[26]~85 (
// Equation(s):
// \h_pixel_count[26]~85_combout  = (h_pixel_count[26] & (\h_pixel_count[25]~84  $ (GND))) # (!h_pixel_count[26] & (!\h_pixel_count[25]~84  & VCC))
// \h_pixel_count[26]~86  = CARRY((h_pixel_count[26] & !\h_pixel_count[25]~84 ))

	.dataa(gnd),
	.datab(h_pixel_count[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[25]~84 ),
	.combout(\h_pixel_count[26]~85_combout ),
	.cout(\h_pixel_count[26]~86 ));
// synopsys translate_off
defparam \h_pixel_count[26]~85 .lut_mask = 16'hC30C;
defparam \h_pixel_count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \h_pixel_count[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[26] .is_wysiwyg = "true";
defparam \h_pixel_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
fiftyfivenm_lcell_comb \h_pixel_count[27]~87 (
// Equation(s):
// \h_pixel_count[27]~87_combout  = (h_pixel_count[27] & (!\h_pixel_count[26]~86 )) # (!h_pixel_count[27] & ((\h_pixel_count[26]~86 ) # (GND)))
// \h_pixel_count[27]~88  = CARRY((!\h_pixel_count[26]~86 ) # (!h_pixel_count[27]))

	.dataa(h_pixel_count[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[26]~86 ),
	.combout(\h_pixel_count[27]~87_combout ),
	.cout(\h_pixel_count[27]~88 ));
// synopsys translate_off
defparam \h_pixel_count[27]~87 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \h_pixel_count[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[27] .is_wysiwyg = "true";
defparam \h_pixel_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
fiftyfivenm_lcell_comb \h_pixel_count[28]~89 (
// Equation(s):
// \h_pixel_count[28]~89_combout  = (h_pixel_count[28] & (\h_pixel_count[27]~88  $ (GND))) # (!h_pixel_count[28] & (!\h_pixel_count[27]~88  & VCC))
// \h_pixel_count[28]~90  = CARRY((h_pixel_count[28] & !\h_pixel_count[27]~88 ))

	.dataa(gnd),
	.datab(h_pixel_count[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[27]~88 ),
	.combout(\h_pixel_count[28]~89_combout ),
	.cout(\h_pixel_count[28]~90 ));
// synopsys translate_off
defparam \h_pixel_count[28]~89 .lut_mask = 16'hC30C;
defparam \h_pixel_count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \h_pixel_count[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[28] .is_wysiwyg = "true";
defparam \h_pixel_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
fiftyfivenm_lcell_comb \h_pixel_count[29]~91 (
// Equation(s):
// \h_pixel_count[29]~91_combout  = (h_pixel_count[29] & (!\h_pixel_count[28]~90 )) # (!h_pixel_count[29] & ((\h_pixel_count[28]~90 ) # (GND)))
// \h_pixel_count[29]~92  = CARRY((!\h_pixel_count[28]~90 ) # (!h_pixel_count[29]))

	.dataa(h_pixel_count[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[28]~90 ),
	.combout(\h_pixel_count[29]~91_combout ),
	.cout(\h_pixel_count[29]~92 ));
// synopsys translate_off
defparam \h_pixel_count[29]~91 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \h_pixel_count[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[29] .is_wysiwyg = "true";
defparam \h_pixel_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
fiftyfivenm_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (!h_pixel_count[29] & (!h_pixel_count[28] & (!h_pixel_count[26] & !h_pixel_count[27])))

	.dataa(h_pixel_count[29]),
	.datab(h_pixel_count[28]),
	.datac(h_pixel_count[26]),
	.datad(h_pixel_count[27]),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h0001;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
fiftyfivenm_lcell_comb \h_pixel_count[30]~93 (
// Equation(s):
// \h_pixel_count[30]~93_combout  = (h_pixel_count[30] & (\h_pixel_count[29]~92  $ (GND))) # (!h_pixel_count[30] & (!\h_pixel_count[29]~92  & VCC))
// \h_pixel_count[30]~94  = CARRY((h_pixel_count[30] & !\h_pixel_count[29]~92 ))

	.dataa(h_pixel_count[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[29]~92 ),
	.combout(\h_pixel_count[30]~93_combout ),
	.cout(\h_pixel_count[30]~94 ));
// synopsys translate_off
defparam \h_pixel_count[30]~93 .lut_mask = 16'hA50A;
defparam \h_pixel_count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \h_pixel_count[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[30] .is_wysiwyg = "true";
defparam \h_pixel_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
fiftyfivenm_lcell_comb \h_pixel_count[31]~95 (
// Equation(s):
// \h_pixel_count[31]~95_combout  = (h_pixel_count[31] & (!\h_pixel_count[30]~94 )) # (!h_pixel_count[31] & ((\h_pixel_count[30]~94 ) # (GND)))
// \h_pixel_count[31]~96  = CARRY((!\h_pixel_count[30]~94 ) # (!h_pixel_count[31]))

	.dataa(gnd),
	.datab(h_pixel_count[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[30]~94 ),
	.combout(\h_pixel_count[31]~95_combout ),
	.cout(\h_pixel_count[31]~96 ));
// synopsys translate_off
defparam \h_pixel_count[31]~95 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \h_pixel_count[31] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[31] .is_wysiwyg = "true";
defparam \h_pixel_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
fiftyfivenm_lcell_comb \h_pixel_count[32]~97 (
// Equation(s):
// \h_pixel_count[32]~97_combout  = h_pixel_count[32] $ (!\h_pixel_count[31]~96 )

	.dataa(gnd),
	.datab(h_pixel_count[32]),
	.datac(gnd),
	.datad(gnd),
	.cin(\h_pixel_count[31]~96 ),
	.combout(\h_pixel_count[32]~97_combout ),
	.cout());
// synopsys translate_off
defparam \h_pixel_count[32]~97 .lut_mask = 16'hC3C3;
defparam \h_pixel_count[32]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \h_pixel_count[32] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[32]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[32]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[32] .is_wysiwyg = "true";
defparam \h_pixel_count[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
fiftyfivenm_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (!h_pixel_count[32] & (!h_pixel_count[31] & !h_pixel_count[30]))

	.dataa(gnd),
	.datab(h_pixel_count[32]),
	.datac(h_pixel_count[31]),
	.datad(h_pixel_count[30]),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'h0003;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
fiftyfivenm_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (\LessThan0~4_combout  & (\LessThan0~5_combout  & \LessThan0~6_combout ))

	.dataa(\LessThan0~4_combout ),
	.datab(\LessThan0~5_combout ),
	.datac(\LessThan0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h8080;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
fiftyfivenm_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ((!\LessThan0~8_combout  & h_pixel_count[9])) # (!\LessThan0~7_combout )

	.dataa(\LessThan0~8_combout ),
	.datab(\LessThan0~7_combout ),
	.datac(h_pixel_count[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h7373;
defparam \LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \h_pixel_count[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[0] .is_wysiwyg = "true";
defparam \h_pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
fiftyfivenm_lcell_comb \h_pixel_count[1]~35 (
// Equation(s):
// \h_pixel_count[1]~35_combout  = (h_pixel_count[1] & (!\h_pixel_count[0]~34 )) # (!h_pixel_count[1] & ((\h_pixel_count[0]~34 ) # (GND)))
// \h_pixel_count[1]~36  = CARRY((!\h_pixel_count[0]~34 ) # (!h_pixel_count[1]))

	.dataa(gnd),
	.datab(h_pixel_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[0]~34 ),
	.combout(\h_pixel_count[1]~35_combout ),
	.cout(\h_pixel_count[1]~36 ));
// synopsys translate_off
defparam \h_pixel_count[1]~35 .lut_mask = 16'h3C3F;
defparam \h_pixel_count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \h_pixel_count[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[1] .is_wysiwyg = "true";
defparam \h_pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
fiftyfivenm_lcell_comb \h_pixel_count[2]~37 (
// Equation(s):
// \h_pixel_count[2]~37_combout  = (h_pixel_count[2] & (\h_pixel_count[1]~36  $ (GND))) # (!h_pixel_count[2] & (!\h_pixel_count[1]~36  & VCC))
// \h_pixel_count[2]~38  = CARRY((h_pixel_count[2] & !\h_pixel_count[1]~36 ))

	.dataa(gnd),
	.datab(h_pixel_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[1]~36 ),
	.combout(\h_pixel_count[2]~37_combout ),
	.cout(\h_pixel_count[2]~38 ));
// synopsys translate_off
defparam \h_pixel_count[2]~37 .lut_mask = 16'hC30C;
defparam \h_pixel_count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \h_pixel_count[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[2] .is_wysiwyg = "true";
defparam \h_pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
fiftyfivenm_lcell_comb \h_pixel_count[3]~39 (
// Equation(s):
// \h_pixel_count[3]~39_combout  = (h_pixel_count[3] & (!\h_pixel_count[2]~38 )) # (!h_pixel_count[3] & ((\h_pixel_count[2]~38 ) # (GND)))
// \h_pixel_count[3]~40  = CARRY((!\h_pixel_count[2]~38 ) # (!h_pixel_count[3]))

	.dataa(h_pixel_count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[2]~38 ),
	.combout(\h_pixel_count[3]~39_combout ),
	.cout(\h_pixel_count[3]~40 ));
// synopsys translate_off
defparam \h_pixel_count[3]~39 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \h_pixel_count[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[3] .is_wysiwyg = "true";
defparam \h_pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
fiftyfivenm_lcell_comb \h_pixel_count[4]~41 (
// Equation(s):
// \h_pixel_count[4]~41_combout  = (h_pixel_count[4] & (\h_pixel_count[3]~40  $ (GND))) # (!h_pixel_count[4] & (!\h_pixel_count[3]~40  & VCC))
// \h_pixel_count[4]~42  = CARRY((h_pixel_count[4] & !\h_pixel_count[3]~40 ))

	.dataa(gnd),
	.datab(h_pixel_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[3]~40 ),
	.combout(\h_pixel_count[4]~41_combout ),
	.cout(\h_pixel_count[4]~42 ));
// synopsys translate_off
defparam \h_pixel_count[4]~41 .lut_mask = 16'hC30C;
defparam \h_pixel_count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \h_pixel_count[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[4] .is_wysiwyg = "true";
defparam \h_pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
fiftyfivenm_lcell_comb \h_pixel_count[5]~43 (
// Equation(s):
// \h_pixel_count[5]~43_combout  = (h_pixel_count[5] & (!\h_pixel_count[4]~42 )) # (!h_pixel_count[5] & ((\h_pixel_count[4]~42 ) # (GND)))
// \h_pixel_count[5]~44  = CARRY((!\h_pixel_count[4]~42 ) # (!h_pixel_count[5]))

	.dataa(h_pixel_count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[4]~42 ),
	.combout(\h_pixel_count[5]~43_combout ),
	.cout(\h_pixel_count[5]~44 ));
// synopsys translate_off
defparam \h_pixel_count[5]~43 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \h_pixel_count[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[5] .is_wysiwyg = "true";
defparam \h_pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
fiftyfivenm_lcell_comb \h_pixel_count[6]~45 (
// Equation(s):
// \h_pixel_count[6]~45_combout  = (h_pixel_count[6] & (\h_pixel_count[5]~44  $ (GND))) # (!h_pixel_count[6] & (!\h_pixel_count[5]~44  & VCC))
// \h_pixel_count[6]~46  = CARRY((h_pixel_count[6] & !\h_pixel_count[5]~44 ))

	.dataa(gnd),
	.datab(h_pixel_count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[5]~44 ),
	.combout(\h_pixel_count[6]~45_combout ),
	.cout(\h_pixel_count[6]~46 ));
// synopsys translate_off
defparam \h_pixel_count[6]~45 .lut_mask = 16'hC30C;
defparam \h_pixel_count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \h_pixel_count[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[6] .is_wysiwyg = "true";
defparam \h_pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
fiftyfivenm_lcell_comb \h_pixel_count[7]~47 (
// Equation(s):
// \h_pixel_count[7]~47_combout  = (h_pixel_count[7] & (!\h_pixel_count[6]~46 )) # (!h_pixel_count[7] & ((\h_pixel_count[6]~46 ) # (GND)))
// \h_pixel_count[7]~48  = CARRY((!\h_pixel_count[6]~46 ) # (!h_pixel_count[7]))

	.dataa(h_pixel_count[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pixel_count[6]~46 ),
	.combout(\h_pixel_count[7]~47_combout ),
	.cout(\h_pixel_count[7]~48 ));
// synopsys translate_off
defparam \h_pixel_count[7]~47 .lut_mask = 16'h5A5F;
defparam \h_pixel_count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \h_pixel_count[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[7] .is_wysiwyg = "true";
defparam \h_pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \h_pixel_count[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\h_pixel_count[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pixel_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pixel_count[8] .is_wysiwyg = "true";
defparam \h_pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
fiftyfivenm_lcell_comb \h_sync~0 (
// Equation(s):
// \h_sync~0_combout  = (h_pixel_count[7]) # ((h_pixel_count[6] & (h_pixel_count[4] & h_pixel_count[5])) # (!h_pixel_count[6] & (!h_pixel_count[4] & !h_pixel_count[5])))

	.dataa(h_pixel_count[6]),
	.datab(h_pixel_count[4]),
	.datac(h_pixel_count[5]),
	.datad(h_pixel_count[7]),
	.cin(gnd),
	.combout(\h_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \h_sync~0 .lut_mask = 16'hFF81;
defparam \h_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
fiftyfivenm_lcell_comb \h_sync~1 (
// Equation(s):
// \h_sync~1_combout  = (h_pixel_count[8]) # (((h_pixel_count[9]) # (\h_sync~0_combout )) # (!\LessThan0~7_combout ))

	.dataa(h_pixel_count[8]),
	.datab(\LessThan0~7_combout ),
	.datac(h_pixel_count[9]),
	.datad(\h_sync~0_combout ),
	.cin(gnd),
	.combout(\h_sync~1_combout ),
	.cout());
// synopsys translate_off
defparam \h_sync~1 .lut_mask = 16'hFFFB;
defparam \h_sync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
fiftyfivenm_lcell_comb \v_line_count[16]~1 (
// Equation(s):
// \v_line_count[16]~1_combout  = (((!\LessThan0~8_combout  & h_pixel_count[9])) # (!\LessThan0~7_combout )) # (!\LessThan1~9_combout )

	.dataa(\LessThan0~8_combout ),
	.datab(h_pixel_count[9]),
	.datac(\LessThan1~9_combout ),
	.datad(\LessThan0~7_combout ),
	.cin(gnd),
	.combout(\v_line_count[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[16]~1 .lut_mask = 16'h4FFF;
defparam \v_line_count[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
fiftyfivenm_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = v_line_count[0] $ (VCC)
// \Add4~1  = CARRY(v_line_count[0])

	.dataa(v_line_count[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h55AA;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
fiftyfivenm_lcell_comb \v_line_count~2 (
// Equation(s):
// \v_line_count~2_combout  = (\LessThan1~9_combout  & \Add4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan1~9_combout ),
	.datad(\Add4~0_combout ),
	.cin(gnd),
	.combout(\v_line_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count~2 .lut_mask = 16'hF000;
defparam \v_line_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \v_line_count[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[0] .is_wysiwyg = "true";
defparam \v_line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
fiftyfivenm_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (v_line_count[1] & (!\Add4~1 )) # (!v_line_count[1] & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!v_line_count[1]))

	.dataa(v_line_count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h5A5F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
fiftyfivenm_lcell_comb \v_line_count~3 (
// Equation(s):
// \v_line_count~3_combout  = (\LessThan1~9_combout  & \Add4~2_combout )

	.dataa(gnd),
	.datab(\LessThan1~9_combout ),
	.datac(gnd),
	.datad(\Add4~2_combout ),
	.cin(gnd),
	.combout(\v_line_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count~3 .lut_mask = 16'hCC00;
defparam \v_line_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \v_line_count[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[1] .is_wysiwyg = "true";
defparam \v_line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
fiftyfivenm_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (v_line_count[2] & (\Add4~3  $ (GND))) # (!v_line_count[2] & (!\Add4~3  & VCC))
// \Add4~5  = CARRY((v_line_count[2] & !\Add4~3 ))

	.dataa(v_line_count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'hA50A;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
fiftyfivenm_lcell_comb \v_line_count~4 (
// Equation(s):
// \v_line_count~4_combout  = (\Add4~4_combout  & \LessThan1~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add4~4_combout ),
	.datad(\LessThan1~9_combout ),
	.cin(gnd),
	.combout(\v_line_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count~4 .lut_mask = 16'hF000;
defparam \v_line_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \v_line_count[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[2] .is_wysiwyg = "true";
defparam \v_line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
fiftyfivenm_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (v_line_count[3] & (!\Add4~5 )) # (!v_line_count[3] & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!v_line_count[3]))

	.dataa(gnd),
	.datab(v_line_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h3C3F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
fiftyfivenm_lcell_comb \v_line_count~5 (
// Equation(s):
// \v_line_count~5_combout  = (\LessThan1~9_combout  & \Add4~6_combout )

	.dataa(gnd),
	.datab(\LessThan1~9_combout ),
	.datac(gnd),
	.datad(\Add4~6_combout ),
	.cin(gnd),
	.combout(\v_line_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count~5 .lut_mask = 16'hCC00;
defparam \v_line_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \v_line_count[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[3] .is_wysiwyg = "true";
defparam \v_line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
fiftyfivenm_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (v_line_count[4] & (\Add4~7  $ (GND))) # (!v_line_count[4] & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((v_line_count[4] & !\Add4~7 ))

	.dataa(gnd),
	.datab(v_line_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hC30C;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
fiftyfivenm_lcell_comb \v_line_count~0 (
// Equation(s):
// \v_line_count~0_combout  = (\LessThan1~9_combout  & \Add4~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan1~9_combout ),
	.datad(\Add4~8_combout ),
	.cin(gnd),
	.combout(\v_line_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count~0 .lut_mask = 16'hF000;
defparam \v_line_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \v_line_count[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\v_line_count[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[4] .is_wysiwyg = "true";
defparam \v_line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
fiftyfivenm_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (v_line_count[5] & (!\Add4~9 )) # (!v_line_count[5] & ((\Add4~9 ) # (GND)))
// \Add4~11  = CARRY((!\Add4~9 ) # (!v_line_count[5]))

	.dataa(v_line_count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h5A5F;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
fiftyfivenm_lcell_comb \v_line_count[5]~6 (
// Equation(s):
// \v_line_count[5]~6_combout  = (\v_line_count[16]~1_combout  & (\LessThan1~9_combout  & ((\Add4~10_combout )))) # (!\v_line_count[16]~1_combout  & (((v_line_count[5]))))

	.dataa(\v_line_count[16]~1_combout ),
	.datab(\LessThan1~9_combout ),
	.datac(v_line_count[5]),
	.datad(\Add4~10_combout ),
	.cin(gnd),
	.combout(\v_line_count[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[5]~6 .lut_mask = 16'hD850;
defparam \v_line_count[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \v_line_count[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[5] .is_wysiwyg = "true";
defparam \v_line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
fiftyfivenm_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (v_line_count[6] & (\Add4~11  $ (GND))) # (!v_line_count[6] & (!\Add4~11  & VCC))
// \Add4~13  = CARRY((v_line_count[6] & !\Add4~11 ))

	.dataa(gnd),
	.datab(v_line_count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hC30C;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
fiftyfivenm_lcell_comb \v_line_count[6]~7 (
// Equation(s):
// \v_line_count[6]~7_combout  = (\v_line_count[16]~1_combout  & (\LessThan1~9_combout  & ((\Add4~12_combout )))) # (!\v_line_count[16]~1_combout  & (((v_line_count[6]))))

	.dataa(\v_line_count[16]~1_combout ),
	.datab(\LessThan1~9_combout ),
	.datac(v_line_count[6]),
	.datad(\Add4~12_combout ),
	.cin(gnd),
	.combout(\v_line_count[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[6]~7 .lut_mask = 16'hD850;
defparam \v_line_count[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \v_line_count[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[6] .is_wysiwyg = "true";
defparam \v_line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
fiftyfivenm_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (v_line_count[7] & (!\Add4~13 )) # (!v_line_count[7] & ((\Add4~13 ) # (GND)))
// \Add4~15  = CARRY((!\Add4~13 ) # (!v_line_count[7]))

	.dataa(gnd),
	.datab(v_line_count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h3C3F;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
fiftyfivenm_lcell_comb \v_line_count[7]~8 (
// Equation(s):
// \v_line_count[7]~8_combout  = (\v_line_count[16]~1_combout  & (\Add4~14_combout  & (\LessThan1~9_combout ))) # (!\v_line_count[16]~1_combout  & (((v_line_count[7]))))

	.dataa(\Add4~14_combout ),
	.datab(\LessThan1~9_combout ),
	.datac(v_line_count[7]),
	.datad(\v_line_count[16]~1_combout ),
	.cin(gnd),
	.combout(\v_line_count[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[7]~8 .lut_mask = 16'h88F0;
defparam \v_line_count[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \v_line_count[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[7] .is_wysiwyg = "true";
defparam \v_line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
fiftyfivenm_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = (v_line_count[8] & (\Add4~15  $ (GND))) # (!v_line_count[8] & (!\Add4~15  & VCC))
// \Add4~17  = CARRY((v_line_count[8] & !\Add4~15 ))

	.dataa(gnd),
	.datab(v_line_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'hC30C;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
fiftyfivenm_lcell_comb \v_line_count[8]~9 (
// Equation(s):
// \v_line_count[8]~9_combout  = (\v_line_count[16]~1_combout  & (\Add4~16_combout  & ((\LessThan1~9_combout )))) # (!\v_line_count[16]~1_combout  & (((v_line_count[8]))))

	.dataa(\Add4~16_combout ),
	.datab(\v_line_count[16]~1_combout ),
	.datac(v_line_count[8]),
	.datad(\LessThan1~9_combout ),
	.cin(gnd),
	.combout(\v_line_count[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[8]~9 .lut_mask = 16'hB830;
defparam \v_line_count[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \v_line_count[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[8] .is_wysiwyg = "true";
defparam \v_line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
fiftyfivenm_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = (v_line_count[9] & (!\Add4~17 )) # (!v_line_count[9] & ((\Add4~17 ) # (GND)))
// \Add4~19  = CARRY((!\Add4~17 ) # (!v_line_count[9]))

	.dataa(gnd),
	.datab(v_line_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h3C3F;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
fiftyfivenm_lcell_comb \v_line_count[9]~33 (
// Equation(s):
// \v_line_count[9]~33_combout  = (\v_line_count[16]~1_combout  & (\LessThan1~9_combout  & ((\Add4~18_combout )))) # (!\v_line_count[16]~1_combout  & (((v_line_count[9]))))

	.dataa(\LessThan1~9_combout ),
	.datab(\v_line_count[16]~1_combout ),
	.datac(v_line_count[9]),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\v_line_count[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[9]~33 .lut_mask = 16'hB830;
defparam \v_line_count[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \v_line_count[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[9] .is_wysiwyg = "true";
defparam \v_line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
fiftyfivenm_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (!v_line_count[8] & (!v_line_count[7] & (!v_line_count[6] & !v_line_count[5])))

	.dataa(v_line_count[8]),
	.datab(v_line_count[7]),
	.datac(v_line_count[6]),
	.datad(v_line_count[5]),
	.cin(gnd),
	.combout(\LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'h0001;
defparam \LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
fiftyfivenm_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (((!v_line_count[1] & !v_line_count[0])) # (!v_line_count[3])) # (!v_line_count[2])

	.dataa(v_line_count[2]),
	.datab(v_line_count[3]),
	.datac(v_line_count[1]),
	.datad(v_line_count[0]),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'h777F;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
fiftyfivenm_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ((\LessThan1~7_combout  & (\LessThan5~0_combout  & !v_line_count[4]))) # (!v_line_count[9])

	.dataa(v_line_count[9]),
	.datab(\LessThan1~7_combout ),
	.datac(\LessThan5~0_combout ),
	.datad(v_line_count[4]),
	.cin(gnd),
	.combout(\LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~8 .lut_mask = 16'h55D5;
defparam \LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
fiftyfivenm_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = (v_line_count[10] & (\Add4~19  $ (GND))) # (!v_line_count[10] & (!\Add4~19  & VCC))
// \Add4~21  = CARRY((v_line_count[10] & !\Add4~19 ))

	.dataa(v_line_count[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~19 ),
	.combout(\Add4~20_combout ),
	.cout(\Add4~21 ));
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'hA50A;
defparam \Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
fiftyfivenm_lcell_comb \v_line_count[10]~10 (
// Equation(s):
// \v_line_count[10]~10_combout  = (\LessThan1~9_combout  & (\v_line_count[16]~1_combout  & \Add4~20_combout ))

	.dataa(gnd),
	.datab(\LessThan1~9_combout ),
	.datac(\v_line_count[16]~1_combout ),
	.datad(\Add4~20_combout ),
	.cin(gnd),
	.combout(\v_line_count[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[10]~10 .lut_mask = 16'hC000;
defparam \v_line_count[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \v_line_count[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[10] .is_wysiwyg = "true";
defparam \v_line_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
fiftyfivenm_lcell_comb \Add4~22 (
// Equation(s):
// \Add4~22_combout  = (v_line_count[11] & (!\Add4~21 )) # (!v_line_count[11] & ((\Add4~21 ) # (GND)))
// \Add4~23  = CARRY((!\Add4~21 ) # (!v_line_count[11]))

	.dataa(v_line_count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~21 ),
	.combout(\Add4~22_combout ),
	.cout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~22 .lut_mask = 16'h5A5F;
defparam \Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
fiftyfivenm_lcell_comb \v_line_count[11]~11 (
// Equation(s):
// \v_line_count[11]~11_combout  = (\LessThan1~9_combout  & (\v_line_count[16]~1_combout  & \Add4~22_combout ))

	.dataa(gnd),
	.datab(\LessThan1~9_combout ),
	.datac(\v_line_count[16]~1_combout ),
	.datad(\Add4~22_combout ),
	.cin(gnd),
	.combout(\v_line_count[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[11]~11 .lut_mask = 16'hC000;
defparam \v_line_count[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \v_line_count[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[11] .is_wysiwyg = "true";
defparam \v_line_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
fiftyfivenm_lcell_comb \Add4~24 (
// Equation(s):
// \Add4~24_combout  = (v_line_count[12] & (\Add4~23  $ (GND))) # (!v_line_count[12] & (!\Add4~23  & VCC))
// \Add4~25  = CARRY((v_line_count[12] & !\Add4~23 ))

	.dataa(v_line_count[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~23 ),
	.combout(\Add4~24_combout ),
	.cout(\Add4~25 ));
// synopsys translate_off
defparam \Add4~24 .lut_mask = 16'hA50A;
defparam \Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
fiftyfivenm_lcell_comb \v_line_count[12]~12 (
// Equation(s):
// \v_line_count[12]~12_combout  = (\v_line_count[16]~1_combout  & (\LessThan1~9_combout  & \Add4~24_combout ))

	.dataa(gnd),
	.datab(\v_line_count[16]~1_combout ),
	.datac(\LessThan1~9_combout ),
	.datad(\Add4~24_combout ),
	.cin(gnd),
	.combout(\v_line_count[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[12]~12 .lut_mask = 16'hC000;
defparam \v_line_count[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \v_line_count[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[12] .is_wysiwyg = "true";
defparam \v_line_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
fiftyfivenm_lcell_comb \Add4~26 (
// Equation(s):
// \Add4~26_combout  = (v_line_count[13] & (!\Add4~25 )) # (!v_line_count[13] & ((\Add4~25 ) # (GND)))
// \Add4~27  = CARRY((!\Add4~25 ) # (!v_line_count[13]))

	.dataa(v_line_count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~25 ),
	.combout(\Add4~26_combout ),
	.cout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~26 .lut_mask = 16'h5A5F;
defparam \Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
fiftyfivenm_lcell_comb \v_line_count[13]~13 (
// Equation(s):
// \v_line_count[13]~13_combout  = (\LessThan1~9_combout  & (\Add4~26_combout  & \v_line_count[16]~1_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\Add4~26_combout ),
	.datac(\v_line_count[16]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[13]~13 .lut_mask = 16'h8080;
defparam \v_line_count[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \v_line_count[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[13] .is_wysiwyg = "true";
defparam \v_line_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
fiftyfivenm_lcell_comb \Add4~28 (
// Equation(s):
// \Add4~28_combout  = (v_line_count[14] & (\Add4~27  $ (GND))) # (!v_line_count[14] & (!\Add4~27  & VCC))
// \Add4~29  = CARRY((v_line_count[14] & !\Add4~27 ))

	.dataa(gnd),
	.datab(v_line_count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~27 ),
	.combout(\Add4~28_combout ),
	.cout(\Add4~29 ));
// synopsys translate_off
defparam \Add4~28 .lut_mask = 16'hC30C;
defparam \Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
fiftyfivenm_lcell_comb \v_line_count[14]~14 (
// Equation(s):
// \v_line_count[14]~14_combout  = (\LessThan1~9_combout  & (\v_line_count[16]~1_combout  & \Add4~28_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(gnd),
	.datac(\v_line_count[16]~1_combout ),
	.datad(\Add4~28_combout ),
	.cin(gnd),
	.combout(\v_line_count[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[14]~14 .lut_mask = 16'hA000;
defparam \v_line_count[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \v_line_count[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[14] .is_wysiwyg = "true";
defparam \v_line_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
fiftyfivenm_lcell_comb \Add4~30 (
// Equation(s):
// \Add4~30_combout  = (v_line_count[15] & (!\Add4~29 )) # (!v_line_count[15] & ((\Add4~29 ) # (GND)))
// \Add4~31  = CARRY((!\Add4~29 ) # (!v_line_count[15]))

	.dataa(v_line_count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~29 ),
	.combout(\Add4~30_combout ),
	.cout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~30 .lut_mask = 16'h5A5F;
defparam \Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
fiftyfivenm_lcell_comb \v_line_count[15]~15 (
// Equation(s):
// \v_line_count[15]~15_combout  = (\v_line_count[16]~1_combout  & (\Add4~30_combout  & \LessThan1~9_combout ))

	.dataa(\v_line_count[16]~1_combout ),
	.datab(\Add4~30_combout ),
	.datac(\LessThan1~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[15]~15 .lut_mask = 16'h8080;
defparam \v_line_count[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \v_line_count[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[15] .is_wysiwyg = "true";
defparam \v_line_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
fiftyfivenm_lcell_comb \Add4~32 (
// Equation(s):
// \Add4~32_combout  = (v_line_count[16] & (\Add4~31  $ (GND))) # (!v_line_count[16] & (!\Add4~31  & VCC))
// \Add4~33  = CARRY((v_line_count[16] & !\Add4~31 ))

	.dataa(gnd),
	.datab(v_line_count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~31 ),
	.combout(\Add4~32_combout ),
	.cout(\Add4~33 ));
// synopsys translate_off
defparam \Add4~32 .lut_mask = 16'hC30C;
defparam \Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
fiftyfivenm_lcell_comb \v_line_count[16]~16 (
// Equation(s):
// \v_line_count[16]~16_combout  = (\LessThan1~9_combout  & (\Add4~32_combout  & \v_line_count[16]~1_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\Add4~32_combout ),
	.datac(\v_line_count[16]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[16]~16 .lut_mask = 16'h8080;
defparam \v_line_count[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \v_line_count[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[16] .is_wysiwyg = "true";
defparam \v_line_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
fiftyfivenm_lcell_comb \Add4~34 (
// Equation(s):
// \Add4~34_combout  = (v_line_count[17] & (!\Add4~33 )) # (!v_line_count[17] & ((\Add4~33 ) # (GND)))
// \Add4~35  = CARRY((!\Add4~33 ) # (!v_line_count[17]))

	.dataa(v_line_count[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~33 ),
	.combout(\Add4~34_combout ),
	.cout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~34 .lut_mask = 16'h5A5F;
defparam \Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
fiftyfivenm_lcell_comb \v_line_count[17]~17 (
// Equation(s):
// \v_line_count[17]~17_combout  = (\LessThan1~9_combout  & (\Add4~34_combout  & \v_line_count[16]~1_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\Add4~34_combout ),
	.datac(\v_line_count[16]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[17]~17 .lut_mask = 16'h8080;
defparam \v_line_count[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \v_line_count[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[17] .is_wysiwyg = "true";
defparam \v_line_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
fiftyfivenm_lcell_comb \Add4~36 (
// Equation(s):
// \Add4~36_combout  = (v_line_count[18] & (\Add4~35  $ (GND))) # (!v_line_count[18] & (!\Add4~35  & VCC))
// \Add4~37  = CARRY((v_line_count[18] & !\Add4~35 ))

	.dataa(gnd),
	.datab(v_line_count[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~35 ),
	.combout(\Add4~36_combout ),
	.cout(\Add4~37 ));
// synopsys translate_off
defparam \Add4~36 .lut_mask = 16'hC30C;
defparam \Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
fiftyfivenm_lcell_comb \v_line_count[18]~18 (
// Equation(s):
// \v_line_count[18]~18_combout  = (\v_line_count[16]~1_combout  & (\LessThan1~9_combout  & \Add4~36_combout ))

	.dataa(\v_line_count[16]~1_combout ),
	.datab(\LessThan1~9_combout ),
	.datac(\Add4~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[18]~18 .lut_mask = 16'h8080;
defparam \v_line_count[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \v_line_count[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[18] .is_wysiwyg = "true";
defparam \v_line_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
fiftyfivenm_lcell_comb \Add4~38 (
// Equation(s):
// \Add4~38_combout  = (v_line_count[19] & (!\Add4~37 )) # (!v_line_count[19] & ((\Add4~37 ) # (GND)))
// \Add4~39  = CARRY((!\Add4~37 ) # (!v_line_count[19]))

	.dataa(v_line_count[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~37 ),
	.combout(\Add4~38_combout ),
	.cout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~38 .lut_mask = 16'h5A5F;
defparam \Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
fiftyfivenm_lcell_comb \v_line_count[19]~19 (
// Equation(s):
// \v_line_count[19]~19_combout  = (\LessThan1~9_combout  & (\Add4~38_combout  & \v_line_count[16]~1_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\Add4~38_combout ),
	.datac(\v_line_count[16]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[19]~19 .lut_mask = 16'h8080;
defparam \v_line_count[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \v_line_count[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[19] .is_wysiwyg = "true";
defparam \v_line_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
fiftyfivenm_lcell_comb \Add4~40 (
// Equation(s):
// \Add4~40_combout  = (v_line_count[20] & (\Add4~39  $ (GND))) # (!v_line_count[20] & (!\Add4~39  & VCC))
// \Add4~41  = CARRY((v_line_count[20] & !\Add4~39 ))

	.dataa(v_line_count[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~39 ),
	.combout(\Add4~40_combout ),
	.cout(\Add4~41 ));
// synopsys translate_off
defparam \Add4~40 .lut_mask = 16'hA50A;
defparam \Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
fiftyfivenm_lcell_comb \v_line_count[20]~20 (
// Equation(s):
// \v_line_count[20]~20_combout  = (\LessThan1~9_combout  & (\Add4~40_combout  & \v_line_count[16]~1_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(gnd),
	.datac(\Add4~40_combout ),
	.datad(\v_line_count[16]~1_combout ),
	.cin(gnd),
	.combout(\v_line_count[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[20]~20 .lut_mask = 16'hA000;
defparam \v_line_count[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \v_line_count[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[20] .is_wysiwyg = "true";
defparam \v_line_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
fiftyfivenm_lcell_comb \Add4~42 (
// Equation(s):
// \Add4~42_combout  = (v_line_count[21] & (!\Add4~41 )) # (!v_line_count[21] & ((\Add4~41 ) # (GND)))
// \Add4~43  = CARRY((!\Add4~41 ) # (!v_line_count[21]))

	.dataa(gnd),
	.datab(v_line_count[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~41 ),
	.combout(\Add4~42_combout ),
	.cout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~42 .lut_mask = 16'h3C3F;
defparam \Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
fiftyfivenm_lcell_comb \v_line_count[21]~21 (
// Equation(s):
// \v_line_count[21]~21_combout  = (\LessThan1~9_combout  & (\Add4~42_combout  & \v_line_count[16]~1_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\Add4~42_combout ),
	.datac(\v_line_count[16]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[21]~21 .lut_mask = 16'h8080;
defparam \v_line_count[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \v_line_count[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[21] .is_wysiwyg = "true";
defparam \v_line_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
fiftyfivenm_lcell_comb \Add4~44 (
// Equation(s):
// \Add4~44_combout  = (v_line_count[22] & (\Add4~43  $ (GND))) # (!v_line_count[22] & (!\Add4~43  & VCC))
// \Add4~45  = CARRY((v_line_count[22] & !\Add4~43 ))

	.dataa(v_line_count[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~43 ),
	.combout(\Add4~44_combout ),
	.cout(\Add4~45 ));
// synopsys translate_off
defparam \Add4~44 .lut_mask = 16'hA50A;
defparam \Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
fiftyfivenm_lcell_comb \v_line_count[22]~22 (
// Equation(s):
// \v_line_count[22]~22_combout  = (\LessThan1~9_combout  & (\Add4~44_combout  & \v_line_count[16]~1_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\Add4~44_combout ),
	.datac(\v_line_count[16]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[22]~22 .lut_mask = 16'h8080;
defparam \v_line_count[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \v_line_count[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[22] .is_wysiwyg = "true";
defparam \v_line_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
fiftyfivenm_lcell_comb \Add4~46 (
// Equation(s):
// \Add4~46_combout  = (v_line_count[23] & (!\Add4~45 )) # (!v_line_count[23] & ((\Add4~45 ) # (GND)))
// \Add4~47  = CARRY((!\Add4~45 ) # (!v_line_count[23]))

	.dataa(gnd),
	.datab(v_line_count[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~45 ),
	.combout(\Add4~46_combout ),
	.cout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~46 .lut_mask = 16'h3C3F;
defparam \Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
fiftyfivenm_lcell_comb \v_line_count[23]~23 (
// Equation(s):
// \v_line_count[23]~23_combout  = (\LessThan1~9_combout  & (\v_line_count[16]~1_combout  & \Add4~46_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(gnd),
	.datac(\v_line_count[16]~1_combout ),
	.datad(\Add4~46_combout ),
	.cin(gnd),
	.combout(\v_line_count[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[23]~23 .lut_mask = 16'hA000;
defparam \v_line_count[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \v_line_count[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[23] .is_wysiwyg = "true";
defparam \v_line_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
fiftyfivenm_lcell_comb \Add4~48 (
// Equation(s):
// \Add4~48_combout  = (v_line_count[24] & (\Add4~47  $ (GND))) # (!v_line_count[24] & (!\Add4~47  & VCC))
// \Add4~49  = CARRY((v_line_count[24] & !\Add4~47 ))

	.dataa(gnd),
	.datab(v_line_count[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~47 ),
	.combout(\Add4~48_combout ),
	.cout(\Add4~49 ));
// synopsys translate_off
defparam \Add4~48 .lut_mask = 16'hC30C;
defparam \Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
fiftyfivenm_lcell_comb \v_line_count[24]~24 (
// Equation(s):
// \v_line_count[24]~24_combout  = (\v_line_count[16]~1_combout  & (\LessThan1~9_combout  & \Add4~48_combout ))

	.dataa(gnd),
	.datab(\v_line_count[16]~1_combout ),
	.datac(\LessThan1~9_combout ),
	.datad(\Add4~48_combout ),
	.cin(gnd),
	.combout(\v_line_count[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[24]~24 .lut_mask = 16'hC000;
defparam \v_line_count[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \v_line_count[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[24] .is_wysiwyg = "true";
defparam \v_line_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
fiftyfivenm_lcell_comb \Add4~50 (
// Equation(s):
// \Add4~50_combout  = (v_line_count[25] & (!\Add4~49 )) # (!v_line_count[25] & ((\Add4~49 ) # (GND)))
// \Add4~51  = CARRY((!\Add4~49 ) # (!v_line_count[25]))

	.dataa(v_line_count[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~49 ),
	.combout(\Add4~50_combout ),
	.cout(\Add4~51 ));
// synopsys translate_off
defparam \Add4~50 .lut_mask = 16'h5A5F;
defparam \Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
fiftyfivenm_lcell_comb \v_line_count[25]~25 (
// Equation(s):
// \v_line_count[25]~25_combout  = (\LessThan1~9_combout  & (\v_line_count[16]~1_combout  & \Add4~50_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(gnd),
	.datac(\v_line_count[16]~1_combout ),
	.datad(\Add4~50_combout ),
	.cin(gnd),
	.combout(\v_line_count[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[25]~25 .lut_mask = 16'hA000;
defparam \v_line_count[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \v_line_count[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[25] .is_wysiwyg = "true";
defparam \v_line_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
fiftyfivenm_lcell_comb \Add4~52 (
// Equation(s):
// \Add4~52_combout  = (v_line_count[26] & (\Add4~51  $ (GND))) # (!v_line_count[26] & (!\Add4~51  & VCC))
// \Add4~53  = CARRY((v_line_count[26] & !\Add4~51 ))

	.dataa(gnd),
	.datab(v_line_count[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~51 ),
	.combout(\Add4~52_combout ),
	.cout(\Add4~53 ));
// synopsys translate_off
defparam \Add4~52 .lut_mask = 16'hC30C;
defparam \Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
fiftyfivenm_lcell_comb \v_line_count[26]~26 (
// Equation(s):
// \v_line_count[26]~26_combout  = (\LessThan1~9_combout  & (\v_line_count[16]~1_combout  & \Add4~52_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\v_line_count[16]~1_combout ),
	.datac(\Add4~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[26]~26 .lut_mask = 16'h8080;
defparam \v_line_count[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \v_line_count[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[26] .is_wysiwyg = "true";
defparam \v_line_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
fiftyfivenm_lcell_comb \Add4~54 (
// Equation(s):
// \Add4~54_combout  = (v_line_count[27] & (!\Add4~53 )) # (!v_line_count[27] & ((\Add4~53 ) # (GND)))
// \Add4~55  = CARRY((!\Add4~53 ) # (!v_line_count[27]))

	.dataa(v_line_count[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~53 ),
	.combout(\Add4~54_combout ),
	.cout(\Add4~55 ));
// synopsys translate_off
defparam \Add4~54 .lut_mask = 16'h5A5F;
defparam \Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
fiftyfivenm_lcell_comb \v_line_count[27]~27 (
// Equation(s):
// \v_line_count[27]~27_combout  = (\v_line_count[16]~1_combout  & (\LessThan1~9_combout  & \Add4~54_combout ))

	.dataa(gnd),
	.datab(\v_line_count[16]~1_combout ),
	.datac(\LessThan1~9_combout ),
	.datad(\Add4~54_combout ),
	.cin(gnd),
	.combout(\v_line_count[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[27]~27 .lut_mask = 16'hC000;
defparam \v_line_count[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \v_line_count[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[27] .is_wysiwyg = "true";
defparam \v_line_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
fiftyfivenm_lcell_comb \Add4~56 (
// Equation(s):
// \Add4~56_combout  = (v_line_count[28] & (\Add4~55  $ (GND))) # (!v_line_count[28] & (!\Add4~55  & VCC))
// \Add4~57  = CARRY((v_line_count[28] & !\Add4~55 ))

	.dataa(gnd),
	.datab(v_line_count[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~55 ),
	.combout(\Add4~56_combout ),
	.cout(\Add4~57 ));
// synopsys translate_off
defparam \Add4~56 .lut_mask = 16'hC30C;
defparam \Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
fiftyfivenm_lcell_comb \v_line_count[28]~28 (
// Equation(s):
// \v_line_count[28]~28_combout  = (\LessThan1~9_combout  & (\v_line_count[16]~1_combout  & \Add4~56_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\v_line_count[16]~1_combout ),
	.datac(\Add4~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[28]~28 .lut_mask = 16'h8080;
defparam \v_line_count[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \v_line_count[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[28] .is_wysiwyg = "true";
defparam \v_line_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
fiftyfivenm_lcell_comb \Add4~58 (
// Equation(s):
// \Add4~58_combout  = (v_line_count[29] & (!\Add4~57 )) # (!v_line_count[29] & ((\Add4~57 ) # (GND)))
// \Add4~59  = CARRY((!\Add4~57 ) # (!v_line_count[29]))

	.dataa(v_line_count[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~57 ),
	.combout(\Add4~58_combout ),
	.cout(\Add4~59 ));
// synopsys translate_off
defparam \Add4~58 .lut_mask = 16'h5A5F;
defparam \Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
fiftyfivenm_lcell_comb \v_line_count[29]~29 (
// Equation(s):
// \v_line_count[29]~29_combout  = (\v_line_count[16]~1_combout  & (\LessThan1~9_combout  & \Add4~58_combout ))

	.dataa(gnd),
	.datab(\v_line_count[16]~1_combout ),
	.datac(\LessThan1~9_combout ),
	.datad(\Add4~58_combout ),
	.cin(gnd),
	.combout(\v_line_count[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[29]~29 .lut_mask = 16'hC000;
defparam \v_line_count[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \v_line_count[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[29] .is_wysiwyg = "true";
defparam \v_line_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
fiftyfivenm_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (!v_line_count[29] & (!v_line_count[26] & (!v_line_count[27] & !v_line_count[28])))

	.dataa(v_line_count[29]),
	.datab(v_line_count[26]),
	.datac(v_line_count[27]),
	.datad(v_line_count[28]),
	.cin(gnd),
	.combout(\LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h0001;
defparam \LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
fiftyfivenm_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!v_line_count[11] & (!v_line_count[13] & (!v_line_count[10] & !v_line_count[12])))

	.dataa(v_line_count[11]),
	.datab(v_line_count[13]),
	.datac(v_line_count[10]),
	.datad(v_line_count[12]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h0001;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
fiftyfivenm_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (!v_line_count[22] & (!v_line_count[24] & (!v_line_count[25] & !v_line_count[23])))

	.dataa(v_line_count[22]),
	.datab(v_line_count[24]),
	.datac(v_line_count[25]),
	.datad(v_line_count[23]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h0001;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
fiftyfivenm_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (!v_line_count[20] & (!v_line_count[21] & (!v_line_count[19] & !v_line_count[18])))

	.dataa(v_line_count[20]),
	.datab(v_line_count[21]),
	.datac(v_line_count[19]),
	.datad(v_line_count[18]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h0001;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
fiftyfivenm_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!v_line_count[15] & (!v_line_count[17] & (!v_line_count[16] & !v_line_count[14])))

	.dataa(v_line_count[15]),
	.datab(v_line_count[17]),
	.datac(v_line_count[16]),
	.datad(v_line_count[14]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0001;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
fiftyfivenm_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (\LessThan1~0_combout  & (\LessThan1~3_combout  & (\LessThan1~2_combout  & \LessThan1~1_combout )))

	.dataa(\LessThan1~0_combout ),
	.datab(\LessThan1~3_combout ),
	.datac(\LessThan1~2_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'h8000;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
fiftyfivenm_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = (\LessThan1~6_combout  & (\LessThan1~8_combout  & (\LessThan1~5_combout  & \LessThan1~4_combout )))

	.dataa(\LessThan1~6_combout ),
	.datab(\LessThan1~8_combout ),
	.datac(\LessThan1~5_combout ),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'h8000;
defparam \LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
fiftyfivenm_lcell_comb \Add4~60 (
// Equation(s):
// \Add4~60_combout  = (v_line_count[30] & (\Add4~59  $ (GND))) # (!v_line_count[30] & (!\Add4~59  & VCC))
// \Add4~61  = CARRY((v_line_count[30] & !\Add4~59 ))

	.dataa(gnd),
	.datab(v_line_count[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~59 ),
	.combout(\Add4~60_combout ),
	.cout(\Add4~61 ));
// synopsys translate_off
defparam \Add4~60 .lut_mask = 16'hC30C;
defparam \Add4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
fiftyfivenm_lcell_comb \v_line_count[30]~30 (
// Equation(s):
// \v_line_count[30]~30_combout  = (\LessThan1~9_combout  & (\LessThan0~9_combout  & \Add4~60_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\LessThan0~9_combout ),
	.datac(gnd),
	.datad(\Add4~60_combout ),
	.cin(gnd),
	.combout(\v_line_count[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[30]~30 .lut_mask = 16'h8800;
defparam \v_line_count[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \v_line_count[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[30] .is_wysiwyg = "true";
defparam \v_line_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
fiftyfivenm_lcell_comb \Add4~62 (
// Equation(s):
// \Add4~62_combout  = (v_line_count[31] & (!\Add4~61 )) # (!v_line_count[31] & ((\Add4~61 ) # (GND)))
// \Add4~63  = CARRY((!\Add4~61 ) # (!v_line_count[31]))

	.dataa(v_line_count[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~61 ),
	.combout(\Add4~62_combout ),
	.cout(\Add4~63 ));
// synopsys translate_off
defparam \Add4~62 .lut_mask = 16'h5A5F;
defparam \Add4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
fiftyfivenm_lcell_comb \v_line_count[31]~31 (
// Equation(s):
// \v_line_count[31]~31_combout  = (\LessThan1~9_combout  & (\LessThan0~9_combout  & \Add4~62_combout ))

	.dataa(\LessThan1~9_combout ),
	.datab(\LessThan0~9_combout ),
	.datac(\Add4~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_line_count[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[31]~31 .lut_mask = 16'h8080;
defparam \v_line_count[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \v_line_count[31] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[31] .is_wysiwyg = "true";
defparam \v_line_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
fiftyfivenm_lcell_comb \Add4~64 (
// Equation(s):
// \Add4~64_combout  = \Add4~63  $ (!v_line_count[32])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(v_line_count[32]),
	.cin(\Add4~63 ),
	.combout(\Add4~64_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~64 .lut_mask = 16'hF00F;
defparam \Add4~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
fiftyfivenm_lcell_comb \v_line_count[32]~32 (
// Equation(s):
// \v_line_count[32]~32_combout  = (\LessThan0~9_combout  & (\LessThan1~9_combout  & \Add4~64_combout ))

	.dataa(gnd),
	.datab(\LessThan0~9_combout ),
	.datac(\LessThan1~9_combout ),
	.datad(\Add4~64_combout ),
	.cin(gnd),
	.combout(\v_line_count[32]~32_combout ),
	.cout());
// synopsys translate_off
defparam \v_line_count[32]~32 .lut_mask = 16'hC000;
defparam \v_line_count[32]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \v_line_count[32] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_line_count[32]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_line_count[32]),
	.prn(vcc));
// synopsys translate_off
defparam \v_line_count[32] .is_wysiwyg = "true";
defparam \v_line_count[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
fiftyfivenm_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = (!v_line_count[32] & (!v_line_count[30] & !v_line_count[31]))

	.dataa(v_line_count[32]),
	.datab(v_line_count[30]),
	.datac(gnd),
	.datad(v_line_count[31]),
	.cin(gnd),
	.combout(\LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~6 .lut_mask = 16'h0011;
defparam \LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
fiftyfivenm_lcell_comb \green~0 (
// Equation(s):
// \green~0_combout  = (\LessThan1~6_combout  & (!v_line_count[9] & (\LessThan1~5_combout  & \LessThan1~4_combout )))

	.dataa(\LessThan1~6_combout ),
	.datab(v_line_count[9]),
	.datac(\LessThan1~5_combout ),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\green~0_combout ),
	.cout());
// synopsys translate_off
defparam \green~0 .lut_mask = 16'h2000;
defparam \green~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
fiftyfivenm_lcell_comb \v_sync~0 (
// Equation(s):
// \v_sync~0_combout  = ((!v_line_count[2] & ((!v_line_count[0]) # (!v_line_count[1])))) # (!v_line_count[3])

	.dataa(v_line_count[2]),
	.datab(v_line_count[3]),
	.datac(v_line_count[1]),
	.datad(v_line_count[0]),
	.cin(gnd),
	.combout(\v_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \v_sync~0 .lut_mask = 16'h3777;
defparam \v_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
fiftyfivenm_lcell_comb \LessThan7~0 (
// Equation(s):
// \LessThan7~0_combout  = (v_line_count[8] & (v_line_count[7] & (v_line_count[6] & v_line_count[5])))

	.dataa(v_line_count[8]),
	.datab(v_line_count[7]),
	.datac(v_line_count[6]),
	.datad(v_line_count[5]),
	.cin(gnd),
	.combout(\LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan7~0 .lut_mask = 16'h8000;
defparam \LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
fiftyfivenm_lcell_comb \v_sync~1 (
// Equation(s):
// \v_sync~1_combout  = (\v_sync~0_combout ) # (((v_line_count[4]) # (!\LessThan5~0_combout )) # (!\LessThan7~0_combout ))

	.dataa(\v_sync~0_combout ),
	.datab(\LessThan7~0_combout ),
	.datac(\LessThan5~0_combout ),
	.datad(v_line_count[4]),
	.cin(gnd),
	.combout(\v_sync~1_combout ),
	.cout());
// synopsys translate_off
defparam \v_sync~1 .lut_mask = 16'hFFBF;
defparam \v_sync~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
fiftyfivenm_lcell_comb \v_sync~2 (
// Equation(s):
// \v_sync~2_combout  = (\v_sync~1_combout ) # (!\green~0_combout )

	.dataa(\green~0_combout ),
	.datab(gnd),
	.datac(\v_sync~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\v_sync~2_combout ),
	.cout());
// synopsys translate_off
defparam \v_sync~2 .lut_mask = 16'hF5F5;
defparam \v_sync~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = h_pixel_count[5] $ (VCC)
// \Add0~1  = CARRY(h_pixel_count[5])

	.dataa(gnd),
	.datab(h_pixel_count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (h_pixel_count[6] & (\Add0~1  & VCC)) # (!h_pixel_count[6] & (!\Add0~1 ))
// \Add0~3  = CARRY((!h_pixel_count[6] & !\Add0~1 ))

	.dataa(h_pixel_count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hA505;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (h_pixel_count[7] & (\Add0~3  $ (GND))) # (!h_pixel_count[7] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((h_pixel_count[7] & !\Add0~3 ))

	.dataa(gnd),
	.datab(h_pixel_count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (h_pixel_count[8] & (\Add0~5  & VCC)) # (!h_pixel_count[8] & (!\Add0~5 ))
// \Add0~7  = CARRY((!h_pixel_count[8] & !\Add0~5 ))

	.dataa(h_pixel_count[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hA505;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (h_pixel_count[9] & ((GND) # (!\Add0~7 ))) # (!h_pixel_count[9] & (\Add0~7  $ (GND)))
// \Add0~9  = CARRY((h_pixel_count[9]) # (!\Add0~7 ))

	.dataa(gnd),
	.datab(h_pixel_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h3CCF;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (h_pixel_count[10] & (\Add0~9  & VCC)) # (!h_pixel_count[10] & (!\Add0~9 ))
// \Add0~11  = CARRY((!h_pixel_count[10] & !\Add0~9 ))

	.dataa(h_pixel_count[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hA505;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
fiftyfivenm_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (h_pixel_count[11] & ((GND) # (!\Add0~11 ))) # (!h_pixel_count[11] & (\Add0~11  $ (GND)))
// \Add0~13  = CARRY((h_pixel_count[11]) # (!\Add0~11 ))

	.dataa(gnd),
	.datab(h_pixel_count[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h3CCF;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
fiftyfivenm_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (h_pixel_count[12] & (\Add0~13  & VCC)) # (!h_pixel_count[12] & (!\Add0~13 ))
// \Add0~15  = CARRY((!h_pixel_count[12] & !\Add0~13 ))

	.dataa(h_pixel_count[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'hA505;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
fiftyfivenm_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (h_pixel_count[13] & ((GND) # (!\Add0~15 ))) # (!h_pixel_count[13] & (\Add0~15  $ (GND)))
// \Add0~17  = CARRY((h_pixel_count[13]) # (!\Add0~15 ))

	.dataa(gnd),
	.datab(h_pixel_count[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h3CCF;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
fiftyfivenm_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (h_pixel_count[14] & (\Add0~17  & VCC)) # (!h_pixel_count[14] & (!\Add0~17 ))
// \Add0~19  = CARRY((!h_pixel_count[14] & !\Add0~17 ))

	.dataa(h_pixel_count[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'hA505;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
fiftyfivenm_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (h_pixel_count[15] & ((GND) # (!\Add0~19 ))) # (!h_pixel_count[15] & (\Add0~19  $ (GND)))
// \Add0~21  = CARRY((h_pixel_count[15]) # (!\Add0~19 ))

	.dataa(h_pixel_count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h5AAF;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
fiftyfivenm_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (h_pixel_count[16] & (\Add0~21  & VCC)) # (!h_pixel_count[16] & (!\Add0~21 ))
// \Add0~23  = CARRY((!h_pixel_count[16] & !\Add0~21 ))

	.dataa(gnd),
	.datab(h_pixel_count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'hC303;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
fiftyfivenm_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (h_pixel_count[17] & ((GND) # (!\Add0~23 ))) # (!h_pixel_count[17] & (\Add0~23  $ (GND)))
// \Add0~25  = CARRY((h_pixel_count[17]) # (!\Add0~23 ))

	.dataa(gnd),
	.datab(h_pixel_count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h3CCF;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
fiftyfivenm_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = h_pixel_count[18] $ (!\Add0~25 )

	.dataa(gnd),
	.datab(h_pixel_count[18]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'hC3C3;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (v_line_count[2] & (v_line_count[0] $ (VCC))) # (!v_line_count[2] & (v_line_count[0] & VCC))
// \Add1~1  = CARRY((v_line_count[2] & v_line_count[0]))

	.dataa(v_line_count[2]),
	.datab(v_line_count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (v_line_count[1] & ((v_line_count[3] & (\Add1~1  & VCC)) # (!v_line_count[3] & (!\Add1~1 )))) # (!v_line_count[1] & ((v_line_count[3] & (!\Add1~1 )) # (!v_line_count[3] & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((v_line_count[1] & (!v_line_count[3] & !\Add1~1 )) # (!v_line_count[1] & ((!\Add1~1 ) # (!v_line_count[3]))))

	.dataa(v_line_count[1]),
	.datab(v_line_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((v_line_count[2] $ (v_line_count[4] $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((v_line_count[2] & ((v_line_count[4]) # (!\Add1~3 ))) # (!v_line_count[2] & (v_line_count[4] & !\Add1~3 )))

	.dataa(v_line_count[2]),
	.datab(v_line_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (v_line_count[3] & ((v_line_count[5] & (\Add1~5  & VCC)) # (!v_line_count[5] & (!\Add1~5 )))) # (!v_line_count[3] & ((v_line_count[5] & (!\Add1~5 )) # (!v_line_count[5] & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((v_line_count[3] & (!v_line_count[5] & !\Add1~5 )) # (!v_line_count[3] & ((!\Add1~5 ) # (!v_line_count[5]))))

	.dataa(v_line_count[3]),
	.datab(v_line_count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((v_line_count[6] $ (v_line_count[4] $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((v_line_count[6] & ((v_line_count[4]) # (!\Add1~7 ))) # (!v_line_count[6] & (v_line_count[4] & !\Add1~7 )))

	.dataa(v_line_count[6]),
	.datab(v_line_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (v_line_count[7] & ((v_line_count[5] & (\Add1~9  & VCC)) # (!v_line_count[5] & (!\Add1~9 )))) # (!v_line_count[7] & ((v_line_count[5] & (!\Add1~9 )) # (!v_line_count[5] & ((\Add1~9 ) # (GND)))))
// \Add1~11  = CARRY((v_line_count[7] & (!v_line_count[5] & !\Add1~9 )) # (!v_line_count[7] & ((!\Add1~9 ) # (!v_line_count[5]))))

	.dataa(v_line_count[7]),
	.datab(v_line_count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((v_line_count[8] $ (v_line_count[6] $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((v_line_count[8] & ((v_line_count[6]) # (!\Add1~11 ))) # (!v_line_count[8] & (v_line_count[6] & !\Add1~11 )))

	.dataa(v_line_count[8]),
	.datab(v_line_count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
fiftyfivenm_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (v_line_count[7] & ((v_line_count[9] & (\Add1~13  & VCC)) # (!v_line_count[9] & (!\Add1~13 )))) # (!v_line_count[7] & ((v_line_count[9] & (!\Add1~13 )) # (!v_line_count[9] & ((\Add1~13 ) # (GND)))))
// \Add1~15  = CARRY((v_line_count[7] & (!v_line_count[9] & !\Add1~13 )) # (!v_line_count[7] & ((!\Add1~13 ) # (!v_line_count[9]))))

	.dataa(v_line_count[7]),
	.datab(v_line_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
fiftyfivenm_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((v_line_count[8] $ (v_line_count[10] $ (!\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((v_line_count[8] & ((v_line_count[10]) # (!\Add1~15 ))) # (!v_line_count[8] & (v_line_count[10] & !\Add1~15 )))

	.dataa(v_line_count[8]),
	.datab(v_line_count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
fiftyfivenm_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = v_line_count[9] $ (\Add1~17  $ (v_line_count[11]))

	.dataa(gnd),
	.datab(v_line_count[9]),
	.datac(gnd),
	.datad(v_line_count[11]),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'hC33C;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
fiftyfivenm_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (v_line_count[0] & (\Add0~4_combout  $ (VCC))) # (!v_line_count[0] & (\Add0~4_combout  & VCC))
// \Add2~1  = CARRY((v_line_count[0] & \Add0~4_combout ))

	.dataa(v_line_count[0]),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
fiftyfivenm_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\Add0~6_combout  & ((v_line_count[1] & (\Add2~1  & VCC)) # (!v_line_count[1] & (!\Add2~1 )))) # (!\Add0~6_combout  & ((v_line_count[1] & (!\Add2~1 )) # (!v_line_count[1] & ((\Add2~1 ) # (GND)))))
// \Add2~3  = CARRY((\Add0~6_combout  & (!v_line_count[1] & !\Add2~1 )) # (!\Add0~6_combout  & ((!\Add2~1 ) # (!v_line_count[1]))))

	.dataa(\Add0~6_combout ),
	.datab(v_line_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
fiftyfivenm_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((\Add1~0_combout  $ (\Add0~8_combout  $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((\Add1~0_combout  & ((\Add0~8_combout ) # (!\Add2~3 ))) # (!\Add1~0_combout  & (\Add0~8_combout  & !\Add2~3 )))

	.dataa(\Add1~0_combout ),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
fiftyfivenm_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Add0~10_combout  & ((\Add1~2_combout  & (\Add2~5  & VCC)) # (!\Add1~2_combout  & (!\Add2~5 )))) # (!\Add0~10_combout  & ((\Add1~2_combout  & (!\Add2~5 )) # (!\Add1~2_combout  & ((\Add2~5 ) # (GND)))))
// \Add2~7  = CARRY((\Add0~10_combout  & (!\Add1~2_combout  & !\Add2~5 )) # (!\Add0~10_combout  & ((!\Add2~5 ) # (!\Add1~2_combout ))))

	.dataa(\Add0~10_combout ),
	.datab(\Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
fiftyfivenm_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((\Add0~12_combout  $ (\Add1~4_combout  $ (!\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((\Add0~12_combout  & ((\Add1~4_combout ) # (!\Add2~7 ))) # (!\Add0~12_combout  & (\Add1~4_combout  & !\Add2~7 )))

	.dataa(\Add0~12_combout ),
	.datab(\Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h698E;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
fiftyfivenm_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\Add0~14_combout  & ((\Add1~6_combout  & (\Add2~9  & VCC)) # (!\Add1~6_combout  & (!\Add2~9 )))) # (!\Add0~14_combout  & ((\Add1~6_combout  & (!\Add2~9 )) # (!\Add1~6_combout  & ((\Add2~9 ) # (GND)))))
// \Add2~11  = CARRY((\Add0~14_combout  & (!\Add1~6_combout  & !\Add2~9 )) # (!\Add0~14_combout  & ((!\Add2~9 ) # (!\Add1~6_combout ))))

	.dataa(\Add0~14_combout ),
	.datab(\Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h9617;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
fiftyfivenm_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((\Add0~16_combout  $ (\Add1~8_combout  $ (!\Add2~11 )))) # (GND)
// \Add2~13  = CARRY((\Add0~16_combout  & ((\Add1~8_combout ) # (!\Add2~11 ))) # (!\Add0~16_combout  & (\Add1~8_combout  & !\Add2~11 )))

	.dataa(\Add0~16_combout ),
	.datab(\Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h698E;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
fiftyfivenm_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\Add0~18_combout  & ((\Add1~10_combout  & (\Add2~13  & VCC)) # (!\Add1~10_combout  & (!\Add2~13 )))) # (!\Add0~18_combout  & ((\Add1~10_combout  & (!\Add2~13 )) # (!\Add1~10_combout  & ((\Add2~13 ) # (GND)))))
// \Add2~15  = CARRY((\Add0~18_combout  & (!\Add1~10_combout  & !\Add2~13 )) # (!\Add0~18_combout  & ((!\Add2~13 ) # (!\Add1~10_combout ))))

	.dataa(\Add0~18_combout ),
	.datab(\Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h9617;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
fiftyfivenm_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = ((\Add1~12_combout  $ (\Add0~20_combout  $ (!\Add2~15 )))) # (GND)
// \Add2~17  = CARRY((\Add1~12_combout  & ((\Add0~20_combout ) # (!\Add2~15 ))) # (!\Add1~12_combout  & (\Add0~20_combout  & !\Add2~15 )))

	.dataa(\Add1~12_combout ),
	.datab(\Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h698E;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
fiftyfivenm_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (\Add0~22_combout  & ((\Add1~14_combout  & (\Add2~17  & VCC)) # (!\Add1~14_combout  & (!\Add2~17 )))) # (!\Add0~22_combout  & ((\Add1~14_combout  & (!\Add2~17 )) # (!\Add1~14_combout  & ((\Add2~17 ) # (GND)))))
// \Add2~19  = CARRY((\Add0~22_combout  & (!\Add1~14_combout  & !\Add2~17 )) # (!\Add0~22_combout  & ((!\Add2~17 ) # (!\Add1~14_combout ))))

	.dataa(\Add0~22_combout ),
	.datab(\Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h9617;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
fiftyfivenm_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = ((\Add1~16_combout  $ (\Add0~24_combout  $ (!\Add2~19 )))) # (GND)
// \Add2~21  = CARRY((\Add1~16_combout  & ((\Add0~24_combout ) # (!\Add2~19 ))) # (!\Add1~16_combout  & (\Add0~24_combout  & !\Add2~19 )))

	.dataa(\Add1~16_combout ),
	.datab(\Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h698E;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
fiftyfivenm_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = \Add0~26_combout  $ (\Add2~21  $ (\Add1~18_combout ))

	.dataa(\Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~18_combout ),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'hA55A;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|rden_decode|w_anode116w[3] (
// Equation(s):
// \screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3] = (!\Add2~22_combout  & (\Add2~20_combout  & \Add2~18_combout ))

	.dataa(gnd),
	.datab(\Add2~22_combout ),
	.datac(\Add2~20_combout ),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3]),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode116w[3] .lut_mask = 16'h3000;
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode116w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y6_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hA9804C0401028C06114814182100222800A000112983C0E14000400CB0CC044C101A234C0143002030838CC50010428811060408520064088020000010D088080010150011F2240A74202E48A032200100C009505002524000C0000CD00026200025C11001D10C4010C44B02008A82080330202A0005810518B070035290084220A0C208882020080029805428134403D4105B5030089504810420042028808002021810D0404411223060290004011400081041815A98702222A001068870A005001C90100411000148902800096C8AC0044003241280F0012014A819005000010020DA00406648860744C0842194A19800180000002256014C00A0C0482B12;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h000004A35C0038310428B20001508180010C1094040804205A0A201045021AA00000051013E4B2D42148B2801A03C80105204A000148210800E49250800C60B0121258090DAC08011D042D818070A21080064000120428030C8010010100601B40200300A806080010100814D4D00440001960046723030408020C000A5800D808002038900FC000230307200883081014585074780001509429C106260A0440428B088032184C21F800AC14120B8484101607000181090418198D2168D42400801327800244060040C2080C90090031C9A005015032211010CC06504010000012E022008900042582D8840C18A10000225018200941E7000802040023902202;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h0064421058005463CC798088000005908888100020400800500810004720040040140B6701800811B18C00004000C21021020241D0002901102818140538004242620300A2E27805CD1C34954000460980981000C128AC295014434184700801501626B92108010040002A03180250802028004F05E064412008C3840320520F0FA48DB02020A033BA50305270410002164401A0050084380404A8885845DAF93246620A0003819820064038108456C40AE091E9290045020928A4387E1490330020220A7407A1690E48C200136775C9C8840003083040712A7F060A1220848006096B9639F084412022BF05A40C41060B80841866DF98E30E09100B090499A0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h1BD1187681E0C220B2A5516967084400380026FC1E4690242B4107B01C30C20968C89900100261498FD41532421E27947C02302FE2210921104202604B7228500290038C910642A8038D444AF050B7B80C14AE3AAB048002B017F2C31015005143D40197C191A4C2598800004F71D9447A3826362148CF33069A00458BC1D4007803F46B449A302A2886174062D0BC404C855070CD1E09E10A2F811080012821D52841811E84503800EC095209C6E002A380DB04C30EF4681F184C3059C3784DAE1900E5A242B37BD6233826A85204106CF4A1AA2C119FB6586441120050005E4C4EA7888E6A7E4FDE19D2290032496747BFE7832D91D045BCB90303C70B56EC;
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|rden_decode|w_anode105w[3] (
// Equation(s):
// \screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3] = (!\Add2~22_combout  & (\Add2~20_combout  & !\Add2~18_combout ))

	.dataa(gnd),
	.datab(\Add2~22_combout ),
	.datac(\Add2~20_combout ),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3]),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode105w[3] .lut_mask = 16'h0030;
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode105w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y4_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h07B281D3BB86B14827206148EE5C380180A66E5B80A4481F9803FE0902845700624F100401760C48683D9E380FFE018DF5E3C1D20141E0F007841BEDC692C5B24001FFFE33F33D06100BDFFF8E50A12E6C6CA688174BF0E71F9D05900662E039C18804142262493806FE001BEF8B0A2948859402E7E8C044C804A749FDFFEF40B0DF0A1C0407E40F1EF98F27BC606BBA19FF786D7010359C808443028788040780BB1558D5FF0E36F7FB6F60600DA00079FD19000A6A88C24AFF80000603D425141A4970674FFAE00D7AE824560FC0F1FE3BE00503D70471FE0784010DFA98081C73FFFF08FF81FD063D8043000F3F000FF451402C060FF0F88FFFFCA0A2F810;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hF003038E0001161D05FA87FC1F60FFC0C0208A931E0FE39FBE30349705CC6C1F80F06F5F88092155FBC07F09916007C4C3C5F5FFFFBE209840023E3489C807019EA3A53CA54B3C001FFE54180202401043FF3601AFE5480818AC480048FF980020110373FFE1000FF9FF54028C058AFCFF9C7E0E801D02B8F030FE7E40012300210006C0040081B250185A52211333E07D070D0031241E40FEE7C2F8F03C8C862FB9801D3C870C80727844E7BFE0FCE0900D8D80D7FF420BF5FF6E107816E001BE100E0C90CC036F1F41800FF07F6800588180923FFFC0028044041244187F001BEF06090A2C84171F00100090D001C133C563FFBFFF000EF0125039DC138FFC;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h48C003C89DE19C4AEC338434893320F47C7E383E590202C0461BB9F1E7818630890E888007EFC7FE3904222120B242103F9340321847C38054F0FEEE1580A020206C27C12DCDC820148A141DAFFD0BC35101A820E2E240026A6E84C004051804E3F05DF7C808525224EF84018277A7902D3193C21FFF4FD31000108E6C389400FFFF01926D10894C6E500000360002433294E2FC7C07C87269B8886E15C301FF5401044401C3F8F57FE0D7304BA250186759FEC5CD2E840023BAD65121EDE0F500A080246BFEC618E37B8A10518D0E0CF003C5B654A08C42B92A0F76FACD8343521C25200F0D15B76030202504ACDFF1DF7DB8401405F8D88000FDF7F82101DA;
defparam \screen|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h410D23FF5FDFFE540E208AE1CFE5FFF9BC03410D35187000EFEFF72C00626E130F3DFFDFFF82408C804D80ECC5EDFEC50323FA90BD93BFBFFFC224980113700B51FFDD6140420CDF13C7DF2FFEB09288A026160032FDF7E144046758A80F7F7FFF9C0210D38373F0F1BEFE6C502A114106038FD1F7DF03C0642EE7FFFBFEFFED8004007800049FFDFFFFCBD499807FDD74F3F7F7E40924D520A5EF7FAFECFA3141490FF89FBFDF3FE440120EE7FF6CDFA7FF7424C6EE6FF3D77DFBEBFC0800C71FFBBFBEAFDFFB0622EBE04DD963FFEDF6E880AD42133FFFFDFFFD85240CFFFFEFFD7FBFFA10017E003FFFFBBDFFE7E5109000089FEFF3C3FCEA2241FF7FEFFF;
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \screen|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \screen|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\screen|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|rden_decode|w_anode76w[3] (
// Equation(s):
// \screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3] = (!\Add2~22_combout  & (!\Add2~20_combout  & !\Add2~18_combout ))

	.dataa(gnd),
	.datab(\Add2~22_combout ),
	.datac(\Add2~20_combout ),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3]),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode76w[3] .lut_mask = 16'h0003;
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode76w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y2_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h0441F025EF0C3FF33A04088376891FD15FE9BF8802F23EEB7B846FF8EF18BEBDEF67DE72FFFA02A130631CD818C9CF485B1E75E9FF8B79B0DFF55BFD1D43DEEFD08EAFE0277C423FBDC89FD6FFF63CF1DC51F7BFA1810FDCBF4EC01F0E3FA89477C97DF80E71FF8CC1FF17E38C2F38CFCFBBDE41AFFE31F875F98DF193028D0476B35301FF0E25403292FF7F5C3787FFC49EC264008F83E7FD0010984D0B19D1EC9C07FFEB17707C57BF87B13F00A30E883447600813FFE710B7454B00DC131F0008C0E857D11FE99E8A7FD753D720A83B77D0923E088AEA8E10CCE003BFF83F65D450453F7CF80401C0917909078B7300C9FC0F36F66468DEBEFF3938EC0EBD;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hD29259FDE022719F318F2107365E00C8F46823770CE843AFF0F12BBFAB7FA2450E31FF86E53EE9F7D18A7FCF802E20ADBAEFECAA63753FE94FFB4DBF807017BAE01EF88DFF2BF5821F69FED141DF975F8A2A53F71184027FFE3DE0843C99A03FE3FA7FDF8767E7ECEFE081DDB27F58880D3F32397E7DFFED80903FD1FFEF18C3EA772705EF7EC0187FFCDDCED80043B77FE15765FFFF20B0F7E990003EFF7FDEC70713BF8FFE69DFFE8E88289CF26800B1FC9D7F70D5C7ACFF6A7CBFFFD6B50EB9F79C0631D5FDBDF0200EFF75FF9FEEBFFEA8F8E77E4C0832F5DFDFA70708EF8FFA537FF9FCD888DF7FB8003DBDFFFF85713FFB0001E37FF4FE625473B6E4FE;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hC6BFFFFEDDEAC6FFE5E091FFDDEFA2113DCE2BDFBF7FFEFDF4A600B3EC0061FFFFF62048335DF5E024FFFCFFFEB022A79B01EB7DE7FF85667F7FF87F09BFFCF600E805BFE640EEFFFF8D8E711DEDFF6FDC7DFEFEC0767557FAB03DFFFD7F1DB8ABBEF74800BFFEFE8201ECCFED7BF17FEADB59261731F583FDBFD6EE34888FBEA9AE019DF9F61281244BF670027FFE7E866E4BFEDC7FFFDFFFFFEB80BF1133C4013FECF91803057EFFEC7FFFFFBE66427ED77A71F17FEDFC9FE9E572FD8E0C1FFECE9CCA0D2F6AFC00BFFFFFE83542DFF7338EFBFE756FE3BEFE5DDF0E06E7BF98CE9DE1FFA200FFFBFBFF403B0A7CFDF0EDFEFDCFB27F05FF7FFEEFFBEF3CFC;
defparam \screen|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h1E7A7DBC00EFFFFDFFE089C5DF7B7DBEBDFFBAC53E027EF47F0BFBDF7FF86983FD7E00C7FFF3BFE9BF4BF7F9FE0FFFFF7EEF4E10ADFB003BFFFFFFFB3FEDF77C7FE5FBDECFF397CDDEFBC00EBFFF7FC3B2BEFBB6007BFFFDFEEA6E415D7AFF80FFFF9FF9C17FBF7F1007D7DEFFF9BFB6FFDF6FC83FFFFFF7618C3FBD8007FFFFFFEEB77FD43E7FF0FFFFFFF1DC00FFFFE0030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \screen|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \screen|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\screen|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\screen|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # 
// ((\screen|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\screen|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// !\screen|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0 .lut_mask = 16'hCCB8;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|rden_decode|w_anode94w[3] (
// Equation(s):
// \screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3] = (!\Add2~22_combout  & (!\Add2~20_combout  & \Add2~18_combout ))

	.dataa(gnd),
	.datab(\Add2~22_combout ),
	.datac(\Add2~20_combout ),
	.datad(\Add2~18_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3]),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode94w[3] .lut_mask = 16'h0300;
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode94w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y8_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hDFFDD31C80730000BEDFFBBBEEFA44897FFFFFFDFFD4F564123C997EBFFFFD3BEB97A880ABFFDFF7EBD7777B1400DA40BFFFF5BFDE6EE3B20A1F5E7DFBF7FF95DC0C4170FDEE733E35EBAE812A87FBF7FEF2DE57E264AC18BE9EF59DFDBF5FA207F9EFCFBA7A7BF8FCF9995F7DA9CFFFBF5FBFFC6297EAF6F73DF7BDE36437FF3D5FA9FFFDC2FEFF1DF5D7E3DD6FFEBDDD85FBFF3F6D5E75EF5FEBFF9FA955F3A98F5FEFF7BEED7FFA7E67EFFADB8D7FBFF11DE9141EBF7FF3FD717FE3BFCBE5FBC5DE3FDCFB9F76BFBB7ED3EDFFFBAF62BDD4C65F3D565FE7D9D7EFAFF9FC9FFBBFFE37FD5A5AF4AEC96C7FC9DFABFFA87D77B497E677EDD7FF7FF389FF7A79;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFE77EDF6EFFDFE1BD9DF9DEFD7FFC87FC7C6E7E66395FD3DFFF5F07E0E35FE6FBFFE8FBE7FEDF1D99DF55E6FFEDBE2F49F6E627BEBBED9EFFDD3E6FFFFDD9CF777B7FB8D2F099DA721D9FE2DFD23F3F6E35DEEE7FDDBDF77060BFEFF1B5B7FEFEFBDFD7DD9FBF6F4DFD15C5E87E62BEDBD6F7A44E3ABFA4BF5DF4ED9B7F9DED965FCEE33B7B7FFCE3BECD73743FE2F6DFE34E61699CC7DA5BCD7FFEB79E3FE7FBBFF8FEFBF7D7EDBB88CCF79DBBDFB9EFF7D1FF122E759C7FFEFFD076DBEBFFAF3F9FF3DFE9DF26F592FFC3FFFFEDF4AC751DFFD9FEBFF76FEBF7AFB239EF4FFFFBFF8156FE5B5FB55EEFFCF15CAC1DEDAFDDAFFFFBDFEF72A9837FF3BE5FF7E;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hEFEFFF67D0689AFFFFFFD99788F41FFF3FC7FF1FFF79B536FEF78DBDFFFF9FBEF259F9DD22F7FF7F797F45EFECFECFAFEEEF2E2EA23E17EFFDDFFFFF7DFF39F85CFF027EFB8F37BFCDD39FFFFDAFFDDFDE7F17673AFD614FF7EFCDBFAA0FEDDDFFFFFF1F1BDEDAFC6ABA405DFFFBCEFFBAFBD1FFFFAFFF6FF73FECBA0FFDF347FFC7EEFFB46F39FF7CFFFFFED9FFD1977FFF21BFFF5E07EFDB7901FBFE37FF87F87BF65B9FFF004FFFC7E3FFF7EC947D03EFFFFE08BF7E5A7BFF1F7F7EDFFF7FE2D0787BFE6DFFE7F37FEFEFC7FF8907DF9F8BBFC587F5BFFF8CFF7E74BFF3CFAE6F7DBBFEE787BFFEC938BF72C0FF187F7FF87E67CFA5213CFF80FF8EA41A7F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hBFE0F7087FE7FDC86D1F9BC00A3FEF3DDF6522FDC5F1FA0848FFBCEBDE77BE00B5F7DBBEFEF9378FDD2FCE1F3FBF31176CFFB3C1C4F0023FE5F470F77FCF7BE1FB7FD2C1DF03B700D81FC0DF3F1ECE655EAF7FA0007FFEE345BAF7D3233FBFEF2A001B916B17FFFF3D3AEC1FF9FF97CFFAA81B0F0400FEE3EF0025E06DD82033A20FCFCDD3F09003F7EF4D9B37B1BFB0DFFC1035F605CB12736B1701EFF8C2DDF5EA7FF549134007F9DBEAA7FEF81B0E3FF81C41740177EC75F69F8062F7DFCCBFFAECC0FF7BDF166F01FFB33B1F400749F7FF16B7EEBE53FFFFF9FBF6C86FE095BFFFDE0FB87D227FF93A001F1FC3D1F740BDF97F67FDFE1A40BE17EFCC83C4;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout  & ((\screen|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # 
// ((!\screen|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// \screen|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~0_combout ),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1 .lut_mask = 16'hB8CC;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout  = (\Add2~22_combout  & (!\Add2~18_combout  & !\Add2~20_combout ))

	.dataa(gnd),
	.datab(\Add2~22_combout ),
	.datac(\Add2~18_combout ),
	.datad(\Add2~20_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0 .lut_mask = 16'h000C;
defparam \screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y18_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000098C142601258049E5ED80100090EE082A041A02614070250080C4390001840804D0A6001840620022450328005944122040800A0CD02B003A0016A00264000344090166E00200080;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hC0030468801108005800202C1006538A028480244000881884710D001018A4935486108C02482027020880500050082007580543458000060006C0244008804B80E80B3003902840491024062008C467C000006010404020000026050881040400082404C010264001030E14004821C5990814040108CE149E2A00600301A4242048018011009020090A42069E0AC2700699C2A42159411110000000290098000428C240900006E400E002532430044C19009A000428C0C0811100440151A1D6020146842D0880280A2960E28849106013402042040040B6248E80021801C1220909933034A901020001C43220C8800000806100100C0B202460E10680010830;
defparam \screen|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h8484000618002980344E11309260E08DD0098A21CC86049410000800244610006021200C20005A29642206185800400000C41800A023200704021C1264005E181CD00804026408C6A1002026B523100A23000E78080808048004C802300090018603006200008A180410486C9C90380610C48001840102440080C8105C50580C2010217C31810320A403136E0A808E4C48541B1008101576518082002424618008808010244308520800340206A1400C200010F808C0804011020C8B2B00C302208048008010C420080000058000414A2B440790610000822091448A000000021048D3022B4433A8248C600028A0408A400088431148501121402A2872A04026;
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \screen|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \screen|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\screen|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \screen|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|muxlut_result7w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout ))

	.dataa(gnd),
	.datab(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs534w[0]~1_combout ),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result7w~0 .lut_mask = 16'hF0CC;
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y4_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hD800520C047D4635D81784170123C7FF7F5991AC7E01B68067FC01F6F441281E1DB0E7FBBC08F1B785C02146E008FA720A1C1604E8A21F3FF87BE012392D1A0DBFFF0001CC0888C92644200071EF5ED09291193428B40F984063C26349950FC63F77F86ADC9DB0C3F901FFE40040F10406686BFD9C073FB317DA10160200103E4F0035E1F9F013F8F006707843CB0041E60087928FCACA2317089CFD7863FBF86D446A272A00F9810804101A80E20AFF8602E6F2F7951719B5007FFFF1FC289AE024868B98A0051F828413CBA1E00F0601C417F804083B8E01F87BFC72046120E38C0010F7003E0290C23FB8F7E0C0BFF0032E12D299F01D07700003014D07ED;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h0FECFC71FFFEC8A0AA053803E08F003F2342556CE0F01C7041CF8868683193F07F0F90000302DAAA041F80F66A8F70381C3A0A000041DF778F0501CB1237F8FE600850C2400041FFE001A1E72C111AACAC00CFFE101A93E4A753B7FFFF0067FF0D0E400C001EFFF00600A2E130F83501006381F15900C9024FCF0181BFFE04E312D7291FF3FF7E5FAA00A428DC648C1F82F800E742C980BF01183C070200213050467FE2E37880430481B118401F031F0120025F2A00BDFC0A00000001A805FE41EFF1F301238400209E7FF00F80040000124F25C0003FFD13B1A36CB06580FFE610680200813BC8E0FFEFFF0520F432483A9E0060002201088C8FC221EDF007;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h01000421221E23B513CC22095244460B8381C7C10000240099C4420E187E00C9500121767C1018814000849A5E4988AFE06C82C94220007DA907011D380001DCDD13903ED232021C4A0102825000FC7C2480015409199FFF9591483600A864F9180FA2291301890083007BFFFDCC4022008E081CE000B03E21C1026010056BFF0000EE0C0001469380AFFFFF68E18024002B1503C3F8010C10027501C81CFE00A2B8820902140602801FA8DE3004A4A11026013A60780119084409AEDE1A13BB26465513940139E78DDCC1092A42B1B30BFC726F8006003D40C1F089B3FB6808258112DFF0F2F7FCD0849852D853200EFBCBE61A438A03071FFFEE7ED184BC20;
defparam \screen|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hA6725C00FDEF7C00405D351C200EB31EFF80A08242A38FFF5DFFDE501F1D8864F0F2FF376F00A00153A07F13BAFEDB901CD80446426E7FF7BFE880067EAC87FCAFDFF7D41B21A060EC3C3FFFFFE204545F19E9FFEDF3FF7809A3108345F8DF9FB9F6B04008248C07AEFFFFFD0405ECBEF8FE7D2FFDFEA8180B500004DEFB7F371421DF833BFB6537BFFAE00A225F8032FFDF5DFF9030412ADF5A9BBCFFFFE1869E06F00774537CFFF8082CB008229FFCFFCFF9910111100CFDA3DDFDEA428D18E0047EDFFFBFD79155041FB2EEFD7DFFED000B52BDFEFFDEFA0FBB525232000C7C6FD7FFE7E0A881FFE07FBEFECDDCFA4767FFF7FE77EF3FFB14883E00803FFF;
// synopsys translate_on

// Location: M9K_X5_Y8_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h040090A9105000510A0502260254C485B10044204040090A1B520E1009028230264084A0000044114904412058031510A2C88220201E83F028430411090311611806028DE80C82240A92C1A1080106007911808C0014010A183E862226238881208026003800018C4000941818604417F8038D0120A04210214804CC000095101C4A0407130005670084430013E028DC0800000204010009122000AB8084481648E0E0C82E00124201019514062310E300A0480E0A806188081C49568030840400178140022848462A13420002A09150201104A409C41C060A0509008218820822195400621F10A76910992603000800011000E8621958006202624F231390C0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h842898000020008440014894628C225F8662A7402103980200205D850828C40465CDA0C1A002000000000832403C0618408B00B3000584C0290208001540860240218400600122B20069804A138211624508AB924020441C500500E004698940B3C1207A4718B28206A40002080100A14464814990C8A0225304B38314A24804D01904410040090480A020C6D20467A822830C088039240200401830818103861920E11604C11000003900000460493061C80080526E6200004202048020080010E44024F09A10008338220208020D002002380605C144E4E00010048068A01CA8130D12000018024D210100C04450204088200652BA103A2480802744418000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h2900004C20C8888C1184121015008A272310240048830000004044670002102001618010A80080C84012068A3480040B5A0400200024803E08C0A5E1E8462A811C80201740080690102080409CC81916036222000A004316A4E1BC840803741400E199020032D204800095EC4244AE410C123D306A1789B80134104080038110F002124A040900CC45AAC00D08047990400078050AF262828020013387BAA50409210940777420615001048080218809741E2E10C044025820925B4580E200003800DD7509C84204618405C6C4808A36145384307001AC8E908069A0488C020CB9149400C2042002594140FA59E3B489503400009920631850F0A4407081025F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h640CE5804A1400424D4AA2961001310A001DC903E020285A80B4004063C31D9897244443E80D9AB67023A08120A0000000FDCFD01C5E944CC8219D1FB0895382400224106EF81D068C60B92508034847F2E9510100DA05240FE00D3424805E0038095E683C6E5B68A0308402B08E260A000540405AB510CCF125C792040A000285FC0A90BB60C8940121E8BF9925022F236A860822E0741E71D018813986D4CE0216AE4C607A0650DB11E68DF4380F85082624D33C710B9340E101C9A63C86A211A6B01A15144C04219847D1570CF8E9910A4E54D3AC60018712AEEDDA07F78000A10021508181B021E629907844A0903040087C906627AA4344FC7C38F4A100;
// synopsys translate_on

// Location: M9K_X8_Y5_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFF6EF9578CFFFFFF7F7D47D1E7281680003FEEFFEFBE9B85407281FFFFFEFF5FFCC22744027F7F9F6CFECFE1DF24BFFFFFFEFE3DB1D8004560FFEFFF4DEBFE3E61BE8FBFFDEFFFFF3FF1121478F6DDFDEFFBB85D894367596BFA7FF7DFBBD0D006FFB5CFFFFF6FC36420A6D276F737DFBF7F9306FDBFDBA8FAFA6FFCFBD96AD7ACDF3FFFFF9FFFEE9FAA3D72F77B5F7B7AF76BFBD2AB8BBFABB7FF6EDEEE2EF6FFFBF7CC7FD7B795DD9C73FD3DF3FBEACFEFB7FBF767C66FFFDFBEF57EFE9B7FBFB0FFA3C57BC9456E9B7E57FFFFFEDDF63BFDE7EFABFBDE37AF7FF7179FE3FD7EB9EE7BB5EDEF7B7697BDF7FFD4FFD7939DFFEAFBDA1AFB38FF7E760BFD9F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hA9EDBBEFB09BC5E4276077927EFF7FEE3ABD1CBBFE7FAFD2B53BCDF9F9DF99BA507F7ACFFE13DF2E67CFEDFBF53D9D8B62F3FFB497DDBEB6FB2F7D9D986B7B6FFD59FC72D9F667DEFFFE8BCF17DC9EEBFEB31F3D7FF4FEBFF9FD19AEF5EEBA11BBCA0FE6E755CF3FFDEEF7E1FA9BDEBA7FD7FFBFBFD535BD2F75F37EEEFE7BF6DE73D3CECDEFDD37E437A9CEBDFDFE9AFFEBFDEB7E33B35BDFFFFEFFFEFD818DCEFE71BAFF86C7347F7371C776C7FC7DF982E3BEDFFEA6FBFFB736FDD64F591DADB7FEDEEB6A1FD1E6F31BEFCFFF34B53AAEA5FEE79DFEBFE1F0EFB5FE732BE77BDEBFEA945E5BEDAB5DFFBFFE7D3E3B6F72AFABFF7F9BAFD767DDDFC4DEBFDF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hF4540CFE2FF777FFF69FBF7F731BEBBFCDFF7FF7F6EECECDB1F8726BFFFF685F2FEE4F7FDFFFFF9FDFB6BB9213BBB57FFFFFDFFF5DC1FDFF52F3FF179BFFCFB7ABF8EDAF7FFDCE7EB60FF37E727FFFEFF9DFE8BCEDFBDFF7FFBF3EEB5FF853FE209FFFF7EF77B563957FFFEBFF8F75BF6D963FFD007FFBD72FFFD345F6EE64BEFFBE1DFF5B97EF93C31F7F0F277FEF78807CFE6FFFA7FEBF26AEFFFF01CFFFFF07FFEDA4E6FCFFBF7DFE1C9F09B37BEFFC1FBFAFFF7FE9F7E5B6E186FF2600FD1DAF87FF019FFF9E0EBBD1113FCFF6FF7FF674EFBEFC2A7D477BFF818F7F4E7059FE83457D9C787FB1B6D7F78D3FBFFF80FF8FF3DB7F7A9EFB807F3FF7DBE5BF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hD71FBFFF803EB33792E7643FF5E000FFA09AFFDBFB0F85FF973FC3DC2DAF7FEECE18247FE307C8F7E3D171E8C06B8FF8935BFF9EBB8FBFFDFA0B9F0DCC20C61E04BEEDBE21FFFBFFA7C03F3FE4E3799AADD0A47FFF9FD11CBA7DEF0CDFC0601BFDFFF6EF97E8C5F052D593E00E40ED203777E4FAFBFF851E9A3FDFDF9027FFCC5DF4F730FFEF6FFD7811FA7CF9466FFF3003EFCA09FA7EE9FFDC68FE30073D62AF1597FAB6ECBFF806A67F087BB63CF1C007E3FEFFDCCD518E01607F9F1E6F327FF51B3F008421E9BCD66FEC8460FFFCB6A9FBE95BF159A48002061C7F207F7F6E400025F847BFD5FFC4CDDBE0E23E2F7B9D5FC603880001E5BF7FE83FB37C3B;
// synopsys translate_on

// Location: M9K_X8_Y1_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFBBF0FFA3FE37FCCC7FBF73F8F767624BFD44C73FD0DE9169C7BBFC311E7414396981BC93FC4FF5ACF9FEB2727243FD525E18A1757F686C72FC2A6F2E23EBF102E504FDF9D8135C1CF3730290FC8C3EE2087FF62440C7FE102B13FE1F9C4526B8FE20377F18FCFF33E00AF9473D0C311FF4421AE4780CEE78A03FF8E68FC30E9897C2C7EC6F9C0BF44E00180A1C1FD001A791D8BFF78241907FFEB6730B4EEBE1363FC00947C8B822C60784FC0FF5CF807C9B8DFF7ED8018C25C3A90FFB3E4E0FFF73F1FA026307600258008883C1911CC9C2F65C1F7353D5067337FF84007C0883FAFBAC79B055BFC3F66FEA4C87CEDFF3203F0098F9A10177700C6C313C17F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h0525A7481FCD8E40CC7CDEF8CBB3FF370B97CFFBE2051CFC0F0ED444D49F9192FFCF80291AC1166C6C2483FC7FD1DFD7671B92559CBAC012B004FF7FF7072F4F1FE103FE98D7C80DEAD70006BE626FBF60D4BDBEEE39BF9CF9CFD7234766DFC01DC5CEB778181BDF501F7E1FFD9EA071FFD38DC201E67F9B570FC2EE4010F7FFFDDED86011A73FE78177FFBD20BBBED8C00EBCBBBECEC74709FFEFFFE1FCF555B818EE5270019731FFFA72E4E7EDF7F76EFFFBCFE502395F10059771FFFFCA3146FB63F9FFFEFFFE00C1FBCCCE00623BFE7FD70619FBBBF7D5FFFDFB4818F7B5F0052FFA7E2FC16323DE47FFE25FFFFF760440EDFFFC1EF6BFF988AA8D5F9B00;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h39FDFDF7A21139E91A9F2A5AFFF9556C437FDC2061FDF9FEC970FFCFD3FF9EFE7DFBDA71FDF20B9FDB3FFFFC816E5D7FF4FE1DFFD8FE789981A96F80F6EFFD7DFA33BA579FBF117FFEFA310466FEE19023BFFDFF39A88BBB17CFC39F9AFC6A435E47E8FFFF7F77F57D7C17799B84069FFDFCA4F0B8DEEA7E035FFFBC4B7356655E51FF7FFFFDAC7C5BFFFDDFFDDFA5F97990BC11E38001BFFEFE1C5344EFFFFFFEDEF7FE67FC7AEFEC3B801FFBDF99F88539D5DE0E8FF7FF7C040A8FFBF1F3FDFFFF62B11ED99F7BFFDEE7B99FCABFA6F9EC710FDDDEBE484503F6FAF1FFFFFB7FB0221FC97DFF0FFFECE5E547F7BF7E0F1E7FFF3EC984FAC1F8010FFD5EFBC1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hEB8FBEF3FD1EFFFBC7AF761BE9FC820DF7B7FDF2C7FFB70B80FFEFFCCFE39F7DFBFBFF3EFFEFF7E746B43EBE017715FCDD50B1EFFF7CFFC6EF3FFFA1C7127EFFC00FFFF9FFECF813BDBE3FFB5FFFFBF96F616F7DFF85FFFEF7F5D59FBEBF007FFDEFFFF3BFA0FBFCEFF8EFBBFFE77A494C3FD037FFFFFFF89F73FFF67FD4FFFF7FF57C81ABFB800FFFFFFFFEEBFF7FFF1FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\screen|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & (\screen|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\screen|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0 .lut_mask = 16'hEE30;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout  & 
// ((\screen|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (!\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout ))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~0_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1 .lut_mask = 16'hCFA0;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y15_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000421EB993ED218A010022282000000204153803810258B0A115F008005C40812500040200302983A01A028061902A0EC45854410500144E4010188183802A32C90128498014540515;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h0800BA0702040188024A17D041902840D041208188022261110420324642136401006840508489004000122D872B07100000B83008167880F0C1100302843220070100000C0095330485581090C320080288220A838907040910197291146850380352AB0408402A82A8C0600110002220956050108030A30010C602880A425301006005289564D000001CB00020040A08242441000022C629A16040101A44048000000E09B3C0012112388419816200220A440C0000040E1800D0812082500039102002021008000400800C11204101648441800911260088100800003C260C104040010114E6C018D0208000040A02183D022606414411419906401C58E180;
defparam \screen|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h204A080000B80226000008016489044020504090224009000B32432601000021824A44C104D900808308598483309B26A50200C40000004820884029832901E4C3004331A08040100002041908C84D119429408142C04012328000440104250201480C19152944214AEC30802304C0D00102000203124029020B2648008C00C00D42D4000022A0030320C0810003001000A840882600E208200339010001906E0021084000B4D3800601C158710A0A00042CC00602040804A071C30004013439100A040C3024209A00C0881033F10A011001F02F162C4C041024803008400011033104481001C4071300088600148434085000108611834A0A02848700082080;
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|muxlut_result6w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout ))

	.dataa(gnd),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs486w[0]~1_combout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result6w~0 .lut_mask = 16'hFC30;
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y8_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h4025655042094600013018D80002292000A9B0CAA501D6A10008C046000410880014200530A910E02403188302088004090610580600740400201020640404800011701001C300C8E00C264800400000000017611802C41441C000DC48002748006080010102225010360A00018C12E0042022400043200088002800100F420880A500B88030E09020412000280044031208461090A0C4560100C1440029224822000E1300122D1414A000099004A108800980402106084044803600338050619200122140C1040101882CC0641E040082AAD000102101400042005429C0040258A0A8A894A0440010850440005401489860000280A0208904B40590D4040D0C;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h01420141BA00095802200201049005804000089610680241DA010078700100100030052C10018342304992001A4241401C0488044DC8011012A5A170600830103A844858168C80014084040120258A10005604001B1488400488A801590424AB04208B00100200101010401C548400400800680207230308A838003C821520100CC00082480060801703030029488011056820547C0200B1100EC00442020040800C02813308AC7DFC00265109088006120203460180801336198C317C18B41004088180004001400081C81532590021C601C40090288000139E08880291CA0013080061E242250410C2446626980101821103102801090580001D00802C07D4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h96C0000042001312682B4428C22315104CE5925081042890682C900809040208D0000782038034032DC52800482D7004001080001150034081300A0A1388840800014688111448634150673E0136E6E1BC1C8484108030C1191A4021615882004E0862549500008040CB20128DA9408CA1018200910832031A02420440CC0EE8047CE48188301C303A470B800070024403038498340185080403D4CC2040420A70D4729808085E162BD08808040220968BC1902E12036184D76584A24D11ED388001008AA633340A124100283A455008AB8008028B101338675392043141044246636BED1459841080101B0006186B220B080E8664DF9C278A0400838118F4A0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h93F2005B10280400B2154D61EC2480C12BA036FC1F8803805E00D402943C607740532108038065498E44086C8210143A9D0030AE4380498123C062E00700AC213068D00C1007E271501C06902560B7B80D16A2805005DA98F00FF04A8B7EA1200040A197C281201514C643B00B71D9B0D7820B898048C6320A502860B03461053A03F56F041D03439ED80340648A719014306122551F8B408C06E04C06512B31E4E910311700F8A424EE19720B83807801498B2C8080C04CB80296105083791D6640470468A293FA1E44B82C08F102006AF1B02B2C4285A20885510025A0087BFE5C7C1AA13E7C4FDE09134683805F47CFBFF3804699C8513CBA0283C4034E1B;
// synopsys translate_on

// Location: M9K_X26_Y11_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hBC6DBDE608130000DDF7FFBAFF1C93697FFFFFF9F77D6B76608B8D7E9FFF7D92B4EB185089FDEEFFF3FFEB35C62053009FBFED7FFFDE301DBA9F7E7EFFBBDE6BE0820170FBFFF8F67FD45E6CE3875D6FF77FBDEFAF921888BFF5FFF26F7FF6652D99E6DEFBBD7E9E3D9A0E7D3DCB98FFBDF5F67CD143EF2DDF4F7FDA9F6DAFBF7CF7F6B5BF3DFDD675F5FFD2ADDBDFF7BEBDDAFE45EF577EFE9CDDEFBDF5BFFDCD037F7FFBF57B4F6BF37BBDDECB8FFEB5F856EAA7CBBBBFDCFFFE7FAAF5016EFF73FF7FFDBB8D7FFEB5FECDE9FFFE57F6BFFF533FB35C3F75F8F9D8C8E87E5CB3EFCF9FC6EE37FACD9F6EFBFE69BFFFBE7CF628DD3D2DF7EFFF61E7CFF423E6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hF7BED6DFDFFD3ADFDEBFEE7DED3DEE37FD73F35F99CB5BFFDBDDB70EEEE467F5EFEFE57E6BEF26FBFF3EB2B6DFF7F174BD4D98DF7F7F6B4B7EDEDBF667B6E4BEFFEFEEFDA60BFFF907D776B6FD23717D196EF4FBFD3BEFC82E96E6D1EBF5DFEE7775D01BFDFE36CBBE9B8D9FE5ED3BF7C9FC7F757E7ADB76D5CA3EABFD8385AF2FCDBEBDF7D73FDDFBC976BB6BE32F7DF7FE17DCC3FC5CEE77A36D947B327F73F7F18E5DFFFF3CCFC0EEAE3E2FFFFFF3FEFF9E497DE9DD0CB7DEFD4A2DF3A6F753FFFF7F7CB5FABEBBECE6DAFFACFBDEC77D5E5F19F7FD5F9F4F915A19BDD4FBFFFB7C1F7FA3E7FE57FFFE7FE386CBC59CBF50F7FFDF7D58B8F8A3FE3FFFFFBF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hBFBFF39BFFF9C8E3FF6E5ABEEDE5547E32FDFBFFBD5F37BA4FFFCFF7FD1FDFB9D933B6FEA59EDFFFBFFF447DEDFF6AFFFF1F781EFE7FE35CEF4FBFEF6D7F324C56FF53FDFFEF7FBF69F82DA5BFDFFB1F27FD976356FF602EEEEFDF3FF4D7AFFDFFFFFFCF11FF4B9FEAFF7057FFFF8E7F966DDCFEFF8FFF3FD99FED7A6B7FFB7FF7E7E67FAEE810FF3CE7FEF2DFBE34ADFFFF21DDFFDE21FFD95755FFFE3FDBD6F86FDADB1BFF0077EFAFE3FFF64DADDF01EFFFD604FF968C9A7F0E3FFFDFFFB7E2F07BFFFE7FFFE7F17FBEFED83A0D07BB8F8B7FEB83D5FFBB85FFFE78BFF1AFE6FFFCBFEFF387FFCEC9AB1F7FC0FFA87F1FF00D24FBD541FDFF80FFC8241E7F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h28E07D8C7FFF6CC8FD9F9F80FA1FFF7FDF6D486FEFD0FA0060FFBD23D37F969171E7DBBFFCF83719CD2E8F173FFFFC07ECA6BF61C670403FD5FC6BFF73DF3D60FB5FB241DEF2EF80DBBFE0FFFB1C8E6DF72F5FA0007E3FF777C7DBA3E3FF9FFFE2000912FF937EBFAD2A6E1FFDBF73DFFBA83B0F54087BFDF7C0A6F03EDCA033BA2B6FC773389802CFFE25C397B995F0EFFE303DFF05EF067AFB9F01CFF8C2BF55EA6FE54913E007FF5DFEF7FFF9D30F7FFC1C21B12337FE78FE9F8060E9FEC5FFFAE4E0FF7FDE17D7299FF27F8F8003DD567F02FF942E5B7FFDF9E7FE9FBFE093BFFFDA07FB67AA3FFA36241F1DC1F47E62B6F97C37FEFF184ABF03BDC08FC4;
// synopsys translate_on

// Location: M9K_X5_Y6_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00A8A463D982F9CA23E87B407E942800A0866C5000AC09699803DE090BB28140C06F180443F30A08723B82901FF70585F4E3E881371DE0C0078005AC005244724000FFFE13417620999A9FFF8E18A1276166E28B530DF067BF9C3D0CA460F019C088029421024E0806FE0013FFA306F21117940273F8C00CE80DEBA01CFFEFC1B0FCCA32040FE8070FF98F839C141EA0197F78693035340CE0372303879C0407929000D845FF067EF7F983ED1D11F50039DD188D0960602448BFC0000F02D6050BDB787427FFF860796AA4001E1FF079FE2BE8035834C051FE0784038DFB06C31C31FFEF88FFC0FD69154047081F3FC007F880AD05660FE2F807FFFC5C002802;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hF013038E0001215351B2C7FC1B70FFE0548CA2821F0FE28FFC100211174A040F80F06FFF74A42445FBE07F09947088438305F5FFFF9E248C10986410EDC007009BE108209AF4BE001FFF461A93CE251353FF30004BE56401404C4000A07F9800901090A3FFE1000FFCFF00000F02CA7EFF9C7F0E261E20D5B030FE7F4001D000442C90E00C0081E0141C0981028973C0FF07A10014367F00FEE7CBF85C188843A319801D1C870080531E4EE3BFE4F8E07E1C802085FF4203F5FF80C27C055801BF100E0C7A180253D361C00FF07F80407DACB0CA3FFFC002000E00010B9A7F0019EF00005D5A44331F801800D01C0004A74461FFDFFF08C20353303D5E320FF8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h9430008A45E1DE4AEC3B49C6AD3099E47C7E3C361030008B203395F9E3D9EC040B30560983FFE77E0332104488B673401F833404290237005678FEF24120140102806FC11DCDA443A07279ED2FFF23A358001408846620007E6EA348C2171306E7F05DDE4C0034E818DF8400033396CC0211E42315FF6FC11810F10003FA9400FFFF01200412B9603F40000013102BC845044AFC3C0FC4C204150AD627E300FF790141E284A9B97D3FE454000C10594EEB99FEF79B3140C20231F450A1E5E4DD9821A0E82BFE461C706F0090051D4E44F403E9F1F461D2829E1C0F77D49F831008626D204F0D6B67E042421D272C9FFBD5BF39010060C4A0E0003FF3FC300015;
defparam \screen|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h1988A1FFDFFFE84B238248E3D7F16DF3F6201C009D4C7000FEFFBD0F00E233DA0F0FA7EDFFA04702041F00EC5DDFF7CF0024E9B8AD91EF7FFEE0634981533803D1EFEFE000905B0F13C3EE7F7E79E02B00841600539FDFBC0240EF6C92073C6FF6F84819251A33F8D7FB7FE603A212410301FAD4FFFB404414A5FFFB27BFE6CF8092204CC40EFFDCFDFFC34500A07FED8E7BFACF68889E1500E57DE7A7FFF64161F90FFCEFFFFFE5F0309347B7DDFFAFBBBEFE4640EAEFF36E5F77FFF60832641FFFBFBFBECFFD2428B3C06DDD63E7F3FAC8D0290349BFFFBDFFF7A50CCDFFF3DBF1FFEEFCF8417E001FBFFF7D3FFB0110880048DFFFFFD3E7F82041FFFFFFF8;
// synopsys translate_on

// Location: M9K_X8_Y3_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h0442F645F814BFE2390400417189AFDA7BEB378402F316FD3FC01FFCAFD89E9C6B67E6A65FE302A530639EF8DCD287EACFFE60E9BF0D68585FF8590C1D81CEFFD1A9BFE042FECA3F7FC8C7D61FE53F118F69FFDDBBE28F127DFEC01ECFBB8C9027DDFDC80671BF0CC1AD57E28CBF1C2FE7FBD25138CB317834EDC5F19503CF14338BC381BF061E481B9B7EFF5A1FC7FFE104E23400FFDAE7FB00949883401145CC1D87FF619F6C5993DF87913F008206302447F80803FFE7A9BFC5260C4E091F000080A00849CFE9FF5A7FFF67FE46FE137FD0983E00C2DBA788CEE387BBF83F75E440443CF4FAA403C098191331837F008CFC0FC27661072D88FF113CEC3E9A;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hE8CA5AF7C03070AF33E7A0053CFF00C8746C329D111AE70FF87121BB3B67EC650B767FD2A0BFEB9F82597CBBC00E000C99F7C9826747BFE547FBDA9F0028DBFF600CFC45672DD0F015A8FFF9419D9E7F9F23475F99C240E7FFBAF0D8BBD9303E727B375F8065E423AFE080E6FF6FDF8603BC7015FFFBF8FDE0203D75FFEE291CBF2F20DBFFD8E0187EEB6EDACF044F7FBFF173D4DBFFF008D78610001F63FFAE40E09DFDFFFE38FE7EFF8D0B1BFE8C0893E2FFBDC215C7BBEFFA79FEECFE30C89FFC9C02027BFFF1FD060537BBFDBDDDFFFFE038E6CE64002BFEFFFC82C10F7FDFFAF03DFFDEF404CCFBBE001FFFFBFD88FABFB66103E1ADFEFEE14173FFEEFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hC77FEFFF5CE4C6DEF5604DBFFE7EC803BFB7E3FF9E7FFFFFB2BA007DBC40613FFEDD240D07AFF66025DFFDFF78B0A2FDEF01E2BFBFFD87627ED6D97F093FF6FE046445EF70C06F9FF9FF8CF89B99DE7FDCFEFEBCC6533467E8301C7BFDDA943435FCFF20019FFFFC82A088BF647FF97EFEFE19034FA7D7A1FCFFECFB188C29DBF9EE008EFBFE5300AC17E7A003B9FEDE862307EE3C7FFE5FFBA661EC3B17D920019FFDFD98208F3877C67FFFFF7676073EC7BAB1F1F6DEA88BF0757C6D6F0D4FFB77BD4AA727F4B6002F7FFEFFF5457B5EF78EFFFBFF61A03AFDBF758E0BFE7C9CD7DFFE76BA08FEBDF73A889C09FFF1F0FFF7BCDFF27B057EBFFEFEEEF37DE6;
defparam \screen|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h1477FF7E02EFFBFCBE508FE57EFB7DFF5FFF7FE83980FFFE7F06FE7FBE95B2834CFC00C7FFFFFBF839CFFF7FFE8FFFFBEFEDCF11D9F3803DFFFF3FFBBAEFAFBE3FF3FEF6FFF32FEDDB79C005FFDFDFF7D59EF6FE007EBFFF7DEAAAE0EDE7FF807B76EFDD5B5F563FB007FFFD7FF8C5F6BFFA3FCCFFFFFFF7F486F7DF802BFFFFFFFBCB7E5E3E7FF2FFFFFFF13780FFFFF0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\screen|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # 
// ((\screen|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\screen|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// !\screen|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0 .lut_mask = 16'hCCB8;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout  & 
// (\screen|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (!\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout  & ((\screen|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout ))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~0_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1 .lut_mask = 16'hBBC0;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y12_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000400C02086D80015804749501A4040205E600000100A01828780001480450AE50A4040200F00082A900AD5811A0400A610052B20006205222C188080008096846200006000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h457604003119EA361020A0080001C6A604008D144021948C2019094800282498481286A2840120810901A0C058540008067E06CE050100000A20208001008048807C441E835E604001202002080010A11804CC501424407002046080008800020080A44080050E411404001808047B001128080325078648848800C007848808400412505028100110A482080C00034003024810618251119004900801A412690008465004040C408880473320208048019012410848424104B10C24853083378020424C2002500808C84682001194EC8053B6373060808E020232080800C0824A1025E4C0E101030001802F080A00000000E508081093A01064E0860081022E;
defparam \screen|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h0004A2021901C1001851D3B01174E00604898724040E020210009800384940903015A0080000C6362C4004201802600018415010A05B2484105102142C025E001823840611401084A01901043000020E68021E64B020040580600090A01A00011A20410222021AC09010C41590E10805A014210128200E12213058814620940CB0840844804411002811013821B04B08441494441841184094A002420802078005960214C5082410C810320084210002080131E808A30050508810D20810C100E7A100000801D34428000044000205DA0802071041821008C00067440001A840A0402B82008231B8402E1008C02163400200244140603C9000A1312089269C0A;
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|muxlut_result5w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout ))

	.dataa(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs438w[0]~1_combout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result5w~0 .lut_mask = 16'hE2E2;
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y5_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h0218820C085008004001A10208A08486101200004220215C1A5029000A1908160800C4A20010E000C160C12829504F420099008030D480AB008964009B23CA2B194087420A0C00101150C0A000259030900F288601143B882A0C62200018C081000314120C119D86020041104A60000E4249CC8094A0151221519396012009046A48560654490C010022051001802B840026B9804A460209806824910042811019E4708412085000080784120168486502E060185AE064900010090608038418002581868058401C0A024118184121E5310024748204028152104008120B6190A01A05010A0300140A404305D2020000228BC5B824520C20B203C0242A01D203;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hD2144888004100A028D02C000106403EB203D5288006D88800400D8408004F8021072012E202043000060488C0A01CBC6089070020170441A002020010B28220C00A040040020E04094921708382006050A832B2C08A702870030700844100400397007400BC20AAC324B800A0030B00C70100C800C00070448530821520D804F007120005400A4A00F80830403332A690914800800D96448D402A0011A843B04880403004F30002000C110214405900458000A0C82D62AC00E020448001000219416806518A00805B6422220420AE042830200841C0418E40411400196224172C11A808000440080220008051020C000862E009920486E01020208E1D804028;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h681608100070E04195C000000048000B001A00002041010080C0234040201012060C10115C00020000200082A0408002C1EC53004001141A0E0D901124310A04E8C4106066E8900430221100A001080643C00A0188404F0CC605200A14226504A0F30DA84A5000001820090C7002A0231868200746F507740550048000303003D880000C3103230BC5902407E981000884D40065C1781202410022205B169C8480018844039381A9C02947220021DD60243C4D4020101800200A7108328C10C406501A115844885000025080C57AAFD54021C5BC20046083082C455802001081A804941229A20826612864DFB8E7844450C01001932063D0519BA42460600B1B;
defparam \screen|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h6C0C2D204B1010064DE0908912C22406C049C903A056D03D017000346BC28E002C80028328410A927189D3101C6CC00462E7CF70A43FA00200001D1FF85910C006140012EB78198E234049415A850007E2E84C3EA6AA04620DD00E8114810840A0051E683974DDCA42191C02C48E060E2020F420200039C5F50F010D034396E245FC0A80DA8244884000FC1F98758C60A80408158AA030B353490793D0A0C4CE1B0427CE8820010A9B11E281E4707087061074C15F4E3EB3071C68EE235802A2992C28E983012C05E1BB05D3B212745C85064750C3997A4CF5222C7F585FF684010382401EC1838001744CB9103D80B830400C3FA84224028001E17E3BF8B1E4;
// synopsys translate_on

// Location: M9K_X26_Y3_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hF9BD09BB3FE87FDCC6FBFFBF8EF65E230FD4CF7BFD07ED0BDA25FFC158A421639FD81D59BFD87D7A4F8D7D072B4C5ED431919D17CFF397A1BFC1A6F3E27FB3800E464BDFBFE93541FF7F3821C7D201FE50978FA2001877C883E039E1FF75E14DD7A40237788FEEB33E520F9973C0E3D15B46048EC7B44FBFCB13FF8E6ABC32A1CCF6107FC7F9E137A0C481B425A1BE0016FB1542BF40251884FF6A6F4C8D7FBA31E3FC00867411A66CF83827C0FF3939C643B827F3F80008C65C1AD833F1F6E0FFFF765FE794343600858000881FB101ECC00727C0FB15340804393C78440700881F3833075B0143FE3F03FEC4CE5EB2FE7301F035AF9AF8DA7F006EC31141F5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0404A77EBFCF8F10C43E5332CF09FD338B93CF7FECE41AF40786DE444DBB038AF7BB802C5F40D67ED502074CBFE1EFFF6FBDF06D9AF7601A3845376BF6D42598DFF203BEFDFEEF03EE779006BEF2FB97E04CB9F9663DBF1F4D5F802507A6EFC18DD4FBAD7F1A1FFC500F3F9FEE9EE020DFDF8FE80D655FCF80D98EEAC011D6F7F5D6DF2483BF1FE399F5FFFF1033B0E3400E0D7FFD4E80E02BFDEFFDF8FEFFDDEF17623B8001E7BFFDD77038E5EF7BD67DDDBF4AB0C03ED410052635DBFFFF2661EFEBFDFDFEF7CFC039EAFB740213B7BDFE12C11FFD9FFFF67BFF7FFD06F1FEE0000FFFDFF708F8538D41FFE1FAFDAEE301647F9EFC1E5FFFFF54260FE99100;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h39FEB5FCE3B83D374B9FB2FFFFFF223040EBBC0021FFFCFD4D657FD64FBF9FFEFDEAE8F0B87BA99FD8FFFE7E87627FC7D0FE1D767AFBF81D117FA680F7FDDDF4D8B0BBBBFF7F98EFEEFE7B032C67ADA0213FFF7F182C4FBEF7CFE3FFFEEE2980CADF90DFFFFFFEFF797B7763FF800697F9F7663C3A5CF8DE011FD76CA270976FA611FFFFFFFEACE34BEA7E5FFC5F77FD79DC9C3DFBB001BFDE7F8E30C7FBE6DFFEEFEFFA77C318C7FAF9801FF2FF88D8C77BFD7E0DCFBDFE7C6F0AB3D6DCF2BFEFDE76A05CDEFFFBFEDEF4FF0CCA9A85EB58718FFFE1DE57858EFDAB71FEE7FFF7E86601D97FF70FFBDBED6323F7EEDE0F8FDF7FFFC407FADD7C000FFFFDA6B9;
defparam \screen|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hEB8927FBFD87FFEF5BE3199AD93CC002BFFFEFF5C67FBFF580BFF1D8DDEA4D7DFF3BFF1DEFF77FE1CE30B7FD0072FFFCF6F2B7EFFF9E7FC73BFFFFF40DC0767DC00FFFEFEFCDD612FDFF3FFAE7FFFFF8BBE17FBDFF81FFFFFFB1471F9B7E003FFFFFFFFAB4A0FFFD4FF8D7FFFFF7FE29EFBFC037FFFEFFF92BF95A3D7FC4FFFFFFE4F7C1E5F78005FFFFFFFFFC7FBFBF8FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X26_Y22_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFBBD21C644C7FFFFE7FCBD5E5FF008280007BFEFFEFDEC98F343281FFFFFE7DFF97C00076027FFFFFE75FFA318FA4FFFFFDFF9EFF6DE8620160FFDFFAFF35B7DF10CC8F9FEDEF7FFFFBBD811858EAFFDFFC7E1ED24C6777FF9EEB3FDBB56DE28266DDE1F47BFF6BDAF95198FB3FEFFFFA9F6DE62FBF56F265B3F76FFBBB3A5EAB98A9FFFADF7FFDDFEFD56FD26FFFAFFD7BBFDBBA9DBCB7F57BF3FEE32F5F727AFFFFCFEE1F9EFAF48EA7C3FBB5F5FFEFBFBB7D5C3F7F6EFB3FD7D7DD9FFFD5DFC526FFEB6C77F27BDB35BEDF7FD5FBEBED80EECA5FB7FFEB8F177F7F9FDEA36EB5F67FFFB3FE75B761D55F79F6C97F49CF2FFF33E6D78F3FFCFE39BCDBDE7D;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h7E73FBF7BE76C527BDC999CFBFEE71FBE28C6FB676B6F6FFBFEFDAF3117BFF7BBD797EBBF4D4DD9D98C55FDFBB0DFEBBFBF6677BCCFDF4FF9B25262BFFEDBBFB9F96F5835DFD9857FC7DFB599FDEEF96E7FF0BAEFEE57A77D7EB5FAFFE5FED5FDF9FFFF5237BD97E7FF57FE23B72D48DB7B7D988E3AD2E8FEF7FE75FFEFEFF50D53A49F71CF8FF7A6CFED8C5F55EF3A7FAA7FB333F67B7B58CDEFF7FECCDAC9ECB5FFFFBFEFFFFF1BFDD79F9D5A7FF1EE92A7DB687D72AFBFEEF77B5F3BDFB2EEDD7FFBEBB5FC74545F3B9AFFE57E6233D8AFBBDE6FFFFFF7CB17EE7E7E26B8DFFAEFBE0EBFDBADDBCFE7FD79C7D347E6773AFEFEFBFFEE7678FFFFDE9FDFF7F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hEAF30D7510FF37DFFFDFF54F9E1EEBDFCFFEFF9F7FB7D865B6EDBDEB7FF37AFE66CFD9735A7FFFEF4D7FBBD673FC95E7F7EEF7FF93A81FFFD3BFFFFFDEAFCDB3BDFFACD7FF9F9FDF96D7CB7A682FFFF7D83FF99EBDFFDFDFFF9F37FF6B2DD27E207FFFFFEEDBB66835D9FFAF5F877FB7E9926BFF007FBFE526FD32BD95FC74EFFFDF9FFFD197EFEFC11EFF0F60DFDB531FFEFA3FFFEFDEFFE6FAAAFD01E7FFAF07BF2524ED3EF78FFFD61CBFF9BA52FDFE1FFFAFFBFF6FF375FEF157F7EA005EDDCFC4F703877E9E0EFD6109A7FFF3F9FF7677FFD5FF2EDF447FFFC787FF8ED03B2F0782FD8C7C7FF1365CFF833F3FDF80FFBFF6DFE72FBFFF147FFFFFFBE19E;
defparam \screen|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFF1F92FB803F933F0377637FEFEC00FFFCD7B7FF94AF05FF9F3FE2DE3E97E96FCE18045FD3A7CCEF7BC0FEF8C03FA3F853FFF69B798FBFFBFA439C53CD80C29F003DEFBF352DFF6F67C01F0FFCE37193DDD0A07FFF9FE00A8D3E26DC5F90610F9DFFFEFDFD649560727FB1F00AE98F2067D755D1AFF78442CB3B7BFFC1235FCC4FD5BE0C9FE677FD3001DEBEEB026BBF1801EFCB82FFF7F8F7F4747E30073D58AB159FFCBEEC7FF801E3FF007FFE2CF0A007E3DE6E98CBF10F01407F9F16FF087EF41F1F200029F86FD67FFD0C707FFC63ABFEFD67EB93A4C00206197F407BFE7C000027F8C4FFD4DFE1CFDBE0E23E1B9F816FC48BC00101E7F57FFC7FFF3309;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\screen|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\screen|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (!\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & (\screen|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0 .lut_mask = 16'hCEC2;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y20_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hB3444B9C267D0615DC060491816B97FF5F2993A3DD42D09663FD01F6740C7231261047FFBC0CF4470C865D0DE008F07A0310035848E20FFFF87FFA41D72C90893FFF0001ECBE89C76205600071E75ED88E180D6484FA0F9C4021C2A3131B0FE63F73FD6B1EFD19B6F801FFEC005CF809E2E06BFF8C031FD113720449E300103E070314C41A5027F8F004787C23C9E11FC680E71647C2EBF301C85CFEF863FBF8456B1F06B200F98108043C06E0240AFFC602E772769302CB93403FFFE0CC29FA94000703D800079F84154836A1E80F8600D407F823CB7D2600F87BFC7204881403CE001073003F00042AAFB8F7E0C03FF8061340FA89F01D07F80001A0B2D055;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h0FECFCF1FFFE020C8E49B803E40F001E8921157D60F01DF003EF74024895FBF07F0F9000895999B0041F80FE6B8F268464FA0A000064FB73C1629AEC123FF8FF44122615250341FFF000B92540004A6C0C00CFFFB418003890A3AFFF5F8067FF2FC42F10001FFFF00300402A407D3181006380F08941852A05CE01809FFF22A03A916E1FF3FF7E1F094180626112083F00F842A26B588077011934870041108C0CA67FE2E378A1260460111C401B871F000128817A00BDFC07000120035A87FE60FFF8F9040580A42A9E3FE0078021A000410C34C0003FFF5C119A92646580FFF61003E00024934C607FE7FF2401A3E9489B9E00200042000C0045C281DDF007;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h2009F2449A1621F713E60200000D20198181DBC980095120470C2A065C260042A04788C27C001C815008468821448C3FE07E88C0807540B9A987010D001B008AA87E003EE3B73A844B040412D000DC5CC13020837219DFFFC3D14407094088B9180FAAA310B00000642079FFFCCD2903402603D44A00D03EC56008400C042BFF8000228B008D000DC0BFFFFFEC24D02012DBA903C1F430280008E029D01C7F010610BA051B424682C01BABFC002A203114420108C4BA030485CE02AD5E1B417E24085A044001B9E3AAB383040082913B03FE775FC80A087961AAF008B3E66084A50482D7B0F6DFD9F4290080909360047AEEF284F70F1A4F1FFFFF5DF84018E2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hE2535E00FBBE9E84C419871C280DDF4DFE10036460B20FFFBFB77F40E8110401F0F0597FFF90104CE820F513FFF3EF808A911641526E979F7B401026328C43FD6FFFFFE20D4804F0CC3C17BEF7D01004B47BE9FFBF6FBF7125B0001329F8EFFBFDEC9006DAC14C07FF17FE1F244904A4FCFE0DFBBDFC1900EB1A0005FF797FFFA62805333BF5DCE7BFB4D812DE5F80127FBF7FFFE02121E07F1BF77DFFFF91160802F00B9B9BD5FFEC0844B848227E7CEEFBF9812B04001FB5F3FDDFFC34C49BE000DFFCFB7FFBC1034C3F93FEFF5FADD71204C67EB667BFFFDFECC03310008FBE7EFE37FB128000FFF46FEFDBDFE7FC2E37FFBFF6FFFFEDFCEA91B600003FFF;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout  & ((\screen|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// ((!\screen|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \screen|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~0_combout ),
	.datac(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1 .lut_mask = 16'hBC8C;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y16_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022363ACAAA3B1A4820340049803005C48537870182263986A06028085822280182610084053087D0416210041020188158000005C0404501052281D301623AA51A281A9D5C080A1D;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h0008C140804001C104821AF13A38080012000200050601425140408410820A442225000520708814D022100805085982510020114036A081A000080190203A801F02116144200C9B001F40802200800082201200A14914094552155801270890A90608A902806080E16812615110005288120010488000230825020CB0280210399061020D9340502540046180ACA004A025820A980400424CBB4CD0100104100C8020002223A2222102A004998A580450014004508004142102A25828002400398884804100028400000051386208010D2001080B0C44006008001444401401116110110D02B2AC2B3C2400C00020084C50104251402453859303200A342080;
defparam \screen|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h080848000458304245002441048902200A34208A0000C80005D9654240001B2104E84A2402BD00808086490201818D02210801090280C258020CC0A082000124000049202C03016100C2E2D802C840B0860041010C02C1323C0119690000435C20C8029CC40445210C220102200000C8000A108C00C9410CD603072088524000046100801010028903E24A00860B2045A8004018A08640040002008123A040388A29694810241048324740401084A25141860400851C08020504A2208203104200082A43440C24A806BD000281BCB8000001D00210000E010024803828EC061041B204591801C60210802E041004801C08454200019101421802C48A30902204;
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|muxlut_result4w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout ))

	.dataa(gnd),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs390w[0]~1_combout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result4w~0 .lut_mask = 16'hFC30;
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
fiftyfivenm_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (h_pixel_count[1] & (((h_pixel_count[0])))) # (!h_pixel_count[1] & ((h_pixel_count[0] & ((\screen|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ))) # (!h_pixel_count[0] & 
// (\screen|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ))))

	.dataa(\screen|altsyncram_component|auto_generated|mux2|muxlut_result5w~0_combout ),
	.datab(h_pixel_count[1]),
	.datac(\screen|altsyncram_component|auto_generated|mux2|muxlut_result4w~0_combout ),
	.datad(h_pixel_count[0]),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hFC22;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
fiftyfivenm_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (h_pixel_count[1] & ((\Mux0~2_combout  & ((\screen|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ))) # (!\Mux0~2_combout  & (\screen|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout )))) # 
// (!h_pixel_count[1] & (((\Mux0~2_combout ))))

	.dataa(\screen|altsyncram_component|auto_generated|mux2|muxlut_result7w~0_combout ),
	.datab(h_pixel_count[1]),
	.datac(\screen|altsyncram_component|auto_generated|mux2|muxlut_result6w~0_combout ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hF388;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y7_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFB7D02CD80005FFFDD84BEDE68243FFFFFF7BFFBE9E9908A6CFF4FFEE5CFBFF7CC7105FFF7FFFA3D6E7A200E69009FFFEDCEFF8DEB80271F7EFFBBF377FFDC70DC38FF76FFFDEDE9BE011723EFFFFDEE7B1FE1866A0C7D46EB3FFFFD5FF880E9B7E9DDBE2EBEFEF15476FD15E6BFFF4DFDFE204B97FFFBF77FFFFFB9CBFFEB84C57FFC75FF76A7F4DE7B3E9FF7AF3DFFD8DF3BA7C33DBFF7DBFF47F0FD7B56E3DF5FE6FFFF5F46DE8BFFFFAFD9FF96B5BB77FD1D7475FB2FEDFFFDFF2FF3FFCB66FFFFA5DBC8C3C5A4BE9F7FCEFFB93FBDBEDF9FEFFBFB9BDECD77FFFE61F0BDF67DB5FFFA6239FE2F7FF9FBEE99EDBDEF9BD97DEF8EF1FF7F7B444FBCFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hDE77FEFEFEBDA326679139C9B37FE1FE5B7BE37EFFBFDEBFDFCFFEFC1D2BCEFBB1756EFCF7D2FAB431476FBFDD6F7C6DF3FBFFFAC4FBEA95FCC9B64FCC6D3FAEFDE3FFB25DF433D798FF3FDCEE5DCBFFFDFB17C4FF6FF7BA0F05CE6FFFBB6EE36EEEFCFB39DB7CFDBB80FFE51B75F7ECB7ABFF7FEFD2FAAECBFBEBFDEFFEBCFC5EDB30D777F7FF97031B68A5BFAEDF0BF7F1FEE9FD3A7C7D67F7FFEFEFF4ADDFC19FDAF7FFFEFBAFD37E37FB2DC8FF8FBDA2EDBDFD77A9F7FFFFDA5AB37749FEFBD9FFFA3D4E6F38B6935FEFFEDF7BD52ACECFFD9FF3FF7FFCD8BF7DB9DFFEFFFF972E66878E4F2CA176FFCEFBFFAC6DAFFFCDFFFFBFA6FA451A56B71D43F7FF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hDD87D4BF4BFBDEFFBF2DFBF9F33AFFEDDDF7FDFF777F5EEC74FE426BFFEFBEF733B5FB7FE35FFFD7DD1F03DA2EF74FFB5FFF8FEFF51DDFFFBDFFFFEFDABDC6E90E7F61EFFBFDB77FEF97FFDEBE97FFEF6D9FBB33D5A9616FFFB7EEFF5F6E70F6FFEDFF6F15FFADFC0DFE1013FFAFE77FDE79AE7FEFF7FFF3FEBFFE87D7FEFBBFFFC777FFDB5397FFBE5FFFB716F7ACEA8BFF21FFFF8F037EF73CE5BEFF05FFD7FDFFFBC55FF7027FDFE3FBFFF7F168FF85F7BDFF047F3C6FBDFD0F3F7F93FFBFD1F832DFECF7BFF3F1FFE7D3AFF7450F7FCFC57FFED2D93F7FC7FFFE3A1FFB27D77FBC7E7FFBC3FF9F6C5DFD7BE0FF8C3BBEEC7921BF5ED0FAF7C07BD7D62B0F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hC76077883F9FFEE0B67F0A80DD1FF71FDBB6D97BFD705F1424EFE564EF8FDF80F2FFE9DF9F78B2F3F397E30F1FFFE08BBC7EFCE4C474411FFEFC292F8F67FFE0FFEF4042E7B1FF90FC1EE17FBF8DAFFEDFB7BBC0303D7FF1A4DCB565C3BFDFFF95001DE9C68BFEFF9C996E0FFA63FB87AFB80127D00877B5F78651F02EF99019F41FCEEEFBF9D001CFFEB28CF9D8DDF82BFEB83CF532A7A57BFD9B81BFFC60E974F03FFE0C838003FFF5BBC3F9F40D075FF80A267E0437BEF6DB7FC071FB3FEB7FE93C60FFFFE6EBDF84FBF39FAFA00794DD763036F6D421FFFDFEFCBFA01FF00FDFFFEF075EBF813FF63D000F1C61A5576ABFFCB333FEFF0D00BD8C7FE3C5E6;
// synopsys translate_on

// Location: M9K_X26_Y1_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h0601FF306F860FF39F800442FB099FE0FFE43FCC037996772C973F796098DE9E7B138B68D79787D1B8318CF89CA03FE02D8F32F5F7C738526FF98EFE1A80FFFFD825F5F843EE221FEB2463CE1BEE1F10AE295FDFD04297E0DFE7500EEFDBD4762FD5BEBCCFF1FECEADADC3F305FFAC46E7FD78A013A0386831FDE6F981075E827BB1AD00FA8752E82958FFED8E3BC5FFEC0E82A6402FD1EBFE8099C42CCA0CF9F68E83FF511B5E3623B7C2F89F00C0CD10A843600E07FFF7AE72AFD4046C094F8000E9AE19288DB9CE553FEF87F3C0587FFBE8483F04D06E2E22C1F4099BF83F62F094735FBFFC2200E012BFC109CAFDC0ECFE077A7F0AE42D7EFF991CEE861F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hE20089E9E02378EF38FA10571A170224753411B78F6A2778F87DB5DFD3EBD09207C77FD1E29B9CF765657BFE80171844E16DCA5933FD9F91E3BE4F97E0A30FE7500FFC4CE2AFFE441DF9A760806FDF37F15B2ACF88C001FDFF1FF1933D24505B71EEFBEFC624F3FF2FF040223D3E904806F9F815AE7DF6FBA19273AB7FE739B7FF367E05B5DFA00C37F8FECFC0786BE1FFF5EA3EBFFFA1825FDFC00017EFFEE94E06C9EF77FF18DFDFCE60780F5E168040F0BEFFB982E2F3EBA7FF7FFDDE4E041D7FEE0212D2FFFFD07817F137FFEFFFFE6FB287F27FE4000A78FD9FC9040DBF9FFF21BFFE7EE09A2FF7DC001FCFDFFF82211EFBA300E03AFEF7F36E39FF727F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h43FFFF7E58B0C2F5DC704CBFBEFF990A1CEF84FFDF2FFFFAFC2441FB7A0030FFFE7F50F09B1CEFF0167EF2FFFB2B01F7D580E5BFFF7EC0747E8BDF3F0C5FFCF60010867FFFA0737FFEFCE73B0EF3EBDFCEBFAC7F243C53DF7F581CFEFEFD0ED0976EF3B4008FF96607837F315CFFF93FFF7F385C09DFFE41FEDFF4FA0B44476C57FF000FDFBFE9033217FBA801BFF77D47B457B8F97BFF8FFFFA30C19E974FC2019FFEFE8C1B20BEBE3E3F63DDEE3B646E3969E9F0BEFFFFCFF65397BDF7060FF79F15A8060FFB5D009FFFFFFF50E36BBFA3877FBFECF6B45D75F87F0E0FFFFB8FCB1EF33FF8007FF37EF6E0BD8972BFF877FFDF2F943F019D5FFFF7BFFFDC7A;
defparam \screen|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h1F7F77E90277FFEEBFF5E763CEBD1EDFFDFBEBC21F817B7E3F83F3FFFF6D37C1BEBB0067FFFF9FF2964677FCFF05FDFFFEF5A188DFBD803EDFACBFFDDF763F7EBFF3FFFFEFFBD8E7FD9DE005EFFE7DF1A31F8F7E403FFFFFFFFDF7E0FC9FFFC0BDFF77FCF89F0FFE8801D7BBFFF19FD27E1F3FC0FFFF7FFF6006FFDE800BFFFFFFFE5EDFDD7FBFF8FFFFFFF1B5002FFFF0030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y4_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h1080E06E5D43D8B01318E8DD96065C00E076640727022C498A02CE8981C4000B1736200200BB0A50A0C4CBB417FF01C2F8EBE2882181F03807C00DF79CD7F02F6000FFFE11BC1E000D048FFF8F284023327A01781BA5F073AFCE01B02CD0F01CE0CC060D7104918E03BF4417F7C005366464CF0073E4602265C60B21BCFFE7A0584F8D30844352078F7E878E4E31619C4C7F3825B828146E08C6238007D40007A01596141EFF861B77F907B76043D1003DFE828409398B84263FC0001B39EB06501600B833E7FC7400760160BB07E039FB8BB8048A8B8A78FF03C40007FD00184C3DFFFF847FC0FE8D649401800F9F8007F930011E4607F07C07FFFEC6AACF18;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hF80383070000005404FD03FC1FF07FE1312161879F07E34FFD10C0001AF0DC0F8078278F3B8FE02AEBE07F85D8B004300795F0FFFF9B044CE3CA1A1204E80380BA55100160449E000FFF60184470840A21FF3B0087F302011BBC0800E47FC8006C084058FFF08007FCFF8283A00E44EE7F9E1F0F6C0C03747A30FE7F600411803C0357E0020184BB0A1E0310930B93E03F03000018520C707E67C17CCE1EC28D3B58C01E7E0300002C5CE263BFE47C607F4CD30351FFC107F8FF800224FA2000DF8A07067E68080503A0C017F87F80068689C0433FFFE1016A000132370C3F800DF600AC7604C88B8F8018008D00095124A6F1FFF7FF106460AA5A3C4E22C7FA;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h0482014489E9DE21FE19A0044432306A3E3F14164B90028146D9D4F8E3E9240D0D00984023EFE3FF831060E721BB01103FC904001D18C6440A78FF76B2904203292AF3E006760840145C044DCFFF07A3E008C20193F12003383F240004022006D1F04CBA5C9C83A189A70600D13FC1401C4C6C40BFFFA7F988280290001E40007FFF0080082B158277082000197135848258F07C3E036088406310B706A3A0FF784227906148B75A3FE2EE3580408C582B2DFF6F61DA11911016680BC0F6907C8260C08295FE430C65EBC4112E47CE827C00F31E0340403F1CD507F349F5C4313A8002004F80F22EA0000143AA360FF96FFBD83B120C7C58C000BFF7EF00AD90;
defparam \screen|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h418CA1FFEFFEDC28006E8764E7F25FF7FE012F05310EB800EBEFFFA200886A21879F76FEEB982324E067026ED9DFFE47104B0F4A6D91FEFBDFE0A4B58439B807A9FFFF9200405407CBE35EFEFFF8A103A9963200ADFB7DFD4AC012C8D407735FFFCE81116B03E9F8CDBFFB76200C1CB1032136DE7FFF88F1A12E53DBEB2FEDEFC10040780022FEFFFFFCC0DE1CA03FCB7FF9D7DFF5006066A074D3DFEBBFF20CA50307FCEDEFF7FEB0300B4437FB7E7FCFFBFE02E42F37F1CFBE7FFEF40112C41FFEBDFFFFF7FB060431F002EEF056FFF7C848D5C159777FFBEFECA083167FFF8FF4DEDCFB4260FF0034FFFFFDE3E6F90C080100563FEFBDFD265139FF7FFFEB;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\screen|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # 
// (\screen|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & (\screen|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ((!\screen|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0 .lut_mask = 16'hF0CA;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y10_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h848114900005280820021A6C624731B004120C2C848111B0800400C400C2104C6803112901219A240200840082044AC4008208456A323408300088010208054442154A8040700804200025081010000B146115301A04880231E0C18640402400110100011A6896211851220020C841840090212C0052C0278C49380118130C00100820020212A04C002900040804E48050002006402B446A5002A80005381000A3040E005046120401004018301B0D99801A805020810A0802026D0500A0407480900D6810020A0030010E490202AA09004641849102407800F46710AE010A081000320988641120440721E0006262118C143840180441000466024004140489;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h100E4010690411480304480002A1148006928083B1940054EB0190002A4804600301048608B0C10B210050401B0905420EF4806403A000843014D1004101305C1B0900290AFC04028280248056959100204100841A24844004480402C000800030140380C0000600380944086C08143B0806408200D7918022008200202C212806001560441C400012170180000D8800AC6C21883E000540401D40029A150000008F0F00A98C2480F6423640800104420B17010140802912BA1CD088FE408271040C41C102300130208000019200804A42020205280A084002800405A888C52092161963E30002000058046124100000F1B0B1000288490200080400424C3430;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h104800020B0138B1C80464200020A4840746211882450108482810001C036000240025822145818000C40043080042803C080A02812060102D084451242868C21E68800231A4D1568628409002148A4A06E84080A6082DEB6089A11488005000C00214305400410804340BB12102088C80124201A0C552DC004070840018D50A3800DB1004020187087140292068A0985C702244A55691101600008CD96A5A80006C2041AB1300BD4001D101002644A812403D380CBC80101001FA9EBA42420122808B27226500290D18C50848F85D19E5C602050040260C952614000010DE00D18638CB79430F0100001FE9C2C02284806AC6008C3FAC0404387995001048F0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h99E0FA00800004809106A13E10872AA01110B67E2E00082A11412EC20C18E74ADF1044A4110830258E712085B0030A833E1B3897D43A41189168C330254C038492810E0100832312694068E6A12ADFDC0E89123C84004410382BF9728C810B4809CC019BC42C7B687412C0328FB1EE832032802000057719031182CD1F473100D803F4B4FD0200284A018BA0333A0668B4C1045A64CF244425874B3098A00430E29D2CE094C9015C7C660DAA122FC004043261025701DB142B8A1A094DADFD3E87DA947380E0D7BF5B111A1B409C020830FA10413E0CFF43FF50E0F1A12B01660404002576303EAFEF08A5502892AC53AB9FF3C192D2E7415B4487A1E20709A5;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0_combout  & 
// ((\screen|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (!\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0_combout ))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~0_combout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~1 .lut_mask = 16'hF838;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y14_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001520812000A580690A65080044857E4A0000D0188208090001005153200508D2A421128B8280002A232019C804407071B0051000240258188084060001404019A043490280020808;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h0402049C020D24008144600008036880810060130158E48404720662120CD201014A02080090C8130108E200482305201108800500C81200009902004180E335E83F010280D230640488028090906201C5038020100221001004202000440220A8102202D01AC2281803410C102400801D804600868306021704E00009C0414C210C4801001402009022100002106BE0094805D5222651E180000000700A0880201E524064000DD4406003412028002000028494003C824003040CA04000D2C1402040E2924435B42434B18037044CB04040008302300899804211871870A0C10204039CC85000810000A818904016041022D480120600240020600400008C18;
defparam \screen|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h46901352180244C012220042000024CD900185114A18F358980204001260A04000042404B00868070A20B310980200800660B401008C2501B201091B006076111022040284007C06810C04049001000F00501E10100164868A006381010C80040211406004209C100A08EC248710180A628C60000213002100700860000045009102318AE68C27423A1708AC0470182000B8810014030389674025021C832040445208200009800C0C001801A31018001511030C042044000884080C14C061890240A40004C1E810880090200840011811E203C02080E00902C526040001020D044479021143315011A0BA2004C104A400844E0400067A2840413110806188B0;
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~1_combout ))

	.dataa(gnd),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs246w[0]~1_combout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .lut_mask = 16'hFC30;
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y17_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000085804104048020814B03580004015209404010E805504040090213902004008004085619C0430009821029B308C2220C202634880408A018C04016000000001240C6200020048000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h450024114C0080004140A002008623B72438B03F4240C400040889024140B19908988AB2160026090000E74270400001006007CC00890A360418810249008160C049008012DC224444000034C80228014100A0E81A0200B01204A00718004404000801024820825812034410A204958815240C80A00E04400200604103410560000C140080200882508F4102021152D00708003022007000000010006DC408A4032D13400108001840180052003584900DC696E00329624002610021001280168022480C1E8651415AE1548401018050A08A2016A032029C07A4504018A140C008008842808101128000829E03AC526400004480080010000008308F8001962B;
defparam \screen|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h42A41240880045880850810221347487800192254A580242880010080850A00031153002800037270440820084043040C8407820305D30220091161704D4CC000D05B4020108780A331810200015824400148C2600053C0001086282329890800205C0620010884420014C101D01192236104340922682320010C8CD200009103080216C200245043401011E5090CFA8026288041C41216110102518100303000492860048808E048C0030002121080A0011012800A1C61018A01D0858D46300308080000051000088000E50440003A278520340A1AD20400059048404014800900C7B8663423110212D0042802004A100808842D0206E8940443130040D0C02;
// synopsys translate_on

// Location: M9K_X26_Y23_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hF7D6EFFF138180007FBD3F2FFF2288347FFFFDFFFDD3B9FF50CBCC7E97FFFFEE6E7CA02F09FFFE7BF9DFB527EE504B009FFFFF756EDBD104FE1F7EFF67EEFFEC2C091030FDFFFDFFEF1DF23627A77F56FBBBFFEB6F818008BDEDFCDFF7FF9BB85C89733FCFB73FDEF7442077AED4FAFEFD6FBEB8C067FDCDDB7F9FFDDD5FC7FDFF67DE1F6D37B6F671F33ABF7F93FBFDDBFFEE3C6D62436D1FC7CEFD5DD7F7FDAFDBFEBF3DFFF7FD8B7BD93FBF7FDBEF7D777DF7F7E5EDDDE6FEEBA9A66A8AFB3EBBDDFFBEDFDBBDA524DF5F33FBFFB79C5B7FFBFFA0ECFFFE78EDFCF7653DFFD97F99E7B2FFA9FA6FDEABF9EF99FFCCF7B3D81DFC3FFE7FE6BB2FFE4726EFDB;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h89CCDD7FD19FFBF863B677BFE69FEFFD5F7B907BEF7D9B77D83EA5DCFF8D88CE67BFE5CD7F2BEAF677BBE8FFDFFEF96D362BFFE6372E6BB76CDADDDD989B7FDFFE69FF7EE37667ED87E66DAFFEFD9AEBFDB277DD97DFE7A82D1DBA5DDDF37BA0BDE2387EDDE227ADBE8AE2DDC68DEBFFFADBEF7FBFD6D9FB3BF17DF47FF75CFFFAF5B68EFF2FFF85B383277EFFF9CFDDFDFFCEEDED9B4AEF7F7FFFD27FF6D3F93DFA15A5EFAEF12E522696A72ADA7FF51ED5E37BFB7EFDF5FFFAF85A0C4F54F993EFFFDFFCE03EFABFDF5EF9FFFF39DCEBF74F729F46D71EFBCE833DB8FF95FBFCDFA67F941A473E63F7FFBBFF9FCF859DFDD9DBFF7F57DAD97A5AEE16F7FFCD;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hBD3DF6BEEF33DE6BFFBF5BFE73E1B7FCF1F7FFFFFE7F27DA59FF423FFBEFDD7FB9BC2EFFA7EDFF9FBF8D46298DFF6F5BFFDFC877ED57FEBBECFEFFAF7FFE66CD43DC536FFFFFE17FF93EFCFFF7F97DCF7FFF2F6173F471EFFF6FECFF96FA2DFFFFA7FFA71D3F49D7CFBE505FFFFF87EF9E6D967FFFF7FFDFFFFFDDC7FBFBEB97FFA6717FEF6A14BE3E7FFFF79FBFA46CE37725E3FF96237FFFA5F5FFFE1F3FD7F9FFDBDB52FB087FFFEFFBFFE6F5ADFF01F7FFFF047FF84FAF4F0FAF7F97FFBFA3B03BFFECFFBFF7F17FDEF65F3F4D0FDF8F883FFE90D97FBF877FFA787BFB6FD5FDF87DBFFB83BFCEE9E3FF7FC0FFA47F7FE459201FD0407DEB806F83863F7B;
defparam \screen|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h87E0FF8C7FF7FCC0FEEFBC80D513BF3F6338C81FFF50FA0460FF9D21E9EBFF90F3FFEBBEEF583377D79701073FF7FC07AC1BAD64C670401F4DBC63ACFBFFFDE4FFFFF040EFD79790BE3EE1FF879C8EFEEBA7DFD0302F7FF5FAC9FF23E3EF9EFBF2001F63C39B6EBF8D9E6E0FF516F78FBBF8A82FD0087BBFF7C4DDB83EDCF01BB43EF9F2F3F99803CFFE3149D7F9FF782FFEB8347D303D053FDF9B81DFF8E2E7F6E271FA4913A007FE9C5DCBBFB517075FF81E27B7647F7EF8FFBF8060E97EF737F9BC60FFEFD6EFF5A0FDF2D3AF80179C553B009FF46C63BFEDFBEEF7A33FF10FFFFFDA273F3DA93F7631201F1DC1E57F7EBFFB763FFEFE1D0ABE803FC0CDF6;
// synopsys translate_on

// Location: M9K_X5_Y9_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h4C91B4625903F8680219012E06147800E0D6645422012F498C02EE0989E180CE59A6B00200F30B98E101A2F21FFF0B80F8EFFCA4B109B030078005BE08532736C000FFFE134036180D609FFF8F08A02370E1D09A3B05F073AFCE1D142CC4F019E08C02146102E24803BE4413FFA205C60405940073EC602AE48419321CFFEF81F84E6B39E58F50070F7E8781CC2200A0197F18E1B838140C1E44A301079C04078814E0310CFF067BF7FB43B102DBD10039FC108C89689D002CBFC0001B33C2046176E0BC37E7FC6012E802895E17E039FB2BF807940082D9FF03C40105F94168BC31FFFF847FC0FEB2855003000FBF8007F94C1305560FF07C07FFFE024C2FA8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hF003830F00015CA111B603FC1BF0FFE1201668829F0FE20FFD1083C8A368040F80706ECF0024460AEBE07F81943049191A05F0FFFF9B04CC1400211305C00700BAAD08484008BE000FFF405A93A39592A1FF3A000BE348052A5C5000E47F8800900A504CFFF00007FCFF2D81A1824E6EFF9E1F0F10161A45FE31FA7F60044C08404691E0040185F2121637981AEDB3C0FF078C0880271C08FE66CB7870144E01F358801F7C030E48A19FE2E3BFE478E05080527285FFC207F8FFAE5A840C2001DF8807065000190155E1C017F87F8A4A661AE1433FFFC1002004016493883F000DFF8008641908B38F80180008060802342471FFFFFF81B051169A3D6E22CFF8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h1C4600A121E9DE29EE1901A00C1256EA7E7E24166C1402C088D3D4F9A3F903800D1835B583FFE3FF84350020423B11C03F89330039889E424278FEF2940046104501F7C11E5E4000106193CD2FFF23A32448040C09E000033C2E3A80D2316406E3F0557CC500048E13478600933EC25CBB51880AB5FF2FD11080048830BBC4007FFF09200232C3D23740200010D02D452C24503C3E0B4B030292019606E380FEF8EC45402410B95D3FE670122090C2CC2B2DFEFF004D90611030FC1281E4BEF9089020039DFE461C615DD063CF7D6EC07C01D1AA061030021E550FF760FDC161428038004F09FB3FB012157F6F6C8FFBB5F3C900080044908000CFFF7C3B2310;
defparam \screen|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h0DACA1FF3DF7FD00082E3062D7F2EEFFEA2920811905B00077FFD786130EEAED0F0FEFDEFE0905B117760AEEF4FFBFD6600A098EAD916BEFD7E88401C533BC02BCF9FEB520B0E80F23C3FFDFFDFA03430B041600C8DFFFFCC8045A88D40777BF5BFE02992526A3F818FEFFF60020B95B0301F7BFFFEF80D200245BFABEFEF77B40055AC8840A635FDFCF81CC21A07FEDBEF9E5FFE402421780F4CDDEFF6EF289B40907F47EF76BFFF8640B44B7FDEDEFBFF7F60294BB3FE05F1F5FAFFB0900441FFFEEEFFFFE67821C31C06E3F50FCFFFC88E3B18159DEFFFFEFFB65080FFF74FFDFF5DBB7E057FF002BDFB5FFEDFCA9000801403F7A7D3FFB544C49FFFFDFFF;
// synopsys translate_on

// Location: M9K_X26_Y7_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h0643FE6477179FE31F0000437309BDC4F7E13084027992F63FD81FBA27DBDE9F6F3786E20DE787C1B03382F8DCB13FE1CEEE62E8FF8E285677FE0FEC18817F7FF0289FE04016029FCD80C3DC3FECDF61AF68FF5FD4470FE57E9FC61FEF8A9EA22FDBBDFC8771DFCCC1AD82E205FF0C07E7FDF93133C0B82034ECA6B9904F4ECE33D9AD01FC474EE80D3B7E6BDA5BC7FFE904CAA840BFDAE77F80119C32720CFDC60D83FFC81BAE119307C6D89F00C6CE19B847FC0C07FFF739B621060C4E091F800081A81821CFF9EE727FFF12F54CFA13FFF8483F04EAEA1673C7F7859BF8FF63FFC18C5EBFFEB801C07CB50B01A96DC18CFE0FCA5A240427FDFF911CEE8E1F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hF3331881402070EF3BEB8CCD17FE028C746411968202677BF879219FB26DF81509CF7FD1A0BF6BD7A27DFBF7C01E1000596F4C8225B81F81C3BECA9789235F6FA00DFC4D8FBFF05C1BEF6F71004D767FD0B3078698C041E6FFAFFF827E7F503A722BBEF7D064F1DBAFF04074757B90D922A3F817F3FFBFFE7F2671DD3FE6399AFE3FE0007F46E00C267EFFCCE0C84FFDFFF1F3B8BEBB6F17DDC290021757F7EE50288FFF7FFE19FCFEFE82C51F94F62188727FFFED22C17BEFEAFFFFFEFE40199EFF740212FFEF3DB2C4175C9FFDEC69FEFFED06E1A7E0000BDCFFFAC0380F7B1FFF60FFFEFFE3032EF7BE001F3DFFFD94249BFFE301E1FF7A5BEAFA71D67EFF;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hC6BFFFFF9801C2FFAC704D7FEEFBDC6E3F7DD7FFDF1BDFB6B89081EFFA40607FFAFFD33A4F9DD7E007BFFFFF783D00FE7F10E79FFDFC84E0EEBBDF7F087FBEFE231B04756980679FFCFF847C57DEF2DFDEFFFCFC25B093FF5B781C5FF2BFCE7B3D61EF30009FFD7804841B9FFCFFF97EFFFE985085F34761FEDFFE9E0D876CBEFBEF001FFFFD513C3615D9A803BFF8FA063043D3F54FFFCFFFFE30C33CAE7F60011EFD8E883C673D9D9E7FEFFFFE7F6628966BE1F2BEF7F983B8574FFDF30C4FFFEF9DC0A32D3A25018FFFBDF335677BD5FF8E7DFFFE3FEA3E733AF68E0FFFBFAD8019FFF7F808FFFFEC76D49E0B3F3DF87E7FFF9EFBFD05FBE3FFF7F7FEFDE0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h167FFCBD027FFDDBFFDCE7676FFF3FFFFFBF3E623F81F67A7FC7FFEFEF95B3C269FE0067FF7FBFF297C7FFB8FF8FDFBFDF4D69987C6F803DFFFFFDFBD2379FFABFF2FDF87FFBE9EFEFBEC005DFFFBBE1A71F9E5E407FFFBCFE7FFCE065BBFFC0FEFB5FF5FB5F7ED6B807EBDFBFE943D2BD6F3FC83FFFFFF6FD06FFFF801BFFFF7FFF1C7F1F5AFFFAFFFFFFF0EB807FFF70030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\screen|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & (\screen|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\screen|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0 .lut_mask = 16'hE3E0;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y9_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h902425910205806080780CC150423128200D2D06101C0621C48106E010E004C1F192010C0005050632080E41120130201A2008150002440400048042640825142218788001B1000600800406001264420DE014213A09000001810001C34004609000006091CC0021390E284E20894620341000310200800408800820300E3058100180282000825044010022285784023008000C1089D4225010C84002B0600020080E030126850D10204109A01004980012854020140A0B0303F4490224432181C02868000080C030C43A0206100A020822C10104204128806802550880984A1C442084A5A8A720040500A000094054585430021808014004200108005401A4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h200A10443A02110A020041A022B1858044D40003100904403A010228A248A0500230058C085159840021D8411A0101028242E8080320211C160519B4004150CA1AA06878844921000414040510053990005380001A000C50860CA000418C04070000098040438A003858444E5608B4001054040303330980002A0820E09C000806082140C20D0120370301800C0C08106C0C8094364201004009812226010000200B2280480C9854FC4306F48907A2D00201031020000010140DD8387C6002D1000A831002010306A400040450410072C00000918A188A109180030082005020106E0632E0003084C1C8C2000805004087111C142DF940084002500022620002;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h104100848E0100142A15A5980400618417A080024A2040020E2008063D8800848801610AA0A18011084031500A2441101802248E04204081200064208940A18807304096190642BA444008880F4882992C448018363010B271E0903148844001010430120584A3018208F6E18255080840164490080258887280A020990B8138200B89724A5440E42A64C3701200848008005B0A3884047C3230119FA4E9425329800480E46810002510105C231200855AC232A6C8A1800C0A318AD7884107086102C5EC25314722881108402884502AB4842200872A9F0C95823A021041404015F96AC98085C4188E069A20430072182B0100100C1F8C0C2C60401A8680E0E4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h91F3D28530410810900E2336001880A02780367C4E402D4258091802143D71BBC308A5640788B02D8E740CA7401110321D18308F504013808F01C2E007826B00482920681483A6308CBAB0828500FFFC1C11130109442018322BF166E864521B5980C197C60B2230A5A402383B31E991048508424105C63A02F0DA52009C08109803F43225609A20010D03E02708239F01DBB6C2644F474E24A6502001083930E4B8D83060DCA2756466157E1B0D8F005880033E8021C10CC0E18101DCA7FD1D02D314121450D3BA1E407A08498C89227078880F3C2485210AC9D280A2A0017284D40004E13A3C3FFE8BB3426DC26E47CFBFF3C012BCD2287B441E81C0074D01;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// ((\screen|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~0_combout ),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1 .lut_mask = 16'hE2CC;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|muxlut_result3w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & (\screen|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout )))

	.dataa(gnd),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs342w[0]~1_combout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result3w~0 .lut_mask = 16'hF3C0;
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
fiftyfivenm_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (h_pixel_count[1] & (((\screen|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ) # (h_pixel_count[0])))) # (!h_pixel_count[1] & (\screen|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout  & 
// ((!h_pixel_count[0]))))

	.dataa(\screen|altsyncram_component|auto_generated|mux2|muxlut_result1w~0_combout ),
	.datab(h_pixel_count[1]),
	.datac(\screen|altsyncram_component|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datad(h_pixel_count[0]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hCCE2;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y19_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020F5A4A86100D805000205020100180A21725805520124282390C200A62000440184D44000CE58044010026A0300D020850088A80100306026840AA24051BE40CA0348039454012;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h80005100807042A812A90BE9A240160218150000840611308105600805E028B0008070801801200004421C158754E240044078100102688818040825864A10081500E22014000991085000400840090C02086307E59D462B00F008D41898184000C00D0907012003E51C302140D0A80000500060005008000000030FB01D282000D1A02A9440042200084A0010000003F0810A000550000216DC0E36002000010C00080391088009330CD080058420D1720400032C0218139C0001593A400100068C001960020003080A4802080001090208E240054C900020002400010C18224122042000206632471C14C06203218B090C08630021080848408650A31C61C0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hB101248C01A908230000002400018210031828CC11800CA4452000E240000424400302D94B15808841CA0CE04120046A11000004000202DC4994E08449900060C00020681040800808022980010463B0220060C1C24808781448982E002221B210002186005022C1144100C81001E384101089B6110068DC04000101104100E80600CA01001240048000604000040001180100600310F000101882446004C82C00240407489003401393A19A108004406882E0004204080F433A802008239852219010413112000C02244E0D03AECA00000174130172141004224810882C4C000282801C800846022010411902204A108829000A04408117010A42C200805308;
// synopsys translate_on

// Location: M9K_X5_Y5_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00208865AC28000404416112011842421121D31000000E020C094A082001691000C062501410050084A8111C0C820002627C711200C14171040815008400920A888201272206619241A100402040858008088A46C0B206804A1402111099000D404C0402A4002906C78008201B30001340400002500C04001220872E468023802B00009000C00021504204C18362192C05920200A31020150651006D00810C801C88B12402904C426227026240C0802401A114001D00810560400240600B820A7462009700B894144D000100112001000129927A60A0AC85400200800000045403020D00100B40DA90A05C1D008405802201020882822C00200851AE81836070;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h02D0990000116200380224210446822A88614520000A7909105063149012000184A2002006090404420A221CE0521004300018118C030620CB89000322884000E052120220000874012100242940048111085C5AC059002E683602B4032547824B819001214838DA8074906400160884C121071108000661414030D098D0C602781C0A820120070308400063201030431090C400C00C5A0601A0075000E201D30030300200214108002C080140F8309090600810213E120441A1200400844C00A86000020C414001110E42902439738418004C501564C3060411A000112602932489E00C180044C13800190002830060080642A7E05E006C400400C10C000A00;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hAE810090503E810201C31110C040010010981620088A02071253E321C0400120D980400C1C100804041900101271800242523000168C0B0E106121A4C9410100408046148A0A02A01010250519EB4491381121411860800017644E021406030017F4E883006920415883600C52FC83120A2024481C0A8D036421840918260270402C00060A2022402286A7D685814144008DD5295800084208202332029500016680C49854C83F02A7FC080012000015E8838202234245286B6A056144859000084644D8C598014020C21000360400021A10D82008A759C36AC068A824CA21082C7942348204900400C620142D39D538601029204000138E78C306081001330F;
defparam \screen|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h6213014410028A4C26A956414438C55960234881D0DEA3412806000471E718B140888258C0304F5A300405620820240441E4C7E80AC4124440103CCFDA02E8036C222000377CDCA91638111806D42023F074A8820A41990007D406846170709602107E241B13048683213C015046115CC2C148C4C34808667CA25D10201804B203FC004A00A0C282810C745FCE85A1D7093C52800930D90B5A28100325477BCF1562D31C60B4D2A00389FA54E9100B0AA801127D807804CBD47141C6121202C1282020842C102040048E61E42B00D5C74904AF2AC1F1102400011F065ED4FE90C9D8A80A08CAC05010F312AB57E0530C54200C3E6925100C20A3785E1C785408;
// synopsys translate_on

// Location: M9K_X8_Y9_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h7F23D6FA08027FFF7FFFFEFFEDA7959140003BDD7B37975FC26193007DBFFFFE7E3C218EAA003FFFFFF7D7C7F03192DF7FF57F3F3CFADC06D8E07FFFF7FFFF35300902471FFFFE7FFFDEEFB6689C7EB6F3BFBFFF1EC981F33BFDFDF3D7A6FB243C024CBEFAFFFB5B85C203157BFB7F5FFFF77A3DCEBE6E84CC79BFBF8FCF75F57D7B7B9FCF9FDEFDFF0F37CED369FBFFFBFF77FB6C7D7CDF7DD9EE3CBA2F57CEAB79FEAEDDFFFDFF3BF1FD8DBFD33F7FEBCF75AB76F3AFFEE6F777720E7CDBEDFF3F9DFFFBDF77F7BC3A5FD779BFF72A4EFD77FDF961D6FFFCF775FAA84307BE0F7F8FEE4B7EDFBDEF9BF9D5FF957FF73BC75665F6BED67B1F6EC6BEBBB443C3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h29CD6F9DB9535CFB9F7EF7BE5DF75FEDFD9CFC8DCE75277FBA3F87C3FBF731CE7FEBFDB7F82D07DFFFBD54DEB39BFF9FBC49CEC73B7DFFEE8B364DB633BB77F7573D777FEA7BFD7C6F1FE8EB9DEE368F86F76BFF5F937B45FDFA3B98727EFD1C9FF1336DD7E707C7D6FF71DAEC9EEA3B797C7FDD9EEF17DB3DD55E93FE837393ED65CFEE3D6E3D7CFEED977EDE716AFDFEEFFDF6B3DDE3FF3D9E7F1E530F42E13FE03F69FEF37CF23FBBDA7F52BFB77EE25D7247EE8C5F5F7EFF3DFD4DA8B3FB06E7EF7DFAB196DF5F6C21FBFF87947ADDF771FB704E7FFFFBA743836E3205FFFB7FD5FDF87DB7FF5FC9FFBF7F1A5F92D2FB32FFDF7FDD85FAF7FD5C62FDFFCB;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFA7E2BCCB7FF33FFFED79F3F3FC5F07E627D7FFFDCDFA5778BFF3DFFEF9FFB2FCEDA07BD7FB7FFEFEFFFFD2DD9FE38EDFF8FFCFFAEE2F5F94316FFDEE71F7B17F3BE7EFFFFBFEDEF197E30FD516BFFDF96F7F4CC6BFF7FFFFFCF993BAAF98F7F18177FF7FF9FD283FBFF7FFFAFD79EFFA38657FF306FFFCF05FFC9FAF839145FDFBF8BCFA5EC6B7F61A7F7CFFB3FD73574FE7E27FFF3FCDF9AC37F7F00FF7EFF03FBA4FAB0DF7D9FFF9F0E3FCC0FB7EB7A0FFFC3FBFFE3D2C37F70CFFBFF005FEE97CFFE038BFFCE0E7F986C5C3F3BFFFFF73ABFFD7D27EF003B9FC3C5EFC6D828FB4383FFCC3C3FE09BE3BF479FBFF7C45F53C6DE5F256F7FC83F9FB8ADF6FB;
defparam \screen|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h3A8FDC7FC07FC11FC9F7775FFAE408FDF44D6E8F1F87E2FBDB1FDB9B10F760FFAD04123FE0876D3D3F685CF0603FFF744F8B679B3F8FBEFBDD07D7D57298429F001FFFBD1C7E6DEF93F01F9FF072D8CF72C867FFFFCFC08E5F234F927E60200F6AFFF2377BF401D06167B9F0079E771873EFFE5E7FFF88CE09F9FFDFD917EFE62FF87B113FBE3FFE34095D7377A733679401F7C70EFD5F52EFFE7C7F48039F973F0AD6DD5F767FFC031A4FAC2FFBF278E007F5DF77F95FF90D24B03FCE847D14AFFA8B9F800219747B7B3D7C66705FFC7B063FC4BFE82BD60002032377DBEFFFB5200010F8A36F6EFFE142FFF0639E5F3F953DC34FCC0100F2FF7FF01FF83E19;
// synopsys translate_on

// Location: M9K_X5_Y2_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hF9DF87EF1E79FBE463FDFBBF44FF7F151FCB0033FC87E98A5368DFE28FF320218FEC1FC71FE07EEE47CFF397635A1FDBD270C50B4F3A432597E453E1615F9D8807F80EE7AC51DCE1E7DB301087C0E1EF11D7FFA00F3D6F7120D88FF1FFE42B8147EA41733007E7B9520037CC39E84399DEA2005F2AC0C797C4033F47767CA17D84EE527FC7F82D1FC6A6005251C4BE4051B01C49BFF82E04C3FF663FD33073170931FC000A7401C1DC6C3C07E0FF263EAB419CDFF1F00008518C54127FB3F630FFFF161F4007725F30AAC010501C2FA3826417B6C0FB2A9F90D51F9FF62003C00D1F418C206B83DDFF1F65473A543F567F1301F8049CC50B92A98062630179E3;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h14B657170FCC8710473DEB0867F8FD9B80CB6E4F7081DDAF07824A202F54AC0D7AFF802C0D646B0FD21A85397FE8E7AB3FBFA1A2CE47E00A18435BEA7D04F5BAAFF003BF3D7F803AF24F58975FD07FDFEAA0D7B6773DFE4624EB0C2CC3FBAFA00E335FD5F8480C89D80FBFDD6ECFE3B3FB7666E251F77FCF7C258DDF800857DE1FCFC0784A64DFF3C86F7BFCB3879FFE000A15DD7D0F4C24C42B7FFFE8F777F6F07937F4B800CF387FFF9B80F7AFEB7FBFFF7FFEE4051DFDD44801BD7F75F178E38C31FCEF7F7BBFA783EAFFDD0010BD7FFCE8000DCEDBFBF7DF3FF3647873F93800DE7F7FFF9323904E63FFE17D7FFD7C4463FFFFFF1FFF77BACC91C6268D80;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h9CBF7FEFA0023DDBEF8FB77E7DDD6675633EFB1020DF5EFF81B8BFF7CFFFCF7F7EFEEE1B66FFB50FED9F7DBC80B4FEEF7A7F1A735EFE3D08817CE3C073EF7FFDFEBB7DF32CDF8C9F7C7F1844710DD06811DD73FE9B908D7EA6A7E11F7D7A70232EB1DC5BFFFF7EFE987C09DFAB4206DB7EDE4720B667F5BE01277FFEE4BBBCBBEB28FFFF7F7E14B84DFABCD7FECF7ACEBC588A47F7C4007F6DFF0A3E257FFE3DFE6F7BF777745F41F1C9C0CF3F3BCCDA85D6DEF70F4F6BFDB4090F6FF338F9FF7DFAFBF2F9F84EF3FFE77AFC0EE51E95FC7E788E7DF7794A238AD7FCF8FF7FFEFFE0A10FEB3FFF874EBF1D5F427EFDFD078F7FE9FAE0C3FFEFF8000F77FEFFE1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hE0C2FB3FFD8D7BDF67C81B9DBDF6E1276F3DBEF5E0FEF6FDC07F3FF67FB2CB3ECDFEFF9E7FDFE5E969FBBF1F00FB7F7E7FD8DFF7EDFB7FC33FFFFFE26089FED7C00D7FF3DFF4A71917EE1FFA72FFFBFE7EE0FABFFFC27FDDFEBACDDF777E803F7F7FFFD33F60FFDB77FE7FFEFFEB6225B1F5C81F7FFFBFF4FFF9EF3F7FF67FFFFFF9AD6037FBC0077FFFFFFF7BFFDF9F0FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\screen|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & (\screen|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\screen|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~0 .lut_mask = 16'hEE30;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y2_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hCC221F10223CA74BEC67070008D1A3FF3F8D88D0182D43B031FF00727E39D45048C857FDFF44F18B4B213043E800FE3905041D161E5E0FE7F83DF208002005009FFF0000E602617C72FA100030D7AF40C9812C83E45A0F8C50317C07520E0FE31F3BF9F48ECA4961FC00FFF0083A7AC91A9930FF8C0B9FDD9A39245A0100185FA79072C1598405F87083386021CE0A22B300C7D847D7E1013439DC7FF82BFFF81FA24141010079E4840648480FB82EFFC201797AF2C2301AD8803FFFE4C614E905E1DB47CC58028FF9002A0844F81F86046007F95414758700FC39FF78022363B1C200007B803F0150812BDE7FF8607FF804065EE1B0F80783B80001290000E7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h07FC7C78FFFF14A13902BC01F00F801E0A4E9A3060F80E3020E725B06D0901F03F87D85000400755021FC07A274F4809980805000024FFB3141460E53B13FC7F40AA0960851A61FFF00095A3228E3BF1DE0064FF280C5910C001D3FFDB8033FF00E73E46000F7FF80300151001A13A818061C0F000607C83854700809FFF2E13827CA89FFDFFFF66406040C66C74600FC1FC3101A62DF08F80983E8300E00120C0033FE1E1BC310100831D8C001F819F00B0003084007EFA0700000101048FFF20F5F8F90010D248705F3FE807C0018901363DB4E0001FFE0040784088F3C07FF209141300A93574707FF7FF2080820642190E0028004218051095C311FF3805;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h09019A03200621DE81E6102020004795C1C0EBE00040980E982223071C3F1022227021B7DC181C00404580084E04DEE7E036182002C4183BF58780894106A12807C10C1F799910290082F0902001FA5E070629200C0EDFFECFC8389110DD43F90E0FF345032240002408B9FF3EC428012002121E400058165696C12081E1B5FF8000212000542A1188D7FFFF6486CA0240A50E83C1FC1A4000002B48D11C5F0015B4080D94160885401F104A502243A3C453009D082C2C0CA02094D42F092F9F00030F6D4A009CF3707698A41018307983FF1CEDE00A8180232AF80C73BBF0040471ED6FB07F7DFD7BC2C28C558990073367F004257103833FFF5F9DBC415002;
defparam \screen|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h8E714E00707F7A940801388B180D3FBBA7405038447147FF7C5FFF08874288D678610FBB5D84589917983D817FFDB7D0042000B5837E27AF7BE849027B4647FA57FBF7F40298A990341C7F6FBFF914200668C4FF769FDF3E001DCC172BF84FEFFEF814E2143806073FF1BFFF4200834E7CFE7B3FD6F9040A44C08C041ED1BF7F32151B03FFFD377FFEE78801A31FC0114D867F7FE0200D914FAF3E7FBEFFF8C3525878037FB079E7FC0404B888045FDFBEFFDDC91880C80E3F61FF4FEB308518600376FFBABFFEC8EA8A0FFD1F4FEDCF7D8115281EF67FFFFF7FFB7428E980007A9BFFE7B6F11700FFEB1F7F771FFDAC4017FFFF7FFEBEDEFBD8A6C600C03EFD;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~0_combout  & ((\screen|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((!\screen|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \screen|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~0_combout ),
	.datac(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~1 .lut_mask = 16'hBC8C;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & (\screen|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~1_combout )))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs198w[0]~1_combout ),
	.datac(gnd),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .lut_mask = 16'hAACC;
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X8_Y6_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode94w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFF79D48224327FFFFEDEFFFFEBFD034B80009F7FFEFC5616A4141301FFFD5F37FF8B4300F2007FF7FFFAFBFDD08194FFFFFFFEBFDFF63C7B00E0FFFFFD7FBA13F28623C79BAFFB9B5FFE4D48C858FEFFFE77BEF6BFF015F7DBBB5FFD7D0FF4472B16EED6FB7BDBFF2BB883895FEBDD6DFFB7D74F1FBCFB3AE49FFA9A7AF63CDB14FF3FF9FFCFCDE9FF2FEFD0E1FFFEDEFE1FBFFFD7DDBCD2FF3BFDFAFBEFAAB6FD3FEDEDFB3DACBAFDED76C17FD2E6D7FBCFC6980AFF9BAF9DFFD67E3BFFF50EFF76FB7DFDFBE4F77EFB7BE1ECFFF34C67FEDA452E7F133FFDF7FBB7AD9AC7CFFFFF6F9F4FFE56FD9E31D6B6D66EF97FBF4EF7E627D339F59FF7D0F5BFF9DBAC;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hF7BBEBFFEF6AFCDF9C6FCE767FF83E37A4857FD5B1CBEDEFF7FBFB27EEFE7F35FEDEBB37C8FF154BFFFE9F777EDFB792CDF5801DFFDFB56BFB376BBE7FF7C07DDF9EFECDBE8BFF3AFF3BFA771DA3757582CDE8FFFD90FB57F2FA7DB6A36EDF7FDF9DC787E7FDDFD7FDFF3F7BFDFA1E176D7E5ED451AD2755F5EE96AFBDA9EF63A52ECF79ADDAFE7EFFFCDFDB49F776F75FDE795612E5B7DA9DA8BA3FB41B7E26FE65EFDFFFD77ED9ADD9E9FEDF7FFE7EFF7F1EC746D956AFFF9F67A5FFB8BFA72C7EFB67FFBFD1C7E97CE1D77FBEE62BD53936AF60FFBFFF7F377CC2D7F96BCDFFFFD9897BF7F8F7DEFFFF7F7C7073FB73DA36AD7FDFFB27BEE5AD7DEBFEFEB7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h7E7E2B41B5FE21FFFFDFEE978CDF4AFFAFEDEFCF9DAFF937AF1BBDDEFF3F6B9ACE4BD5FCDEF7FFFFFEFFFDF7F3FFB0AFFEAFF7BF1AEA216CD357FF57AD5FB936FDFFBEBFBFCB5EBF16E903FF697FFFBF9FEFC4DEAE7F9E97F7DF971EF995DFFF607EEFDFEBFFF62BF27DFFFFFFD67E9F619679DF300FDBAF017FA3782CFF146F7DFF8E9FF4BDEB7D71A7FFCFE9FD5B977CCFDA1FFE7FFCBBC8DB1AFD00FFFFEF06DFA43EAF7EF586FB9D043FF98ED7FFFA0FEFC7FBEFC7B052BEF0D7FFEE007FFECFCD7F130FFFCF0EDFB92DF0EEBAF7FFF27FF7C1EF26FBC3B8B78787FFE4D82A974783FE467C7F7197BE6F851F7DFB84DFFBA6DFFFBFAFBF1C7FBDFC79D4F7;
defparam \screen|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h799FEE77807FE33F499EF77F2AEC40FFFCCF37E5C28FE5FB9B1FFADF167F29EF0D04147FF0A7CD9FEE68FEF8C01FDFFC53E5DB9B7B8FBFFFF343DEDBF780071F001FFFBF1C6F686F43E11E1EF8737101F7C864BFCFDFF00E5F37CB983F502107EFFFE09E7FE4D1E0736FB1F00FFDBD7077577FD82FF78C4ACBB9A6EFD1076FE64BE137017FD62FFE3001CFF7EF0623BFD40147CB0ACFDBDADEF06C7E60079F1EEF0DEFEDB66C7FFC016BF7345FDAF8F8A007F5D9ED9BEFF90F20C03F8F16F300DFF6439F001039143E5B2FFC2C707FEA6BABFFCF7F991F9C401205136F5CFFEEF2200007D8E17ED6EFE9CEDFE0E3BE5AFB8173E00FC00103F2FF7F73BFFC3A09;
// synopsys translate_on

// Location: M9K_X5_Y3_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode76w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hF9BF00DF9EE87FCC61FFFBBD8DF65B3B1FFACF33FC876D89DF60DFC49FE4216197EC7D173FE8783E47CFFF072B4CDFDE13F08D034B79C7E99EE07111E57F8F8007D20FC7BFF9DD61FEFF9C0167D120FE5097E7A02BB8C7DA01F829E19F75A10917E04343300FE7B352527F8CFAB053B9FF82864F8EDF47DFCA03DF466CB8A1B18C7E52FFC7F8A117528401962184BE0012793551BFD82411837FE63FC105B3460971FC00A6E401C85CF83907E0FF393EE647BCDFF1F88008C01D4029FBB3F6A07FFF165F86D6325611888000E81E33050C2C07B7C0FB059DC18C3E7BF26407009C1F2A00A1400145FE1F814A34F617BA3E1301F005B5D11BDE970066E31171EE;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0CCC677E9FDC8710C715E120EFEFFD538A8BEE7F7095989787824A606D9F8768FF3C802E1D44573FD882042B7FE0E7FFBE9AB104CF57E06E1C41F77FF658B09AFFF003F77D5FC1A1E736588E7FB2BBC82E04DDF9F73FBE5F4CFFC06883DBAF848FD5FF1E29910FA4D00FBFFFDFCFEE26DD5E07E815C2EF8DC0098FF4C018CE7DF9EF81F28ABB5FF3D9E75FFF1E0595FEA00A1DF7EF46D028A23D7FFDE8F8F99FA1D177F08800F777FF7FFC02E0EFE95F3FAFFF85521D1FFD141000FDFFFBB0E0638E9BFDED3DDFDFED03EDFFE80013FFF7F650380FFE5FFFF5BFFFFDB6C1F2DDE0009F7BFFFF5C64D16E63FFE0FEFFFEE998659DDCFE1FF7FDEF0401866F8D80;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h3D5EFEFDE5643DBBF38FB3FDFFFE62B1E3D67B0020FEFE7D437B3E3F85FF8FBFFDFEAC2474E3F81FF9FFEEF804D0BF7FAAFF187FFEFFFB3B11F5E0C0F7BFFF4FDCE47BCEB67F9CFCFBFA18A0B9BFDD20215F5FFEDA432C21E4A7E3BFFFFE31244ADFBCCFFF7FFEDFF83884FEE30006DFEFFC47A37E2DB9BE01BFFB7FB0389BD3EC10FFFEBCEE0EF00DEF76D7FCCFEFF6B84BAC6FAEF4007DFA7FCF3C4379F0BFFEEFF7FD77E09FC7FFF1C09FEA778499976BF65E0F4F7FFE7C41ACFCDEBEF9FFF876FA771FF3F5FAFF7EEFFA2CEA1C946EFC788FD35FDD41838EDF99F1F6FCF57AF4E70DEC77FF8FFFFFDD6B43F6DFFA078FFCB2FBE002FFEEBC000FFBFD67C5;
defparam \screen|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hE980BB7EFD86EF7FFEA21A9DFDFAE0075EF4D5F9C1FEBF9DC03DFFFF7EF0CC3FDFFDFF9FBFF8FBED6BB9BE7F00776EFF6FF29E67EBF67FC3F7D7FFA027C9FFBD400DFBFFF7F4BF90727F3FFABF7FFFFE5CE0FFFDBF847FFFFFC0CB1FFFFF003FFFE7EFFB27E0FB3D77FEFFFCFFFEFC2DC7FBC037FFFFFFF9BFF93FBF7FE4FFFFFFF1E3A0E2BD4007FFFFFFFF7EFFFFFF8FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\screen|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & (\screen|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\screen|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\screen|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0 .lut_mask = 16'hEE30;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y7_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode116w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h000000288CCA42825080611288004000010002010220000C0A52F800C010E90206402480201A2009043011AC487284004050C00200018180013B258C11E0DAA818628440120080110053C081012D8804620AEA8C01706640021800100012C08200BCCC060003298C0200040013002010C242C4C0C1A10C501126058C02000006638046D1D0614DA183908C4011080B1C000618402300028020E106B940038C5418D1810C00002840028B862640A0A06000A068041940154450040200100B848A6020009500F465100A100014910055008009046A40C12C87000010801014210082104D020002404A0290440A921010080081C108A35124848B81B4220AA34002;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h8A21200A00D9E404BC7804408D004024082941040200500A005A254214B04806A884C020D00400001288040A205022A9200804122014C422C840040110048C010040058260028AB86122C112A800020440041A5920C9432A48211BA8242241308081B0560014115186862B2000210B4064A801609000005600D401031E014C84F821CA0130C080D28060005600B2072213014C00C029F200B0C000D0016A099408300036160140000028C1005048412024A80084180B46A0000201460018050498412C202C808080480861B2009E51053C401162104525212C3800A84414208240804004181000230E05291893C800800808002210062430860020C60191C341;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h8B8421010038C40814A800028800104228014240100010900011C0F80000051A02209244160042649021488C0499080E018041100200916290418A0E128110112005072800512C000804904230817520910133034904C0048E164A8A047080823E598B4DA06010803940000E4CA05313064080065530A5238424090820602AC58354208910210218558A1C8244060140A103849102292A81480746602014A500D002810800044F429AEE26005800BB52A53D4001200204C164CE0520459C904018203010D88AB80060A600119703A2C40A191548308440736A51C1E0C82200112A00853406382084218860163C3FD94210001063F3C053F383858460690C170B;
defparam \screen|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h6608045A0B8010636EF15CC1ED20541EC00C498191BD1295A2000021E3C2080420600812E0544FD2718A905803C80000C0E4C7602B01AC2660803C0FD831947A04501016AB7C58CC000503084A810003E166E4C270311066C5D4068913188484A6013E6039D0048708401040C04E106CD9487399AC8008C4FC0E25208020426A27FC0B49429D6557B490741FC8C598000A0449249B3098B3D850A40A2211C2CF1940030B1B005C828399E201E4D02477A3489CC128D624E3100004B6225002C078206B0C6B082840A0AE85E4B66374958F0567B4C1D3009000220D0E5C50FE897A2BF79800C5C140007448AD902111A810400C3E6501081484BB605E1DF8B25A;
// synopsys translate_on

// Location: M9K_X26_Y21_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode105w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hA16A0391A2BC2787ECE65600790987FF1F099BA898F4C0B671FD1176761A7D10A0494FFDFF04F4271E381409E000F43D071001434E560FCFF87FF200632808C01FFF0001EC41C0A7D29B600070F71F9C8D042205445A0F8C5031E24BD3230FE61F73F8E28EF10C31FC41BBE80019FA09939A20FF8C139FD51A3960CC4300185F07B090CA1A30ADF8F080787033C49643A280E71A47C7EB9161395C7FF863FBF857EA098AE100F9848804B84814242EFFC6036D7376C66079D1403FFFE4C414998A890F43C818038BED03340640E81FC6045407F84174350600FC3BFEF8023E8343C200007B803F0140122BFC7FF0407FF80601ECE0A9F80F83F8000138111047;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h07FC7CF0FFFE8102EA00FC03E00F001E46C8967960F81CB002EF1837050623F07F8FD830440018D5141F807E234FB2C2E56A0F000064FBB3082580EDFA17FCFF4542E7921FB041FFF0009FA5080C60655E00C5FF700CB5D20003A7FF1B8037FF022485A3000FFFF8030050501A31B1110061E0F08320448881CE05809FFB204181B8281FF9FE7B4DC5A0486544104C1FC0FC30412488E3A701983E8301A0117204873FE181FC800300201D1C401B839F00300C8C0A003FF8070000850301DFFF2075F8F9010060F2A81E3FE8078000B1100416BCC0001EFE150088894873C0FFF209405300423744707FE7FF120092ACCB590E0008002009044125C291DD3007;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h4210AA18461621DE01E6004911C5891581C0FBE99002E02821242B075C1600601007420A5C101C00788A02109C44EE2FC0760040804721B9B587018D482F00A01294081EF9A92580A90268321000FC5C1A3700B0040EFFFCC7D1C140294C9A790C0FBBC702030010441879FF6EC138A0402213B54000D82E07412105C6403BFF8000F056D040282D88B7DFFF2608001811030FC3C1FC94348000C648E91C5F010311182D18A740A0C01D018802020121D4D20090FE3A4C0C6EC903E43F0B61B72102013C2201B8F3DAFE808C1080113D83FFB4F7E8008140E12AF00CFF4BF08E043FC5FFB07F99F77A00E80010817006FEECF4C400B383273FFF7B3FB800504D;
defparam \screen|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hB2535E00F6C9F6C286804891080DFF3FFF145052C6F847FFBDD33D400C2115127870DF6DFFA0C0420088F5912FBFFFC00A94F011126EDFF77FE101403BC443FD571FABE05A0E02F8143CA3FFFF7004B05461C9FF7F27F6B81008A5372BF89EFDBF7C206600C81407FF43FEE95D004204FCDEEFFDBF9E020C1ED1A4255DD17EF7B422A5077BDD9FBEBBFFCA01025F8036E5777EF360309D885F8B3EAF9FFFF84002FCF80BDF78FEFFFD0350B34806B79FFD6DE89C0340C01FFAE1F2DFFF60693BE0017F5FADEFFC90A3CE0FFDDFBFFFDFFB65100A3EA6BFEFBF77F7D20460008B7F7B6FBFDCB88800FFDFBEFFBF7FFB5433F7FEFFFFFFFAC367F880060080BFF7;
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout  = (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout  & (((\screen|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout  & (\screen|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\screen|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~0_combout ),
	.datab(\screen|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1 .lut_mask = 16'hE6A2;
defparam \screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X26_Y13_N0
fiftyfivenm_ram_block \screen|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\screen|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Add2~16_combout ,\Add2~14_combout ,\Add2~12_combout ,\Add2~10_combout ,\Add2~8_combout ,\Add2~6_combout ,\Add2~4_combout ,\Add2~2_combout ,\Add2~0_combout ,\Add0~2_combout ,\Add0~0_combout ,h_pixel_count[4],h_pixel_count[3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screen|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../../python/vga_fpga/out.hex";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "screen_rom:screen|altsyncram:altsyncram_component|altsyncram_e8a1:auto_generated|ALTSYNCRAM";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000605D184B89505D12A0000282A230002482AC04062025108EA4D02C00C9D0100802500824002C160044454004E1000D8249D08812824106A502318008422439A4190014CC49F13493;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h8249C220A132120A022018B51148104848C40C0004020A31CB0530010080082410043040C008002466D20021859C0846069238201C140040F200680D821B000215800C6400200C80185528002209050212180302C56D444480F80CC04491209012034C0103002106814820E001582845004120341800D881401A0ABAD00A00110230A1E0150024342A008CC10C0E000FD0010000501800002D2020B2820085418C00809F8A450021120250804D00510A920029012C0210822C006018000800002D1D901101018A000108024000222008001084004909C44050010E2003081406302320002008E4442B3845404C1101120A99000700212042A8818560397861C4;
defparam \screen|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h8909442C4210020600003400888301202830688A00A50000025841C6050015020CA841A10A318098409D404302584506000003020D204880086860A000080082825841941A448381006160820A6861B0042060800B7881001403980800436402006A2A9C00444120017011800002E28100039406204860CC0404150008B980840E11CA01001090000068C040000200414001468023A01804008698042178C01C820840490262400030E341E41086A51522E240108A1A08484240C000A20314440127013B0226052C00BB40001004F80082017404000003B20400403888BA9442080080388800420400104191000030188C6B2000240801568B02420011100345;
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
fiftyfivenm_lcell_comb \screen|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 (
// Equation(s):
// \screen|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout  = (\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\screen|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (!\screen|altsyncram_component|auto_generated|out_address_reg_a [2] & (\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout ))

	.dataa(\screen|altsyncram_component|auto_generated|mux2|w_mux_outputs294w[0]~1_combout ),
	.datab(gnd),
	.datac(\screen|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\screen|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\screen|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .lut_mask = 16'hF0AA;
defparam \screen|altsyncram_component|auto_generated|mux2|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
fiftyfivenm_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & (((\screen|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ) # (!h_pixel_count[0])))) # (!\Mux0~0_combout  & (\screen|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout  & 
// ((h_pixel_count[0]))))

	.dataa(\Mux0~0_combout ),
	.datab(\screen|altsyncram_component|auto_generated|mux2|muxlut_result0w~0_combout ),
	.datac(\screen|altsyncram_component|auto_generated|mux2|muxlut_result2w~0_combout ),
	.datad(h_pixel_count[0]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hE4AA;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
fiftyfivenm_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\Mux0~3_combout  & ((\Mux0~1_combout ) # (h_pixel_count[1] $ (h_pixel_count[2])))) # (!\Mux0~3_combout  & (\Mux0~1_combout  & (h_pixel_count[1] $ (!h_pixel_count[2]))))

	.dataa(\Mux0~3_combout ),
	.datab(h_pixel_count[1]),
	.datac(\Mux0~1_combout ),
	.datad(h_pixel_count[2]),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hE2B8;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
fiftyfivenm_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (h_pixel_count[0]) # ((h_pixel_count[2]) # ((h_pixel_count[1]) # (h_pixel_count[4])))

	.dataa(h_pixel_count[0]),
	.datab(h_pixel_count[2]),
	.datac(h_pixel_count[1]),
	.datad(h_pixel_count[4]),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = 16'hFFFE;
defparam \LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
fiftyfivenm_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = (h_pixel_count[6]) # ((h_pixel_count[5] & ((h_pixel_count[3]) # (\LessThan6~0_combout ))))

	.dataa(h_pixel_count[3]),
	.datab(\LessThan6~0_combout ),
	.datac(h_pixel_count[5]),
	.datad(h_pixel_count[6]),
	.cin(gnd),
	.combout(\LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'hFFE0;
defparam \LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
fiftyfivenm_lcell_comb \LessThan6~2 (
// Equation(s):
// \LessThan6~2_combout  = (!h_pixel_count[9] & !h_pixel_count[8])

	.dataa(gnd),
	.datab(h_pixel_count[9]),
	.datac(h_pixel_count[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~2 .lut_mask = 16'h0303;
defparam \LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
fiftyfivenm_lcell_comb \LessThan6~3 (
// Equation(s):
// \LessThan6~3_combout  = (((h_pixel_count[7] & \LessThan6~1_combout )) # (!\LessThan6~2_combout )) # (!\LessThan0~7_combout )

	.dataa(h_pixel_count[7]),
	.datab(\LessThan0~7_combout ),
	.datac(\LessThan6~1_combout ),
	.datad(\LessThan6~2_combout ),
	.cin(gnd),
	.combout(\LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~3 .lut_mask = 16'hB3FF;
defparam \LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
fiftyfivenm_lcell_comb \green~1 (
// Equation(s):
// \green~1_combout  = (\Mux0~4_combout  & (\LessThan6~3_combout  & (!\LessThan7~0_combout  & \green~0_combout )))

	.dataa(\Mux0~4_combout ),
	.datab(\LessThan6~3_combout ),
	.datac(\LessThan7~0_combout ),
	.datad(\green~0_combout ),
	.cin(gnd),
	.combout(\green~1_combout ),
	.cout());
// synopsys translate_off
defparam \green~1 .lut_mask = 16'h0800;
defparam \green~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

endmodule
