# Discrete DRAM

The goal of this project is to be able to make a piece of dynamic RAM using only discrete components.  
![functional diagram image](https://raw.githubusercontent.com/Xaetral/Discrete_DRAM/refs/heads/main/functional_diagram.png "Functional Diagram")

![state machine image](https://raw.githubusercontent.com/Xaetral/Discrete_DRAM/refs/heads/main/state_machine.png "State Machine")

NMOS logic is prefered in this use case as CMOS has double the transistor count and dynamic logic would consume way more power.  
![nmos implementation image](https://raw.githubusercontent.com/Xaetral/Discrete_DRAM/refs/heads/main/nmos_implementation.png "NMOS Implementation")
