// Seed: 3180629350
module module_0 (
    input tri0 id_0,
    output wire id_1,
    output wire id_2,
    input supply0 id_3
    , id_5
);
  logic [-1 : 1 'h0] id_6;
  ;
  buf primCall (id_1, id_0);
  module_2 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  integer id_7;
  ;
  wire id_8;
  ;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    output supply0 id_4
    , id_8,
    input tri id_5,
    input tri1 id_6
);
  assign id_4 = ~1;
  assign id_3 = 1;
endmodule
