0.6
2018.3
Dec  7 2018
00:33:28
D:/Vivado/Lab4_Controller/Lab4_Controller.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sim_1/new/all_sim.v,1589465752,verilog,,,,all_sim,,,,,,,,
D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sim_1/new/sum_sim.v,1588573485,verilog,,,,sum_sim,,,,,,,,
D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/ALU.v,1588573383,verilog,,D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/Control_Unit.v,,ALU,,,,,,,,
D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/Control_Unit.v,1589720703,verilog,,D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/DataPath.v,,Control_Unit,,,,,,,,
D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/DataPath.v,1588573362,verilog,,D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/Regs.v,,DataPath,,,,,,,,
D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/Regs.v,1588573370,verilog,,D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/mem_wrap.v,,Regs,,,,,,,,
D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/mem_wrap.v,1589481071,verilog,,D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/top.v,,mem_wrap,,,,,,,,
D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/top.v,1589623775,verilog,,D:/Vivado/Lab4_Controller/Lab4_Controller.srcs/sim_1/new/all_sim.v,,top,,,,,,,,
