Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/hp/Documents/eda/FPMsp_imp/tb_1_isim_beh.exe -prj C:/Users/hp/Documents/eda/FPMsp_imp/tb_1_beh.prj work.tb_1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/hp/Documents/eda/FPMsp_imp/FA.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPMsp_imp/norm.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPMsp_imp/mult.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPMsp_imp/adder.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPMsp_imp/data.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPMsp_imp/cntl.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPMsp_imp/TOP.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPMsp_imp/tb_1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity TOPCONTROL [topcontrol_default]
Compiling architecture behavioral of entity mult [mult_default]
Compiling architecture behavioral of entity fulladder2 [fulladder2_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity Norm [norm_default]
Compiling architecture behavioral of entity TOPDATAPATH [topdatapath_default]
Compiling architecture behavioral of entity TOP [top_default]
Compiling architecture behavior of entity tb_1
Time Resolution for simulation is 1ps.
Compiled 19 VHDL Units
Built simulation executable C:/Users/hp/Documents/eda/FPMsp_imp/tb_1_isim_beh.exe
Fuse Memory Usage: 32508 KB
Fuse CPU Usage: 608 ms
