verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch_instruction_memory.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sing_extension_jump.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/sign_extension.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/register_file.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/order_and_sing_extension.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/mux2_1.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/fetch.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/data_memory.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/control.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/alu.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sources_1/new/monocycle_rtl.v"
verilog xil_defaultlib  "C:/Users/alan7/Documents/procesadores/monocycle/monocycle_rtl/monocycle_rtl.srcs/sim_1/new/monocycle_rtl_tb.v"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
