0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.sim/sim_1/synth/func/xsim/tb_func_synth.v,1689132229,verilog,,C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/28F640P30.v,,BaudTickGen;BaudTickGen__parameterized0;CORE_v1;EXE_v1;EX_MEM_REG;ID_EX_REG;ID_v1;IF_ID_REG;IF_v1;MEM_WB_REG;MEM_v1;RAM_Serial_Ctrl;Register_v1;async_receiver;async_transmitter;fifo_generator_0;fifo_generator_0_builtin_extdepth_v6;fifo_generator_0_builtin_prim_v6;fifo_generator_0_builtin_top_v6;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_2_5;fifo_generator_0_fifo_generator_v13_2_5_builtin;fifo_generator_0_fifo_generator_v13_2_5_synth;fifo_generator_0_reset_builtin;glbl;pll_example;pll_example_pll_example_clk_wiz;thinpad_top,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/28F640P30.v,1687231581,verilog,,C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/clock.v,C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/clock.v,1688449605,verilog,,C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/sram_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/BankLib.h,1687231582,verilog,,,C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1687231582,verilog,,,,,,,,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/TimingData.h,1687231582,verilog,,,C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/UserData.h,1687231582,verilog,,,,,,,,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/data.h,1687231582,verilog,,,C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/include/def.h,1687231582,verilog,,,,,,,,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/sram_model.v,1687231582,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/XM-LEE/Desktop/MIPS/thinpad_top.srcs/sim_1/new/tb.sv,1688630035,systemVerilog,,,,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
