#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jan  8 15:44:10 2026
# Process ID         : 41382
# Current directory  : /home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1/vivado.jou
# Running On         : pcb07-061-10
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz
# CPU Frequency      : 4599.238 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 33204 MB
# Swap memory        : 16806 MB
# Total Virtual      : 50011 MB
# Available Virtual  : 43185 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.391 ; gain = 53.836 ; free physical = 19201 ; free virtual = 40722
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/master26/ems26/e.chinnaya/Documents/ip_repo/ControlServos_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/master26/ems26/e.chinnaya/Downloads/ip_repo/ControlServos_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_ControlServos_2_0_0/design_1_ControlServos_2_0_0.dcp' for cell 'design_1_i/ControlServos_2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1970.477 ; gain = 0.000 ; free physical = 18959 ; free virtual = 40480
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/master26/ems26/e.chinnaya/Downloads/Plane Project-20251202/plane.xdc]
Finished Parsing XDC File [/home/master26/ems26/e.chinnaya/Downloads/Plane Project-20251202/plane.xdc]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.973 ; gain = 0.000 ; free physical = 18834 ; free virtual = 40356
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2300.496 ; gain = 88.523 ; free physical = 18754 ; free virtual = 40276

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 288117b80

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.324 ; gain = 428.828 ; free physical = 18365 ; free virtual = 39886

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 288117b80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18034 ; free virtual = 39555

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 288117b80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18034 ; free virtual = 39555
Phase 1 Initialization | Checksum: 288117b80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18034 ; free virtual = 39555

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 288117b80

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18034 ; free virtual = 39555

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 288117b80

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18026 ; free virtual = 39547
Phase 2 Timer Update And Timing Data Collection | Checksum: 288117b80

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18026 ; free virtual = 39547

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 10 inverter(s) to 39 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e311c44c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18026 ; free virtual = 39547
Retarget | Checksum: 1e311c44c
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 1f4db20f0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18026 ; free virtual = 39547
Constant propagation | Checksum: 1f4db20f0
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18026 ; free virtual = 39547
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18025 ; free virtual = 39547
Phase 5 Sweep | Checksum: 1eacc83c7

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3064.246 ; gain = 0.000 ; free physical = 18025 ; free virtual = 39547
Sweep | Checksum: 1eacc83c7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 71 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1eacc83c7

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3096.262 ; gain = 32.016 ; free physical = 18021 ; free virtual = 39543
BUFG optimization | Checksum: 1eacc83c7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1eacc83c7

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3096.262 ; gain = 32.016 ; free physical = 18021 ; free virtual = 39543
Shift Register Optimization | Checksum: 1eacc83c7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2135ae587

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3096.262 ; gain = 32.016 ; free physical = 18021 ; free virtual = 39543
Post Processing Netlist | Checksum: 2135ae587
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2c7ee2aef

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3096.262 ; gain = 32.016 ; free physical = 18021 ; free virtual = 39543

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3096.262 ; gain = 0.000 ; free physical = 18021 ; free virtual = 39543
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2c7ee2aef

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3096.262 ; gain = 32.016 ; free physical = 18021 ; free virtual = 39543
Phase 9 Finalization | Checksum: 2c7ee2aef

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3096.262 ; gain = 32.016 ; free physical = 18021 ; free virtual = 39543
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              43  |                                             20  |
|  Constant propagation         |               7  |              17  |                                             20  |
|  Sweep                        |               0  |              71  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2c7ee2aef

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3096.262 ; gain = 32.016 ; free physical = 18021 ; free virtual = 39543

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c7ee2aef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.262 ; gain = 0.000 ; free physical = 18021 ; free virtual = 39543

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c7ee2aef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.262 ; gain = 0.000 ; free physical = 18021 ; free virtual = 39543

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.262 ; gain = 0.000 ; free physical = 18021 ; free virtual = 39543
Ending Netlist Obfuscation Task | Checksum: 2c7ee2aef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.262 ; gain = 0.000 ; free physical = 18021 ; free virtual = 39543
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3096.262 ; gain = 884.289 ; free physical = 18021 ; free virtual = 39543
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.199 ; gain = 0.000 ; free physical = 18010 ; free virtual = 39532
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.199 ; gain = 0.000 ; free physical = 18010 ; free virtual = 39532
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.199 ; gain = 0.000 ; free physical = 18010 ; free virtual = 39532
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.199 ; gain = 0.000 ; free physical = 18010 ; free virtual = 39532
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3102.199 ; gain = 0.000 ; free physical = 18010 ; free virtual = 39532
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.199 ; gain = 0.000 ; free physical = 18010 ; free virtual = 39533
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3102.199 ; gain = 0.000 ; free physical = 18008 ; free virtual = 39532
INFO: [Common 17-1381] The checkpoint '/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.824 ; gain = 0.000 ; free physical = 17965 ; free virtual = 39487
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d7652f86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.824 ; gain = 0.000 ; free physical = 17965 ; free virtual = 39487
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.824 ; gain = 0.000 ; free physical = 17965 ; free virtual = 39487

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1862bd1d1

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3148.824 ; gain = 0.000 ; free physical = 17950 ; free virtual = 39476

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1870aabdc

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17950 ; free virtual = 39477

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1870aabdc

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17950 ; free virtual = 39477
Phase 1 Placer Initialization | Checksum: 1870aabdc

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17950 ; free virtual = 39477

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24999a533

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17958 ; free virtual = 39485

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21074a547

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17976 ; free virtual = 39503

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21074a547

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17976 ; free virtual = 39503

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 21fad5e21

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17982 ; free virtual = 39511

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 21fad5e21

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17982 ; free virtual = 39511

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 63 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 17 nets or LUTs. Breaked 0 LUT, combined 17 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17979 ; free virtual = 39511

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             17  |                    17  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             17  |                    17  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1b1d229fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17979 ; free virtual = 39511
Phase 2.5 Global Place Phase2 | Checksum: 1db1178e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17979 ; free virtual = 39511
Phase 2 Global Placement | Checksum: 1db1178e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17979 ; free virtual = 39511

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14caf2e7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17979 ; free virtual = 39511

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 209884991

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17977 ; free virtual = 39509

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14864e734

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17977 ; free virtual = 39509

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 112ecbbb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17977 ; free virtual = 39509

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 222b35a3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17975 ; free virtual = 39507

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f6c6f034

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17975 ; free virtual = 39507

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cb7efcb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17975 ; free virtual = 39507
Phase 3 Detail Placement | Checksum: 1cb7efcb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17975 ; free virtual = 39507

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dfeb3ec0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.694 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1aa0a0459

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17975 ; free virtual = 39507
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 25e2dacfd

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17975 ; free virtual = 39507
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dfeb3ec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17975 ; free virtual = 39507

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.694. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f8b11fbe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17975 ; free virtual = 39507

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17975 ; free virtual = 39507
Phase 4.1 Post Commit Optimization | Checksum: 1f8b11fbe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17975 ; free virtual = 39507

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f8b11fbe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17975 ; free virtual = 39507

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f8b11fbe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17974 ; free virtual = 39506
Phase 4.3 Placer Reporting | Checksum: 1f8b11fbe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17974 ; free virtual = 39506

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17974 ; free virtual = 39506

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17974 ; free virtual = 39506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fbaf9382

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17974 ; free virtual = 39506
Ending Placer Task | Checksum: 170a32558

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.867 ; gain = 39.043 ; free physical = 17974 ; free virtual = 39506
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17974 ; free virtual = 39506
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17973 ; free virtual = 39506
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17972 ; free virtual = 39505
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17968 ; free virtual = 39502
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17967 ; free virtual = 39501
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17967 ; free virtual = 39501
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17967 ; free virtual = 39501
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17965 ; free virtual = 39500
Write Physdb Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17964 ; free virtual = 39500
INFO: [Common 17-1381] The checkpoint '/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17972 ; free virtual = 39505
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 13.694 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17971 ; free virtual = 39504
Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17969 ; free virtual = 39503
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17968 ; free virtual = 39502
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17967 ; free virtual = 39501
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17966 ; free virtual = 39501
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17965 ; free virtual = 39500
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3187.867 ; gain = 0.000 ; free physical = 17964 ; free virtual = 39500
INFO: [Common 17-1381] The checkpoint '/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bcd1dea5 ConstDB: 0 ShapeSum: 4a38ef88 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: b5eca15e | NumContArr: 61afc63a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29cee5cd2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.852 ; gain = 32.984 ; free physical = 17893 ; free virtual = 39427

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29cee5cd2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.852 ; gain = 32.984 ; free physical = 17893 ; free virtual = 39427

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29cee5cd2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.852 ; gain = 32.984 ; free physical = 17893 ; free virtual = 39427
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b5f205e0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17873 ; free virtual = 39407
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.725 | TNS=0.000  | WHS=-0.143 | THS=-13.700|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1219
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1219
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2532dc33e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39403

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2532dc33e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39403

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1fabd8eb4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39404
Phase 4 Initial Routing | Checksum: 1fabd8eb4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39404

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.479 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 213a522ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39404

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.479 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1cd5f36ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39404
Phase 5 Rip-up And Reroute | Checksum: 1cd5f36ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39404

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1cd5f36ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39404

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1cd5f36ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39404
Phase 6 Delay and Skew Optimization | Checksum: 1cd5f36ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17869 ; free virtual = 39404

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.594 | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 252c65e18

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405
Phase 7 Post Hold Fix | Checksum: 252c65e18

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.278294 %
  Global Horizontal Routing Utilization  = 0.49977 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 252c65e18

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 252c65e18

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29d361f76

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 29d361f76

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.594 | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 29d361f76

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405
Total Elapsed time in route_design: 7.44 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 164f79b04

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 164f79b04

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.914 ; gain = 60.047 ; free physical = 17870 ; free virtual = 39405
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3424.820 ; gain = 0.000 ; free physical = 17720 ; free virtual = 39256
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3424.820 ; gain = 0.000 ; free physical = 17718 ; free virtual = 39255
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3424.820 ; gain = 0.000 ; free physical = 17718 ; free virtual = 39255
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3424.820 ; gain = 0.000 ; free physical = 17718 ; free virtual = 39256
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3424.820 ; gain = 0.000 ; free physical = 17717 ; free virtual = 39255
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3424.820 ; gain = 0.000 ; free physical = 17716 ; free virtual = 39255
Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3424.820 ; gain = 0.000 ; free physical = 17715 ; free virtual = 39254
INFO: [Common 17-1381] The checkpoint '/home/master26/ems26/e.chinnaya/Documents/plane_1/plane_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3672.711 ; gain = 215.875 ; free physical = 17376 ; free virtual = 38915
INFO: [Common 17-206] Exiting Vivado at Thu Jan  8 15:45:07 2026...
