$date
	Fri Nov 15 18:02:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BR_tb $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var parameter 32 # DURATION $end
$var reg 5 $ a1 [4:0] $end
$var reg 5 % a2 [4:0] $end
$var reg 5 & a3 [4:0] $end
$var reg 1 ' clk $end
$var reg 32 ( wd3 [31:0] $end
$var reg 1 ) we $end
$scope module UUT $end
$var wire 5 * a1 [4:0] $end
$var wire 5 + a2 [4:0] $end
$var wire 5 , a3 [4:0] $end
$var wire 1 ' clk $end
$var wire 32 - rd1 [31:0] $end
$var wire 32 . rd2 [31:0] $end
$var wire 32 / wd3 [31:0] $end
$var wire 1 ) we $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b100000 0
bx /
b0 .
b0 -
bx ,
b100 +
b11 *
0)
bx (
0'
bx &
b100 %
b11 $
b0 "
b0 !
$end
#50000
1'
#100000
0'
b1111011 (
b1111011 /
b11 &
b11 ,
#150000
1'
#200000
0'
1)
#250000
b1111011 "
b1111011 -
1'
#300000
0'
b100 &
b100 ,
#350000
b1111011 !
b1111011 .
1'
#400000
0'
b10 &
b10 ,
0)
#450000
1'
#500000
0'
#550000
1'
#600000
0'
#650000
1'
#700000
0'
#750000
1'
#800000
0'
#850000
1'
#900000
0'
#950000
1'
#1000000
0'
#1050000
1'
#1100000
0'
#1150000
1'
#1200000
0'
#1250000
1'
#1300000
0'
#1350000
1'
#1400000
0'
