{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654373482151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654373482151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 23:11:22 2022 " "Processing started: Sat Jun 04 23:11:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654373482151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373482151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi_cycyle_processor -c multi_cycyle_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi_cycyle_processor -c multi_cycyle_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373482151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654373482667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654373482667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unified_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file unified_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 unified_memory " "Found entity 1: unified_memory" {  } { { "unified_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/unified_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16x1 " "Found entity 1: mux_16x1" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_16x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4x16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4x16 " "Found entity 1: decoder_4x16" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_4x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simp_reg_sync_reset_with_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file simp_reg_sync_reset_with_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset_with_enable " "Found entity 1: simp_reg_sync_reset_with_enable" {  } { { "simp_reg_sync_reset_with_enable.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/simp_reg_sync_reset_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_value.v 1 1 " "Found 1 design units, including 1 entities, in source file const_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_value " "Found entity 1: const_value" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/const_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8op.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8op " "Found entity 1: alu_8op" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654373492439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654373492484 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 96 1488 1488 136 "" "" } { 136 1488 1488 184 "" "" } { 184 1488 1488 216 "" "" } { 216 1488 1488 264 "" "" } { 264 1488 1488 312 "" "" } { 168 1368 1488 185 "inst\[15..0\]" "" } { 80 1488 1560 97 "ints\[5..3\]" "" } { 120 1488 1560 137 "inst\[2..0\]" "" } { 200 1488 1568 217 "inst\[8..6\]" "" } { 248 1488 1568 265 "inst\[10..8\]" "" } { 296 1488 1568 313 "inst\[7..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1654373492494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8op alu_8op:ALU " "Elaborating entity \"alu_8op\" for hierarchy \"alu_8op:ALU\"" {  } { { "datapath.bdf" "ALU" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 32 3232 3432 176 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492495 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_new alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"B_new\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_new alu_8op.v(13) " "Verilog HDL Always Construct warning at alu_8op.v(13): inferring latch(es) for variable \"A_new\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu_8op.v(27) " "Inferred latch for \"Z\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu_8op.v(27) " "Inferred latch for \"N\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF alu_8op.v(27) " "Inferred latch for \"OVF\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu_8op.v(27) " "Inferred latch for \"out\[0\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu_8op.v(27) " "Inferred latch for \"out\[1\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu_8op.v(27) " "Inferred latch for \"out\[2\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu_8op.v(27) " "Inferred latch for \"out\[3\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu_8op.v(27) " "Inferred latch for \"out\[4\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu_8op.v(27) " "Inferred latch for \"out\[5\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu_8op.v(27) " "Inferred latch for \"out\[6\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu_8op.v(27) " "Inferred latch for \"out\[7\]\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO alu_8op.v(27) " "Inferred latch for \"CO\" at alu_8op.v(27)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492497 "|datapath|alu_8op:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:AluSrcAMux " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:AluSrcAMux\"" {  } { { "datapath.bdf" "AluSrcAMux" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 32 2728 2912 144 "AluSrcAMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492498 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1.v(8) " "Verilog HDL Always Construct warning at mux_2x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492499 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492499 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492499 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492499 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_2x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492499 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_2x1.v(10) " "Inferred latch for \"out\[4\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492499 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_2x1.v(10) " "Inferred latch for \"out\[5\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492499 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_2x1.v(10) " "Inferred latch for \"out\[6\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492499 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_2x1.v(10) " "Inferred latch for \"out\[7\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492499 "|datapath|mux_2x1:AluSrcAMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset_with_enable simp_reg_sync_reset_with_enable:Reg1Reg " "Elaborating entity \"simp_reg_sync_reset_with_enable\" for hierarchy \"simp_reg_sync_reset_with_enable:Reg1Reg\"" {  } { { "datapath.bdf" "Reg1Reg" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 48 2416 2600 160 "Reg1Reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "datapath.bdf" "reg_file" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 96 2144 2328 272 "reg_file" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492501 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg7 register_file.v(12) " "Verilog HDL Always Construct warning at register_file.v(12): inferring latch(es) for variable \"reg7\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492502 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[0\] register_file.v(12) " "Inferred latch for \"reg7\[0\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492502 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[1\] register_file.v(12) " "Inferred latch for \"reg7\[1\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492503 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[2\] register_file.v(12) " "Inferred latch for \"reg7\[2\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492503 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[3\] register_file.v(12) " "Inferred latch for \"reg7\[3\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492503 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[4\] register_file.v(12) " "Inferred latch for \"reg7\[4\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492503 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[5\] register_file.v(12) " "Inferred latch for \"reg7\[5\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492503 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[6\] register_file.v(12) " "Inferred latch for \"reg7\[6\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492503 "|datapath|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg7\[7\] register_file.v(12) " "Inferred latch for \"reg7\[7\]\" at register_file.v(12)" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492503 "|datapath|register_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3x8 register_file:reg_file\|decoder_3x8:dec " "Elaborating entity \"decoder_3x8\" for hierarchy \"register_file:reg_file\|decoder_3x8:dec\"" {  } { { "register_file.v" "dec" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(12) " "Verilog HDL assignment warning at decoder_3x8.v(12): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492504 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(14) " "Verilog HDL assignment warning at decoder_3x8.v(14): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492504 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(16) " "Verilog HDL assignment warning at decoder_3x8.v(16): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492504 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(18) " "Verilog HDL assignment warning at decoder_3x8.v(18): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(20) " "Verilog HDL assignment warning at decoder_3x8.v(20): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(22) " "Verilog HDL assignment warning at decoder_3x8.v(22): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(24) " "Verilog HDL assignment warning at decoder_3x8.v(24): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 decoder_3x8.v(26) " "Verilog HDL assignment warning at decoder_3x8.v(26): truncated value with size 16 to match size of target (8)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_3x8.v(11) " "Verilog HDL Always Construct warning at decoder_3x8.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_3x8.v(13) " "Inferred latch for \"out\[0\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_3x8.v(13) " "Inferred latch for \"out\[1\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_3x8.v(13) " "Inferred latch for \"out\[2\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_3x8.v(13) " "Inferred latch for \"out\[3\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_3x8.v(13) " "Inferred latch for \"out\[4\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_3x8.v(13) " "Inferred latch for \"out\[5\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_3x8.v(13) " "Inferred latch for \"out\[6\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_3x8.v(13) " "Inferred latch for \"out\[7\]\" at decoder_3x8.v(13)" {  } { { "decoder_3x8.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/decoder_3x8.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492505 "|datapath|register_file:reg_file|decoder_3x8:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 register_file:reg_file\|mux_8x1:mux1 " "Elaborating entity \"mux_8x1\" for hierarchy \"register_file:reg_file\|mux_8x1:mux1\"" {  } { { "register_file.v" "mux1" { Text "D:/OKUL/4-2/446/LAB/EXP4/register_file.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492507 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_8x1.v(8) " "Verilog HDL Always Construct warning at mux_8x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492509 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_8x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492510 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_8x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492510 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_8x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492510 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_8x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492510 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_8x1.v(10) " "Inferred latch for \"out\[4\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492510 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_8x1.v(10) " "Inferred latch for \"out\[5\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492510 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_8x1.v(10) " "Inferred latch for \"out\[6\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492510 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_8x1.v(10) " "Inferred latch for \"out\[7\]\" at mux_8x1.v(10)" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492510 "|datapath|register_file:reg_file|mux_8x1:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 mux_4x1:WrtSrc_mux " "Elaborating entity \"mux_4x1\" for hierarchy \"mux_4x1:WrtSrc_mux\"" {  } { { "datapath.bdf" "WrtSrc_mux" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 608 1712 1896 752 "WrtSrc_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492515 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_4x1.v(8) " "Verilog HDL Always Construct warning at mux_4x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492516 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_4x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492516 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_4x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492516 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_4x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492516 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_4x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492516 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_4x1.v(10) " "Inferred latch for \"out\[4\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492516 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_4x1.v(10) " "Inferred latch for \"out\[5\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492516 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_4x1.v(10) " "Inferred latch for \"out\[6\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492516 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_4x1.v(10) " "Inferred latch for \"out\[7\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492517 "|datapath|mux_4x1:WrtSrc_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unified_memory unified_memory:Unified_memory " "Elaborating entity \"unified_memory\" for hierarchy \"unified_memory:Unified_memory\"" {  } { { "datapath.bdf" "Unified_memory" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 152 704 1008 264 "Unified_memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492518 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 50 unified_memory.v(12) " "Verilog HDL warning at unified_memory.v(12): number of words (64) in memory file does not match the number of elements in the address range \[0:50\]" {  } { { "unified_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/unified_memory.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1654373492537 "|datapath|unified_memory:Unified_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value const_value:OneBit_one " "Elaborating entity \"const_value\" for hierarchy \"const_value:OneBit_one\"" {  } { { "datapath.bdf" "OneBit_one" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 328 848 992 408 "OneBit_one" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 const_value.v(5) " "Verilog HDL assignment warning at const_value.v(5): truncated value with size 32 to match size of target (1)" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/const_value.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492665 "|datapath|const_value:OneBit_one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:Src1_reg " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:Src1_reg\"" {  } { { "datapath.bdf" "Src1_reg" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 16 1752 1936 128 "Src1_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492670 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1.v(8) " "Verilog HDL Always Construct warning at mux_2x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492671 "|datapath|mux_2x1:Src1_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492671 "|datapath|mux_2x1:Src1_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492671 "|datapath|mux_2x1:Src1_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492671 "|datapath|mux_2x1:Src1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset_with_enable simp_reg_sync_reset_with_enable:reg_inst " "Elaborating entity \"simp_reg_sync_reset_with_enable\" for hierarchy \"simp_reg_sync_reset_with_enable:reg_inst\"" {  } { { "datapath.bdf" "reg_inst" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 152 1184 1368 264 "reg_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value const_value:Reg7Constant " "Elaborating entity \"const_value\" for hierarchy \"const_value:Reg7Constant\"" {  } { { "datapath.bdf" "Reg7Constant" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -104 976 1120 -24 "Reg7Constant" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 const_value.v(5) " "Verilog HDL assignment warning at const_value.v(5): truncated value with size 32 to match size of target (3)" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/const_value.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492685 "|datapath|const_value:Reg7Constant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 mux_4x1:Src2_reg " "Elaborating entity \"mux_4x1\" for hierarchy \"mux_4x1:Src2_reg\"" {  } { { "datapath.bdf" "Src2_reg" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 192 1752 1936 336 "Src2_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492690 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_4x1.v(8) " "Verilog HDL Always Construct warning at mux_4x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492691 "|datapath|mux_4x1:Src2_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_4x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492692 "|datapath|mux_4x1:Src2_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_4x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492692 "|datapath|mux_4x1:Src2_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_4x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492692 "|datapath|mux_4x1:Src2_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value const_value:Reg6Constant " "Elaborating entity \"const_value\" for hierarchy \"const_value:Reg6Constant\"" {  } { { "datapath.bdf" "Reg6Constant" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 0 984 1128 80 "Reg6Constant" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 const_value.v(5) " "Verilog HDL assignment warning at const_value.v(5): truncated value with size 32 to match size of target (3)" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/const_value.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492699 "|datapath|const_value:Reg6Constant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:Shift " "Elaborating entity \"shift\" for hierarchy \"shift:Shift\"" {  } { { "datapath.bdf" "Shift" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { 176 2696 2944 256 "Shift" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492704 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_data shift.v(8) " "Verilog HDL Always Construct warning at shift.v(8): inferring latch(es) for variable \"output_data\", which holds its previous value in one or more paths through the always construct" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654373492705 "|datapath|shift:Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] shift.v(11) " "Inferred latch for \"output_data\[0\]\" at shift.v(11)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492706 "|datapath|shift:Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] shift.v(11) " "Inferred latch for \"output_data\[1\]\" at shift.v(11)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492706 "|datapath|shift:Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] shift.v(11) " "Inferred latch for \"output_data\[2\]\" at shift.v(11)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492706 "|datapath|shift:Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] shift.v(11) " "Inferred latch for \"output_data\[3\]\" at shift.v(11)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492706 "|datapath|shift:Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] shift.v(11) " "Inferred latch for \"output_data\[4\]\" at shift.v(11)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492706 "|datapath|shift:Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] shift.v(11) " "Inferred latch for \"output_data\[5\]\" at shift.v(11)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492707 "|datapath|shift:Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] shift.v(11) " "Inferred latch for \"output_data\[6\]\" at shift.v(11)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492707 "|datapath|shift:Shift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] shift.v(11) " "Inferred latch for \"output_data\[7\]\" at shift.v(11)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373492707 "|datapath|shift:Shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value const_value:8Bit_One " "Elaborating entity \"const_value\" for hierarchy \"const_value:8Bit_One\"" {  } { { "datapath.bdf" "8Bit_One" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -88 3000 3144 -8 "8Bit_One" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373492714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 const_value.v(5) " "Verilog HDL assignment warning at const_value.v(5): truncated value with size 32 to match size of target (8)" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/const_value.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654373492714 "|datapath|const_value:8Bit_One"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shift:Shift\|output_data\[0\] " "LATCH primitive \"shift:Shift\|output_data\[0\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shift:Shift\|output_data\[1\] " "LATCH primitive \"shift:Shift\|output_data\[1\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shift:Shift\|output_data\[2\] " "LATCH primitive \"shift:Shift\|output_data\[2\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shift:Shift\|output_data\[3\] " "LATCH primitive \"shift:Shift\|output_data\[3\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shift:Shift\|output_data\[4\] " "LATCH primitive \"shift:Shift\|output_data\[4\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shift:Shift\|output_data\[5\] " "LATCH primitive \"shift:Shift\|output_data\[5\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shift:Shift\|output_data\[6\] " "LATCH primitive \"shift:Shift\|output_data\[6\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shift:Shift\|output_data\[7\] " "LATCH primitive \"shift:Shift\|output_data\[7\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/shift.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:AluSrcBMux\|out\[0\] " "LATCH primitive \"mux_4x1:AluSrcBMux\|out\[0\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:AluSrcBMux\|out\[1\] " "LATCH primitive \"mux_4x1:AluSrcBMux\|out\[1\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:AluSrcBMux\|out\[2\] " "LATCH primitive \"mux_4x1:AluSrcBMux\|out\[2\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:AluSrcBMux\|out\[3\] " "LATCH primitive \"mux_4x1:AluSrcBMux\|out\[3\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:AluSrcBMux\|out\[4\] " "LATCH primitive \"mux_4x1:AluSrcBMux\|out\[4\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:AluSrcBMux\|out\[5\] " "LATCH primitive \"mux_4x1:AluSrcBMux\|out\[5\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:AluSrcBMux\|out\[6\] " "LATCH primitive \"mux_4x1:AluSrcBMux\|out\[6\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:AluSrcBMux\|out\[7\] " "LATCH primitive \"mux_4x1:AluSrcBMux\|out\[7\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:Src3_reg\|out\[0\] " "LATCH primitive \"mux_4x1:Src3_reg\|out\[0\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:Src3_reg\|out\[1\] " "LATCH primitive \"mux_4x1:Src3_reg\|out\[1\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:Src3_reg\|out\[2\] " "LATCH primitive \"mux_4x1:Src3_reg\|out\[2\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:Src2_reg\|out\[0\] " "LATCH primitive \"mux_4x1:Src2_reg\|out\[0\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:Src2_reg\|out\[1\] " "LATCH primitive \"mux_4x1:Src2_reg\|out\[1\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:Src2_reg\|out\[2\] " "LATCH primitive \"mux_4x1:Src2_reg\|out\[2\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:ResultMux\|out\[0\] " "LATCH primitive \"mux_4x1:ResultMux\|out\[0\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:ResultMux\|out\[1\] " "LATCH primitive \"mux_4x1:ResultMux\|out\[1\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:ResultMux\|out\[2\] " "LATCH primitive \"mux_4x1:ResultMux\|out\[2\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:ResultMux\|out\[3\] " "LATCH primitive \"mux_4x1:ResultMux\|out\[3\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:ResultMux\|out\[4\] " "LATCH primitive \"mux_4x1:ResultMux\|out\[4\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:ResultMux\|out\[5\] " "LATCH primitive \"mux_4x1:ResultMux\|out\[5\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:ResultMux\|out\[6\] " "LATCH primitive \"mux_4x1:ResultMux\|out\[6\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:ResultMux\|out\[7\] " "LATCH primitive \"mux_4x1:ResultMux\|out\[7\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:WrtSrc_mux\|out\[0\] " "LATCH primitive \"mux_4x1:WrtSrc_mux\|out\[0\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:WrtSrc_mux\|out\[1\] " "LATCH primitive \"mux_4x1:WrtSrc_mux\|out\[1\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:WrtSrc_mux\|out\[2\] " "LATCH primitive \"mux_4x1:WrtSrc_mux\|out\[2\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:WrtSrc_mux\|out\[3\] " "LATCH primitive \"mux_4x1:WrtSrc_mux\|out\[3\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:WrtSrc_mux\|out\[4\] " "LATCH primitive \"mux_4x1:WrtSrc_mux\|out\[4\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:WrtSrc_mux\|out\[5\] " "LATCH primitive \"mux_4x1:WrtSrc_mux\|out\[5\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:WrtSrc_mux\|out\[6\] " "LATCH primitive \"mux_4x1:WrtSrc_mux\|out\[6\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4x1:WrtSrc_mux\|out\[7\] " "LATCH primitive \"mux_4x1:WrtSrc_mux\|out\[7\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:ALU\|out\[5\] " "LATCH primitive \"alu_8op:ALU\|out\[5\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:ALU\|out\[4\] " "LATCH primitive \"alu_8op:ALU\|out\[4\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:ALU\|out\[3\] " "LATCH primitive \"alu_8op:ALU\|out\[3\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:ALU\|out\[2\] " "LATCH primitive \"alu_8op:ALU\|out\[2\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:ALU\|out\[1\] " "LATCH primitive \"alu_8op:ALU\|out\[1\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:ALU\|out\[0\] " "LATCH primitive \"alu_8op:ALU\|out\[0\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:ALU\|out\[7\] " "LATCH primitive \"alu_8op:ALU\|out\[7\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_8op:ALU\|out\[6\] " "LATCH primitive \"alu_8op:ALU\|out\[6\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux2\|out\[0\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux2\|out\[0\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux2\|out\[6\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux2\|out\[6\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux2\|out\[7\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux2\|out\[7\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux2\|out\[5\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux2\|out\[5\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux2\|out\[4\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux2\|out\[4\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux2\|out\[3\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux2\|out\[3\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux2\|out\[2\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux2\|out\[2\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux2\|out\[1\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux2\|out\[1\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux1\|out\[7\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux1\|out\[7\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux1\|out\[6\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux1\|out\[6\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux1\|out\[5\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux1\|out\[5\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494274 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux1\|out\[4\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux1\|out\[4\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494274 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux1\|out\[3\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux1\|out\[3\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494274 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux1\|out\[2\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux1\|out\[2\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494274 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux1\|out\[1\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux1\|out\[1\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494274 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file:reg_file\|mux_8x1:mux1\|out\[0\] " "LATCH primitive \"register_file:reg_file\|mux_8x1:mux1\|out\[0\]\" is permanently enabled" {  } { { "mux_8x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/mux_8x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654373494274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_8op:ALU\|CO " "Latch alu_8op:ALU\|CO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -368 1728 1904 -352 "ALUControl\[2..0\]" "" } { -376 1904 1993 -359 "ALUControl\[2..0\]" "" } { 80 3136 3232 97 "ALUControl\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654373495085 ""}  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654373495085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_8op:ALU\|OVF " "Latch alu_8op:ALU\|OVF has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -368 1728 1904 -352 "ALUControl\[2..0\]" "" } { -376 1904 1993 -359 "ALUControl\[2..0\]" "" } { 80 3136 3232 97 "ALUControl\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654373495085 ""}  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654373495085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_8op:ALU\|N " "Latch alu_8op:ALU\|N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -368 1728 1904 -352 "ALUControl\[2..0\]" "" } { -376 1904 1993 -359 "ALUControl\[2..0\]" "" } { 80 3136 3232 97 "ALUControl\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654373495085 ""}  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654373495085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_8op:ALU\|Z " "Latch alu_8op:ALU\|Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -368 1728 1904 -352 "ALUControl\[2..0\]" "" } { -376 1904 1993 -359 "ALUControl\[2..0\]" "" } { 80 3136 3232 97 "ALUControl\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654373495085 ""}  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP4/alu_8op.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654373495085 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemoryData\[15\] GND " "Pin \"MemoryData\[15\]\" is stuck at GND" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -184 2264 2452 -168 "MemoryData\[15..0\]" "" } { -192 2176 2278 -175 "MemoryData\[15..0\]" "" } { 168 1008 1112 185 "MemoryData\[15..0\]" "" } { 320 1104 1192 337 "MemoryData\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654373495722 "|datapath|MemoryData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemoryData\[14\] GND " "Pin \"MemoryData\[14\]\" is stuck at GND" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -184 2264 2452 -168 "MemoryData\[15..0\]" "" } { -192 2176 2278 -175 "MemoryData\[15..0\]" "" } { 168 1008 1112 185 "MemoryData\[15..0\]" "" } { 320 1104 1192 337 "MemoryData\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654373495722 "|datapath|MemoryData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemoryData\[13\] GND " "Pin \"MemoryData\[13\]\" is stuck at GND" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -184 2264 2452 -168 "MemoryData\[15..0\]" "" } { -192 2176 2278 -175 "MemoryData\[15..0\]" "" } { 168 1008 1112 185 "MemoryData\[15..0\]" "" } { 320 1104 1192 337 "MemoryData\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654373495722 "|datapath|MemoryData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemoryData\[12\] GND " "Pin \"MemoryData\[12\]\" is stuck at GND" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -184 2264 2452 -168 "MemoryData\[15..0\]" "" } { -192 2176 2278 -175 "MemoryData\[15..0\]" "" } { 168 1008 1112 185 "MemoryData\[15..0\]" "" } { 320 1104 1192 337 "MemoryData\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654373495722 "|datapath|MemoryData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemoryData\[11\] GND " "Pin \"MemoryData\[11\]\" is stuck at GND" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -184 2264 2452 -168 "MemoryData\[15..0\]" "" } { -192 2176 2278 -175 "MemoryData\[15..0\]" "" } { 168 1008 1112 185 "MemoryData\[15..0\]" "" } { 320 1104 1192 337 "MemoryData\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654373495722 "|datapath|MemoryData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemoryData\[10\] GND " "Pin \"MemoryData\[10\]\" is stuck at GND" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -184 2264 2452 -168 "MemoryData\[15..0\]" "" } { -192 2176 2278 -175 "MemoryData\[15..0\]" "" } { 168 1008 1112 185 "MemoryData\[15..0\]" "" } { 320 1104 1192 337 "MemoryData\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654373495722 "|datapath|MemoryData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemoryData\[9\] GND " "Pin \"MemoryData\[9\]\" is stuck at GND" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -184 2264 2452 -168 "MemoryData\[15..0\]" "" } { -192 2176 2278 -175 "MemoryData\[15..0\]" "" } { 168 1008 1112 185 "MemoryData\[15..0\]" "" } { 320 1104 1192 337 "MemoryData\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654373495722 "|datapath|MemoryData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemoryData\[8\] GND " "Pin \"MemoryData\[8\]\" is stuck at GND" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP4/datapath.bdf" { { -184 2264 2452 -168 "MemoryData\[15..0\]" "" } { -192 2176 2278 -175 "MemoryData\[15..0\]" "" } { 168 1008 1112 185 "MemoryData\[15..0\]" "" } { 320 1104 1192 337 "MemoryData\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654373495722 "|datapath|MemoryData[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654373495722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654373495966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654373497676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654373497676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1013 " "Implemented 1013 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654373498539 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654373498539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "934 " "Implemented 934 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654373498539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654373498539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654373498565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 23:11:38 2022 " "Processing ended: Sat Jun 04 23:11:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654373498565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654373498565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654373498565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654373498565 ""}
