{
  "name": "arch::timer::apic::init_deadline_mode",
  "safe": true,
  "callees": {
    "irq::top_half::IrqLine::num": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Gets the IRQ number.\n",
      "adt": {
        "irq::top_half::IrqLine": "ImmutableAsArgument"
      }
    },
    "arch::kernel::apic::ApicTimer::set_lvt_timer": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Sets the timer register in the APIC.\n Bit 0-7:   The interrupt vector of timer interrupt.\n Bit 12:    Delivery Status, 0 for Idle, 1 for Send Pending.\n Bit 16:    Mask bit.\n Bit 17-18: Timer Mode, 0 for One-shot, 1 for Periodic, 2 for TSC-Deadline.\n",
      "adt": {}
    },
    "arch::timer::apic::timer_callback": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " A callback that needs to be called on timer interrupt.\n",
      "adt": {}
    }
  },
  "adts": {
    "irq::top_half::IrqLine": [
      "Ref"
    ]
  },
  "path": 1500,
  "span": "ostd/src/arch/x86/timer/apic.rs:76:1: 81:2",
  "src": "fn init_deadline_mode(apic: &dyn Apic, timer_irq: &IrqLine) {\n    // Enable TSC deadline mode\n    apic.set_lvt_timer(timer_irq.num() as u64 | (1 << 18));\n\n    timer_callback();\n}",
  "mir": "fn arch::timer::apic::init_deadline_mode(_1: &dyn arch::kernel::apic::Apic, _2: &irq::top_half::IrqLine) -> () {\n    let mut _0: ();\n    let  _3: ();\n    let mut _4: u64;\n    let mut _5: u64;\n    let mut _6: u8;\n    let mut _7: u64;\n    let mut _8: u32;\n    let mut _9: bool;\n    let  _10: ();\n    debug apic => _1;\n    debug timer_irq => _2;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = irq::top_half::IrqLine::num(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = move _6 as u64;\n        StorageDead(_6);\n        StorageLive(_7);\n        _8 = 18_i32 as u32;\n        _9 = Lt(move _8, 64_u32);\n        assert(move _9, \"attempt to shift left by `{}`, which would overflow\", 18_i32) -> [success: bb2, unwind unreachable];\n    }\n    bb2: {\n        _7 = Shl(1_u64, 18_i32);\n        _4 = BitOr(move _5, move _7);\n        StorageDead(_7);\n        StorageDead(_5);\n        _3 = <dyn arch::kernel::apic::Apic as arch::kernel::apic::ApicTimer>::set_lvt_timer(_1, move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        _10 = arch::timer::apic::timer_callback() -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}