I 000044 55 4517          1423203341434 vga
(_unit VHDL (vga 0 9 (vga 0 27 ))
  (_version v32)
  (_time 1423203341433 2015.02.06 01:15:41)
  (_source (\./src/vga.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341424)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~12 0 22 (_entity (_out ))))
    (_port (_internal V_AREA ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal HORIZONTAL ~std_logic_vector{9~downto~0}~13 0 29 (_architecture (_string \"1100100000"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal VERTICAL ~std_logic_vector{9~downto~0}~134 0 30 (_architecture (_string \"1000001001"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal HC ~std_logic_vector{9~downto~0}~136 0 33 (_architecture (_uni ))))
    (_signal (_internal VC ~std_logic_vector{9~downto~0}~136 0 34 (_architecture (_uni ))))
    (_signal (_internal BLANK ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal PIXHOR ~std_logic_vector{9~downto~0}~136 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal PIXVER ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_process
      (CONT(_architecture 0 0 44 (_process (_simple)(_target(9)(10))(_sensitivity(1)(0))(_read(9)(10)))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3))(_sensitivity(9)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__77(_architecture 4 0 77 (_assignment (_simple)(_target(5))(_sensitivity(11)(2)))))
      (line__78(_architecture 5 0 78 (_assignment (_simple)(_alias((PIXEL_H)(PIXHOR)))(_target(6))(_sensitivity(12)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((PIXEL_V)(PIXVER)))(_target(7))(_sensitivity(13)))))
      (CONTPIXELES(_architecture 7 0 82 (_process (_simple)(_target(12)(13))(_sensitivity(1)(0))(_read(11)(12)(13)))))
      (line__103(_architecture 8 0 103 (_assignment (_simple)(_alias((V_AREA)(BLANK)))(_target(8))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . vga 9 -1
  )
)
I 000048 55 1850          1423203341467 cnt_0_5
(_unit VHDL (cnt_0_5 0 30 (cnt_0_5 0 42 ))
  (_version v32)
  (_time 1423203341463 2015.02.06 01:15:41)
  (_source (\./src/cnt_0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341465)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_process
      (contador(_architecture 0 0 46 (_process (_simple)(_target(3)(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((data)(cnt)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . cnt_0_5 2 -1
  )
)
I 000048 55 1850          1423203341487 cnt_0_9
(_unit VHDL (cnt_0_9 0 30 (cnt_0_9 0 42 ))
  (_version v32)
  (_time 1423203341483 2015.02.06 01:15:41)
  (_source (\./src/cnt_0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341485)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_process
      (contador(_architecture 0 0 46 (_process (_simple)(_target(3)(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((data)(cnt)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . cnt_0_9 2 -1
  )
)
I 000045 55 1501          1423203341507 df_c
(_unit VHDL (df_c 0 30 (df_c 0 40 ))
  (_version v32)
  (_time 1423203341503 2015.02.06 01:15:41)
  (_source (\./src/df_c.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341505)
    (_use )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{16~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (genPulso(_architecture 0 0 44 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 2 2 2 3 3 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . df_c 1 -1
  )
)
I 000047 55 1241          1423203341526 DF_VGA
(_unit VHDL (df_vga 0 31 (df_vga 0 41 ))
  (_version v32)
  (_time 1423203341523 2015.02.06 01:15:41)
  (_source (\./src/DF_VGA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341524)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal CLK_25MHZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (DIVISOR(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((CLK_25MHZ)(CLK_DIV)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DF_VGA 2 -1
  )
)
I 000049 55 1541          1423203341544 div_frec
(_unit VHDL (div_frec 0 30 (div_frec 0 40 ))
  (_version v32)
  (_time 1423203341543 2015.02.06 01:15:41)
  (_source (\./src/div_frec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341535)
    (_use )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{20~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (genPulso(_architecture 0 0 44 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 2 3 2 2 2 2 3 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . div_frec 1 -1
  )
)
I 000047 55 1395          1423203341566 filtro
(_unit VHDL (filtro 0 30 (filtro 0 42 ))
  (_version v32)
  (_time 1423203341563 2015.02.06 01:15:41)
  (_source (\./src/filtro.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341564)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal cc_ant ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(3)(2)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((cc)(cc_ant)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . filtro 2 -1
  )
)
I 000048 55 2889          1423203341584 gen_img
(_unit VHDL (gen_img 0 7 (gen_img 0 19 ))
  (_version v32)
  (_time 1423203341583 2015.02.06 01:15:41)
  (_source (\./src/gen_img.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341575)
    (_use )
  )
  (_object
    (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal XHora1 ~std_logic_vector{9~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal YHora1 ~std_logic_vector{9~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal POSX ~std_logic_vector{9~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal POSX2 ~std_logic_vector{9~downto~0}~13 0 23 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(7)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(8)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(9)))))
      (hd1(_architecture 3 0 30 (_process (_simple)(_target(4)(6))(_sensitivity(3)(2)(0))(_read(1)(5)(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 2 2 3 3 )
    (2 2 3 3 3 2 3 2 3 3 )
    (2 2 2 3 3 3 2 2 3 3 )
  )
  (_model . gen_img 4 -1
  )
)
I 000044 55 4517          1423203376474 vga
(_unit VHDL (vga 0 9 (vga 0 27 ))
  (_version v32)
  (_time 1423203376473 2015.02.06 01:16:16)
  (_source (\./src/vga.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341424)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~12 0 22 (_entity (_out ))))
    (_port (_internal V_AREA ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal HORIZONTAL ~std_logic_vector{9~downto~0}~13 0 29 (_architecture (_string \"1100100000"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal VERTICAL ~std_logic_vector{9~downto~0}~134 0 30 (_architecture (_string \"1000001001"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal HC ~std_logic_vector{9~downto~0}~136 0 33 (_architecture (_uni ))))
    (_signal (_internal VC ~std_logic_vector{9~downto~0}~136 0 34 (_architecture (_uni ))))
    (_signal (_internal BLANK ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal PIXHOR ~std_logic_vector{9~downto~0}~136 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal PIXVER ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_process
      (CONT(_architecture 0 0 44 (_process (_simple)(_target(9)(10))(_sensitivity(1)(0))(_read(9)(10)))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3))(_sensitivity(9)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__77(_architecture 4 0 77 (_assignment (_simple)(_target(5))(_sensitivity(11)(2)))))
      (line__78(_architecture 5 0 78 (_assignment (_simple)(_alias((PIXEL_H)(PIXHOR)))(_target(6))(_sensitivity(12)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((PIXEL_V)(PIXVER)))(_target(7))(_sensitivity(13)))))
      (CONTPIXELES(_architecture 7 0 82 (_process (_simple)(_target(12)(13))(_sensitivity(1)(0))(_read(11)(12)(13)))))
      (line__103(_architecture 8 0 103 (_assignment (_simple)(_alias((V_AREA)(BLANK)))(_target(8))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . vga 9 -1
  )
)
I 000044 55 4517          1423203379342 vga
(_unit VHDL (vga 0 9 (vga 0 27 ))
  (_version v32)
  (_time 1423203379341 2015.02.06 01:16:19)
  (_source (\./src/vga.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341424)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~12 0 22 (_entity (_out ))))
    (_port (_internal V_AREA ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal HORIZONTAL ~std_logic_vector{9~downto~0}~13 0 29 (_architecture (_string \"1100100000"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal VERTICAL ~std_logic_vector{9~downto~0}~134 0 30 (_architecture (_string \"1000001001"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal HC ~std_logic_vector{9~downto~0}~136 0 33 (_architecture (_uni ))))
    (_signal (_internal VC ~std_logic_vector{9~downto~0}~136 0 34 (_architecture (_uni ))))
    (_signal (_internal BLANK ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal PIXHOR ~std_logic_vector{9~downto~0}~136 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal PIXVER ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_process
      (CONT(_architecture 0 0 44 (_process (_simple)(_target(9)(10))(_sensitivity(1)(0))(_read(9)(10)))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3))(_sensitivity(9)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__77(_architecture 4 0 77 (_assignment (_simple)(_target(5))(_sensitivity(11)(2)))))
      (line__78(_architecture 5 0 78 (_assignment (_simple)(_alias((PIXEL_H)(PIXHOR)))(_target(6))(_sensitivity(12)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((PIXEL_V)(PIXVER)))(_target(7))(_sensitivity(13)))))
      (CONTPIXELES(_architecture 7 0 82 (_process (_simple)(_target(12)(13))(_sensitivity(1)(0))(_read(11)(12)(13)))))
      (line__103(_architecture 8 0 103 (_assignment (_simple)(_alias((V_AREA)(BLANK)))(_target(8))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . vga 9 -1
  )
)
I 000048 55 1850          1423203379367 cnt_0_5
(_unit VHDL (cnt_0_5 0 30 (cnt_0_5 0 42 ))
  (_version v32)
  (_time 1423203379363 2015.02.06 01:16:19)
  (_source (\./src/cnt_0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341465)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_process
      (contador(_architecture 0 0 46 (_process (_simple)(_target(3)(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((data)(cnt)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . cnt_0_5 2 -1
  )
)
I 000048 55 1850          1423203379388 cnt_0_9
(_unit VHDL (cnt_0_9 0 30 (cnt_0_9 0 42 ))
  (_version v32)
  (_time 1423203379385 2015.02.06 01:16:19)
  (_source (\./src/cnt_0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341485)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_process
      (contador(_architecture 0 0 46 (_process (_simple)(_target(3)(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((data)(cnt)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . cnt_0_9 2 -1
  )
)
I 000045 55 1501          1423203379407 df_c
(_unit VHDL (df_c 0 30 (df_c 0 40 ))
  (_version v32)
  (_time 1423203379407 2015.02.06 01:16:19)
  (_source (\./src/df_c.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341505)
    (_use )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{16~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (genPulso(_architecture 0 0 44 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 2 2 2 3 3 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . df_c 1 -1
  )
)
I 000047 55 1241          1423203379429 DF_VGA
(_unit VHDL (df_vga 0 31 (df_vga 0 41 ))
  (_version v32)
  (_time 1423203379429 2015.02.06 01:16:19)
  (_source (\./src/DF_VGA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341524)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal CLK_25MHZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (DIVISOR(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((CLK_25MHZ)(CLK_DIV)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DF_VGA 2 -1
  )
)
I 000049 55 1541          1423203379444 div_frec
(_unit VHDL (div_frec 0 30 (div_frec 0 40 ))
  (_version v32)
  (_time 1423203379440 2015.02.06 01:16:19)
  (_source (\./src/div_frec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341535)
    (_use )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{20~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (genPulso(_architecture 0 0 44 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 2 3 2 2 2 2 3 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . div_frec 1 -1
  )
)
I 000047 55 1395          1423203379466 filtro
(_unit VHDL (filtro 0 30 (filtro 0 42 ))
  (_version v32)
  (_time 1423203379462 2015.02.06 01:16:19)
  (_source (\./src/filtro.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341564)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal cc_ant ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(2)(3)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((cc)(cc_ant)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . filtro 2 -1
  )
)
I 000048 55 2889          1423203379496 gen_img
(_unit VHDL (gen_img 0 7 (gen_img 0 19 ))
  (_version v32)
  (_time 1423203379496 2015.02.06 01:16:19)
  (_source (\./src/gen_img.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341575)
    (_use )
  )
  (_object
    (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal XHora1 ~std_logic_vector{9~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal YHora1 ~std_logic_vector{9~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal POSX ~std_logic_vector{9~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal POSX2 ~std_logic_vector{9~downto~0}~13 0 23 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(7)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(8)))))
      (line__28(_architecture 2 0 28 (_assignment (_simple)(_target(9)))))
      (hd1(_architecture 3 0 30 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(0))(_read(1)(5)(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 2 2 3 3 )
    (2 2 3 3 3 2 3 2 3 3 )
    (2 2 2 3 3 3 2 2 3 3 )
  )
  (_model . gen_img 4 -1
  )
)
I 000048 55 4211          1423204624848 gen_img
(_unit VHDL (gen_img 0 7 (gen_img 0 24 ))
  (_version v32)
  (_time 1423204624848 2015.02.06 01:37:04)
  (_source (\./src/gen_img.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423204611801)
    (_use )
  )
  (_object
    (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data1 ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data2 ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data3 ~std_logic_vector{3~downto~0}~126 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data4 ~std_logic_vector{3~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data5 ~std_logic_vector{3~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data6 ~std_logic_vector{3~downto~0}~1212 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal XHora1 ~std_logic_vector{9~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal YHora1 ~std_logic_vector{9~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal POSX ~std_logic_vector{9~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal POSX2 ~std_logic_vector{9~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal data ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(12)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(13)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(14)))))
      (hd1(_architecture 3 0 35 (_process (_simple)(_target(11)(4))(_sensitivity(0)(2)(3))(_read(1)(11)(12)(13)(14)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 2 2 3 3 )
    (2 2 3 3 3 2 3 2 3 3 )
    (2 2 2 3 3 3 2 2 3 3 )
  )
  (_model . gen_img 4 -1
  )
)
I 000048 55 4234          1423204686598 gen_img
(_unit VHDL (gen_img 0 7 (gen_img 0 24 ))
  (_version v32)
  (_time 1423204686597 2015.02.06 01:38:06)
  (_source (\./src/gen_img.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423204611801)
    (_use )
  )
  (_object
    (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data1 ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data2 ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data3 ~std_logic_vector{3~downto~0}~126 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data4 ~std_logic_vector{3~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data5 ~std_logic_vector{3~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data6 ~std_logic_vector{3~downto~0}~1212 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal XHora1 ~std_logic_vector{9~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal YHora1 ~std_logic_vector{9~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal POSX ~std_logic_vector{9~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal POSX2 ~std_logic_vector{9~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal data ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(12)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(13)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(14)))))
      (hd1(_architecture 3 0 35 (_process (_simple)(_target(4)(11)(15))(_sensitivity(0)(2)(3))(_read(1)(6)(11)(12)(13)(14)(15)(5)(9)(7)(8)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 2 2 3 3 )
    (2 2 3 3 3 2 3 2 3 3 )
    (2 2 2 3 3 3 2 2 3 3 )
  )
  (_model . gen_img 4 -1
  )
)
I 000044 55 4517          1423204708510 vga
(_unit VHDL (vga 0 9 (vga 0 27 ))
  (_version v32)
  (_time 1423204708509 2015.02.06 01:38:28)
  (_source (\./src/vga.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341424)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~12 0 22 (_entity (_out ))))
    (_port (_internal V_AREA ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal HORIZONTAL ~std_logic_vector{9~downto~0}~13 0 29 (_architecture (_string \"1100100000"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal VERTICAL ~std_logic_vector{9~downto~0}~134 0 30 (_architecture (_string \"1000001001"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal HC ~std_logic_vector{9~downto~0}~136 0 33 (_architecture (_uni ))))
    (_signal (_internal VC ~std_logic_vector{9~downto~0}~136 0 34 (_architecture (_uni ))))
    (_signal (_internal BLANK ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal PIXHOR ~std_logic_vector{9~downto~0}~136 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal PIXVER ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_process
      (CONT(_architecture 0 0 44 (_process (_simple)(_target(9)(10))(_sensitivity(1)(0))(_read(9)(10)))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3))(_sensitivity(9)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__77(_architecture 4 0 77 (_assignment (_simple)(_target(5))(_sensitivity(11)(2)))))
      (line__78(_architecture 5 0 78 (_assignment (_simple)(_alias((PIXEL_H)(PIXHOR)))(_target(6))(_sensitivity(12)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((PIXEL_V)(PIXVER)))(_target(7))(_sensitivity(13)))))
      (CONTPIXELES(_architecture 7 0 82 (_process (_simple)(_target(12)(13))(_sensitivity(1)(0))(_read(11)(12)(13)))))
      (line__103(_architecture 8 0 103 (_assignment (_simple)(_alias((V_AREA)(BLANK)))(_target(8))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . vga 9 -1
  )
)
I 000048 55 1850          1423204708533 cnt_0_5
(_unit VHDL (cnt_0_5 0 30 (cnt_0_5 0 42 ))
  (_version v32)
  (_time 1423204708529 2015.02.06 01:38:28)
  (_source (\./src/cnt_0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341465)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_process
      (contador(_architecture 0 0 46 (_process (_simple)(_target(3)(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((data)(cnt)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . cnt_0_5 2 -1
  )
)
I 000048 55 1850          1423204708553 cnt_0_9
(_unit VHDL (cnt_0_9 0 30 (cnt_0_9 0 42 ))
  (_version v32)
  (_time 1423204708549 2015.02.06 01:38:28)
  (_source (\./src/cnt_0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341485)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_process
      (contador(_architecture 0 0 46 (_process (_simple)(_target(3)(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((data)(cnt)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . cnt_0_9 2 -1
  )
)
I 000045 55 1501          1423204708573 df_c
(_unit VHDL (df_c 0 30 (df_c 0 40 ))
  (_version v32)
  (_time 1423204708569 2015.02.06 01:38:28)
  (_source (\./src/df_c.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341505)
    (_use )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{16~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (genPulso(_architecture 0 0 44 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 2 2 2 3 3 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . df_c 1 -1
  )
)
I 000047 55 1241          1423204708583 DF_VGA
(_unit VHDL (df_vga 0 31 (df_vga 0 41 ))
  (_version v32)
  (_time 1423204708579 2015.02.06 01:38:28)
  (_source (\./src/DF_VGA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341524)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal CLK_25MHZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (DIVISOR(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((CLK_25MHZ)(CLK_DIV)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DF_VGA 2 -1
  )
)
I 000049 55 1541          1423204708603 div_frec
(_unit VHDL (div_frec 0 30 (div_frec 0 40 ))
  (_version v32)
  (_time 1423204708599 2015.02.06 01:38:28)
  (_source (\./src/div_frec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341535)
    (_use )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{20~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (genPulso(_architecture 0 0 44 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 2 3 2 2 2 2 3 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . div_frec 1 -1
  )
)
I 000047 55 1395          1423204708623 filtro
(_unit VHDL (filtro 0 30 (filtro 0 42 ))
  (_version v32)
  (_time 1423204708619 2015.02.06 01:38:28)
  (_source (\./src/filtro.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341564)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal cc_ant ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(3)(2)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((cc)(cc_ant)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . filtro 2 -1
  )
)
I 000048 55 4234          1423204708640 gen_img
(_unit VHDL (gen_img 0 7 (gen_img 0 24 ))
  (_version v32)
  (_time 1423204708639 2015.02.06 01:38:28)
  (_source (\./src/gen_img.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423204611801)
    (_use )
  )
  (_object
    (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data1 ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data2 ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data3 ~std_logic_vector{3~downto~0}~126 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data4 ~std_logic_vector{3~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data5 ~std_logic_vector{3~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data6 ~std_logic_vector{3~downto~0}~1212 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal XHora1 ~std_logic_vector{9~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal YHora1 ~std_logic_vector{9~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal POSX ~std_logic_vector{9~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal POSX2 ~std_logic_vector{9~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal data ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(12)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(13)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(14)))))
      (hd1(_architecture 3 0 35 (_process (_simple)(_target(4)(11)(15))(_sensitivity(3)(0)(2))(_read(1)(5)(6)(7)(9)(8)(10)(11)(12)(13)(14)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 2 2 3 3 )
    (2 2 3 3 3 2 3 2 3 3 )
    (2 2 2 3 3 3 2 2 3 3 )
  )
  (_model . gen_img 4 -1
  )
)
V 000046 55 10045         1423204708673 TOP_C
(_unit VHDL (top_c 0 25 (top_c 0 38 ))
  (_version v32)
  (_time 1423204708669 2015.02.06 01:38:28)
  (_source (\./compile/TOP_C.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423204708671)
    (_use )
  )
  (_component
    (div_frec
      (_object
        (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
      )
    )
    (vga
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~13 0 89 (_entity (_out ))))
        (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~13 0 90 (_entity (_out ))))
        (_port (_internal RGB ~std_logic_vector{7~downto~0}~136 0 91 (_entity (_out ))))
        (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal V_AREA ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
      )
    )
    (cnt_0_9
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
    (cnt_0_5
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
    (DF_VGA
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CLK_25MHZ ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
      )
    )
    (filtro
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 118 (_component div_frec )
    (_port
      ((clk50)(clk50))
      ((rst)(rst))
      ((clk)(NET296))
    )
    (_use (_entity . div_frec)
    )
  )
  (_instantiation U11 0 125 (_component vga )
    (_port
      ((clk)(NET340))
      ((PIXEL_RGB(7))(Dangling_Input_Signal))
      ((PIXEL_RGB(6))(Dangling_Input_Signal))
      ((PIXEL_RGB(5))(Dangling_Input_Signal))
      ((PIXEL_RGB(4))(Dangling_Input_Signal))
      ((PIXEL_RGB(3))(Dangling_Input_Signal))
      ((PIXEL_RGB(2))(Dangling_Input_Signal))
      ((PIXEL_RGB(1))(Dangling_Input_Signal))
      ((PIXEL_RGB(0))(Dangling_Input_Signal))
      ((rst)(rst))
    )
    (_use (_entity . vga)
      (_port
        ((CLK)(clk))
        ((RST)(rst))
        ((PIXEL_RGB)(PIXEL_RGB))
        ((HSYNC)(HSYNC))
        ((VSYNC)(VSYNC))
        ((RGB)(RGB))
        ((PIXEL_H)(PIXEL_H))
        ((PIXEL_V)(PIXEL_V))
        ((V_AREA)(V_AREA))
      )
    )
  )
  (_instantiation U2 0 139 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET296))
      ((rst)(rst))
      ((carry)(NET203))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U3 0 147 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET203))
      ((rst)(rst))
      ((carry)(NET223))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U4 0 155 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET223))
      ((rst)(rst))
      ((carry)(NET235))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U5 0 163 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET235))
      ((rst)(rst))
      ((carry)(NET247))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U6 0 171 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET247))
      ((rst)(rst))
      ((carry)(NET259))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U7 0 179 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET259))
      ((rst)(rst))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U8 0 186 (_component DF_VGA )
    (_port
      ((clk)(clk50))
      ((rst)(rst))
      ((CLK_25MHZ)(NET340))
    )
    (_use (_entity . df_vga)
    )
  )
  (_instantiation U9 0 193 (_component filtro )
    (_port
      ((clk)(clk50))
      ((pause)(pause))
      ((rst)(rst))
      ((start)(start))
      ((cc)(NET220))
    )
    (_use (_entity . filtro)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((start)(start))
        ((pause)(pause))
        ((cc)(cc))
      )
    )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal HS ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal VS ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 98 (_architecture ((i 4)))))
    (_signal (_internal NET203 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal NET220 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal NET223 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal NET235 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET247 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_signal (_internal NET259 ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_signal (_internal NET296 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal NET340 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_process
      (line__205(_architecture 0 0 205 (_assignment (_simple)(_target(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . TOP_C 1 -1
  )
)
I 000048 55 4234          1423204812499 gen_img
(_unit VHDL (gen_img 0 7 (gen_img 0 24 ))
  (_version v32)
  (_time 1423204812498 2015.02.06 01:40:12)
  (_source (\./src/gen_img.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423204611801)
    (_use )
  )
  (_object
    (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data1 ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data2 ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data3 ~std_logic_vector{3~downto~0}~126 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data4 ~std_logic_vector{3~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data5 ~std_logic_vector{3~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data6 ~std_logic_vector{3~downto~0}~1212 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal XHora1 ~std_logic_vector{9~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal YHora1 ~std_logic_vector{9~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal POSX ~std_logic_vector{9~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal POSX2 ~std_logic_vector{9~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal data ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(12)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(13)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(14)))))
      (hd1(_architecture 3 0 35 (_process (_simple)(_target(11)(15)(4))(_sensitivity(0)(3)(2))(_read(10)(1)(5)(11)(12)(13)(14)(15)(8)(9)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 2 2 3 3 )
    (2 2 3 3 3 2 3 2 3 3 )
    (2 2 2 3 3 3 2 2 3 3 )
  )
  (_model . gen_img 4 -1
  )
)
V 000046 55 14244         1423205246605 TOP_C
(_unit VHDL (top_c 0 25 (top_c 0 38 ))
  (_version v32)
  (_time 1423205246602 2015.02.06 01:47:26)
  (_source (\./compile/TOP_C.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423205246603)
    (_use )
  )
  (_component
    (div_frec
      (_object
        (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
      )
    )
    (gen_img
      (_object
        (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal color ~std_logic_vector{7~downto~0}~13 0 88 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~136 0 89 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~138 0 90 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1310 0 91 (_entity (_in ))))
        (_port (_internal data4 ~std_logic_vector{3~downto~0}~1312 0 92 (_entity (_in ))))
        (_port (_internal data5 ~std_logic_vector{3~downto~0}~1314 0 93 (_entity (_in ))))
        (_port (_internal data6 ~std_logic_vector{3~downto~0}~1316 0 94 (_entity (_in ))))
        (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~1318 0 95 (_entity (_out ))))
      )
    )
    (vga
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~1320 0 101 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~1322 0 104 (_entity (_out ))))
        (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~1324 0 105 (_entity (_out ))))
        (_port (_internal RGB ~std_logic_vector{7~downto~0}~1326 0 106 (_entity (_out ))))
        (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 108 (_entity (_out ))))
      )
    )
    (cnt_0_9
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
    (cnt_0_5
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
    (DF_VGA
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CLK_25MHZ ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
      )
    )
    (filtro
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 137 (_component div_frec )
    (_port
      ((clk50)(clk50))
      ((rst)(rst))
      ((clk)(NET296))
    )
    (_use (_entity . div_frec)
    )
  )
  (_instantiation U10 0 144 (_component gen_img )
    (_port
      ((Pix_Ver)(BUS670))
      ((Pix_hor)(BUS647))
      ((V_Area)(NET614))
      ((color)(color))
      ((data1)(BUS494))
      ((data2)(BUS502))
      ((data3)(BUS508))
      ((data4)(BUS522))
      ((data5)(BUS530))
      ((data6)(BUS540))
      ((RGB_sal)(BUS639))
    )
    (_use (_entity . gen_img)
      (_port
        ((V_Area)(V_Area))
        ((color)(color))
        ((Pix_hor)(Pix_hor))
        ((Pix_Ver)(Pix_Ver))
        ((RGB_sal)(RGB_sal))
        ((data1)(data1))
        ((data2)(data2))
        ((data3)(data3))
        ((data4)(data4))
        ((data5)(data5))
        ((data6)(data6))
      )
    )
  )
  (_instantiation U11 0 159 (_component vga )
    (_port
      ((clk)(NET340))
      ((PIXEL_RGB)(BUS639))
      ((rst)(rst))
      ((HSYNC)(HS))
      ((PIXEL_H)(BUS647))
      ((PIXEL_V)(BUS670))
      ((RGB)(RGB))
      ((VSYNC)(VS))
      ((V_Area)(NET614))
    )
    (_use (_entity . vga)
      (_port
        ((CLK)(clk))
        ((RST)(rst))
        ((PIXEL_RGB)(PIXEL_RGB))
        ((HSYNC)(HSYNC))
        ((VSYNC)(VSYNC))
        ((RGB)(RGB))
        ((PIXEL_H)(PIXEL_H))
        ((PIXEL_V)(PIXEL_V))
        ((V_AREA)(V_Area))
      )
    )
  )
  (_instantiation U2 0 172 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET296))
      ((rst)(rst))
      ((carry)(NET203))
      ((data)(BUS494))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U3 0 181 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET203))
      ((rst)(rst))
      ((carry)(NET223))
      ((data)(BUS502))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U4 0 190 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET223))
      ((rst)(rst))
      ((carry)(NET235))
      ((data)(BUS508))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U5 0 199 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET235))
      ((rst)(rst))
      ((carry)(NET247))
      ((data)(BUS522))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U6 0 208 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET247))
      ((rst)(rst))
      ((carry)(NET259))
      ((data)(BUS530))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U7 0 217 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET259))
      ((rst)(rst))
      ((data)(BUS540))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U8 0 225 (_component DF_VGA )
    (_port
      ((clk)(clk50))
      ((rst)(rst))
      ((CLK_25MHZ)(NET340))
    )
    (_use (_entity . df_vga)
    )
  )
  (_instantiation U9 0 232 (_component filtro )
    (_port
      ((clk)(clk50))
      ((pause)(pause))
      ((rst)(rst))
      ((start)(start))
      ((cc)(NET220))
    )
    (_use (_entity . filtro)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((start)(start))
        ((pause)(pause))
        ((cc)(cc))
      )
    )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal HS ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal VS ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal NET203 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal NET220 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal NET223 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal NET235 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal NET247 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal NET259 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal NET296 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal NET340 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal NET614 ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS494 ~std_logic_vector{3~downto~0}~1328 0 123 (_architecture (_uni ))))
    (_signal (_internal BUS502 ~std_logic_vector{3~downto~0}~1328 0 124 (_architecture (_uni ))))
    (_signal (_internal BUS508 ~std_logic_vector{3~downto~0}~1328 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS522 ~std_logic_vector{3~downto~0}~1328 0 126 (_architecture (_uni ))))
    (_signal (_internal BUS530 ~std_logic_vector{3~downto~0}~1328 0 127 (_architecture (_uni ))))
    (_signal (_internal BUS540 ~std_logic_vector{3~downto~0}~1328 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS639 ~std_logic_vector{7~downto~0}~1330 0 129 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS647 ~std_logic_vector{9~downto~0}~1332 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal BUS670 ~std_logic_vector{8~downto~0}~1334 0 131 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000044 55 4517          1423205540688 vga
(_unit VHDL (vga 0 9 (vga 0 27 ))
  (_version v32)
  (_time 1423205540688 2015.02.06 01:52:20)
  (_source (\./src/vga.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341424)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~122 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~12 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~12 0 22 (_entity (_out ))))
    (_port (_internal V_AREA ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal HORIZONTAL ~std_logic_vector{9~downto~0}~13 0 29 (_architecture (_string \"1100100000"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_constant (_internal VERTICAL ~std_logic_vector{9~downto~0}~134 0 30 (_architecture (_string \"1000001001"\))))
    (_type (_internal ~std_logic_vector{9~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal HC ~std_logic_vector{9~downto~0}~136 0 33 (_architecture (_uni ))))
    (_signal (_internal VC ~std_logic_vector{9~downto~0}~136 0 34 (_architecture (_uni ))))
    (_signal (_internal BLANK ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal PIXHOR ~std_logic_vector{9~downto~0}~136 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal PIXVER ~std_logic_vector{8~downto~0}~13 0 38 (_architecture (_uni ))))
    (_process
      (CONT(_architecture 0 0 44 (_process (_simple)(_target(9)(10))(_sensitivity(1)(0))(_read(9)(10)))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3))(_sensitivity(9)))))
      (line__70(_architecture 2 0 70 (_assignment (_simple)(_target(4))(_sensitivity(10)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_target(11))(_sensitivity(9)(10)))))
      (line__77(_architecture 4 0 77 (_assignment (_simple)(_target(5))(_sensitivity(11)(2)))))
      (line__78(_architecture 5 0 78 (_assignment (_simple)(_alias((PIXEL_H)(PIXHOR)))(_target(6))(_sensitivity(12)))))
      (line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((PIXEL_V)(PIXVER)))(_target(7))(_sensitivity(13)))))
      (CONTPIXELES(_architecture 7 0 82 (_process (_simple)(_target(12)(13))(_sensitivity(1)(0))(_read(11)(12)(13)))))
      (line__103(_architecture 8 0 103 (_assignment (_simple)(_alias((V_AREA)(BLANK)))(_target(8))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . vga 9 -1
  )
)
V 000048 55 1850          1423205540710 cnt_0_5
(_unit VHDL (cnt_0_5 0 30 (cnt_0_5 0 42 ))
  (_version v32)
  (_time 1423205540706 2015.02.06 01:52:20)
  (_source (\./src/cnt_0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341465)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_process
      (contador(_architecture 0 0 46 (_process (_simple)(_target(3)(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((data)(cnt)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . cnt_0_5 2 -1
  )
)
V 000048 55 1850          1423205540727 cnt_0_9
(_unit VHDL (cnt_0_9 0 30 (cnt_0_9 0 42 ))
  (_version v32)
  (_time 1423205540723 2015.02.06 01:52:20)
  (_source (\./src/cnt_0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341485)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data ~std_logic_vector{3~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{3~downto~0}~13 0 43 (_architecture (_uni ))))
    (_process
      (contador(_architecture 0 0 46 (_process (_simple)(_target(3)(5))(_sensitivity(1)(0))(_read(2)(5)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((data)(cnt)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . cnt_0_9 2 -1
  )
)
V 000045 55 1501          1423205540744 df_c
(_unit VHDL (df_c 0 30 (df_c 0 40 ))
  (_version v32)
  (_time 1423205540741 2015.02.06 01:52:20)
  (_source (\./src/df_c.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341505)
    (_use )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{16~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (genPulso(_architecture 0 0 44 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 2 2 2 2 3 3 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . df_c 1 -1
  )
)
V 000047 55 1241          1423205540754 DF_VGA
(_unit VHDL (df_vga 0 31 (df_vga 0 41 ))
  (_version v32)
  (_time 1423205540750 2015.02.06 01:52:20)
  (_source (\./src/DF_VGA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341524)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal CLK_25MHZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (DIVISOR(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__54(_architecture 1 0 54 (_assignment (_simple)(_alias((CLK_25MHZ)(CLK_DIV)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DF_VGA 2 -1
  )
)
V 000049 55 1541          1423205540772 div_frec
(_unit VHDL (div_frec 0 30 (div_frec 0 40 ))
  (_version v32)
  (_time 1423205540768 2015.02.06 01:52:20)
  (_source (\./src/div_frec.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341535)
    (_use )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal cnt ~std_logic_vector{20~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (genPulso(_architecture 0 0 44 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 2 3 2 2 2 2 3 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . div_frec 1 -1
  )
)
V 000047 55 1395          1423205540790 filtro
(_unit VHDL (filtro 0 30 (filtro 0 42 ))
  (_version v32)
  (_time 1423205540786 2015.02.06 01:52:20)
  (_source (\./src/filtro.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423203341564)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_signal (_internal cc_ant ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(5))(_sensitivity(1)(0))(_read(3)(2)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((cc)(cc_ant)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . filtro 2 -1
  )
)
V 000048 55 4234          1423205540808 gen_img
(_unit VHDL (gen_img 0 7 (gen_img 0 24 ))
  (_version v32)
  (_time 1423205540804 2015.02.06 01:52:20)
  (_source (\./src/gen_img.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423204611801)
    (_use )
  )
  (_object
    (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data1 ~std_logic_vector{3~downto~0}~12 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data2 ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data3 ~std_logic_vector{3~downto~0}~126 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data4 ~std_logic_vector{3~downto~0}~128 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data5 ~std_logic_vector{3~downto~0}~1210 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal data6 ~std_logic_vector{3~downto~0}~1212 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal XHora1 ~std_logic_vector{9~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal YHora1 ~std_logic_vector{9~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal POSX ~std_logic_vector{9~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal POSX2 ~std_logic_vector{9~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal data ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_process
      (line__31(_architecture 0 0 31 (_assignment (_simple)(_target(12)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(13)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_target(14)))))
      (hd1(_architecture 3 0 35 (_process (_simple)(_target(4)(11)(15))(_sensitivity(3)(0)(2))(_read(6)(1)(10)(5)(8)(9)(7)(11)(12)(13)(14)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 2 3 2 3 3 2 )
    (2 2 2 3 3 3 2 2 3 3 )
    (2 2 3 3 3 2 3 2 3 3 )
    (2 2 2 3 3 3 2 2 3 3 )
  )
  (_model . gen_img 4 -1
  )
)
V 000046 55 14244         1423205540834 TOP_C
(_unit VHDL (top_c 0 25 (top_c 0 38 ))
  (_version v32)
  (_time 1423205540830 2015.02.06 01:52:20)
  (_source (\./compile/TOP_C.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423205246603)
    (_use )
  )
  (_component
    (div_frec
      (_object
        (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
      )
    )
    (gen_img
      (_object
        (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal color ~std_logic_vector{7~downto~0}~13 0 88 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~136 0 89 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~138 0 90 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1310 0 91 (_entity (_in ))))
        (_port (_internal data4 ~std_logic_vector{3~downto~0}~1312 0 92 (_entity (_in ))))
        (_port (_internal data5 ~std_logic_vector{3~downto~0}~1314 0 93 (_entity (_in ))))
        (_port (_internal data6 ~std_logic_vector{3~downto~0}~1316 0 94 (_entity (_in ))))
        (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~1318 0 95 (_entity (_out ))))
      )
    )
    (vga
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~1320 0 101 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~1322 0 104 (_entity (_out ))))
        (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~1324 0 105 (_entity (_out ))))
        (_port (_internal RGB ~std_logic_vector{7~downto~0}~1326 0 106 (_entity (_out ))))
        (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 108 (_entity (_out ))))
      )
    )
    (cnt_0_9
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
    (cnt_0_5
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
    (DF_VGA
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CLK_25MHZ ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
      )
    )
    (filtro
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 137 (_component div_frec )
    (_port
      ((clk50)(clk50))
      ((rst)(rst))
      ((clk)(NET296))
    )
    (_use (_entity . div_frec)
    )
  )
  (_instantiation U10 0 144 (_component gen_img )
    (_port
      ((Pix_Ver)(BUS670))
      ((Pix_hor)(BUS647))
      ((V_Area)(NET614))
      ((color)(color))
      ((data1)(BUS494))
      ((data2)(BUS502))
      ((data3)(BUS508))
      ((data4)(BUS522))
      ((data5)(BUS530))
      ((data6)(BUS540))
      ((RGB_sal)(BUS639))
    )
    (_use (_entity . gen_img)
      (_port
        ((V_Area)(V_Area))
        ((color)(color))
        ((Pix_hor)(Pix_hor))
        ((Pix_Ver)(Pix_Ver))
        ((RGB_sal)(RGB_sal))
        ((data1)(data1))
        ((data2)(data2))
        ((data3)(data3))
        ((data4)(data4))
        ((data5)(data5))
        ((data6)(data6))
      )
    )
  )
  (_instantiation U11 0 159 (_component vga )
    (_port
      ((clk)(NET340))
      ((PIXEL_RGB)(BUS639))
      ((rst)(rst))
      ((HSYNC)(HS))
      ((PIXEL_H)(BUS647))
      ((PIXEL_V)(BUS670))
      ((RGB)(RGB))
      ((VSYNC)(VS))
      ((V_Area)(NET614))
    )
    (_use (_entity . vga)
      (_port
        ((CLK)(clk))
        ((RST)(rst))
        ((PIXEL_RGB)(PIXEL_RGB))
        ((HSYNC)(HSYNC))
        ((VSYNC)(VSYNC))
        ((RGB)(RGB))
        ((PIXEL_H)(PIXEL_H))
        ((PIXEL_V)(PIXEL_V))
        ((V_AREA)(V_Area))
      )
    )
  )
  (_instantiation U2 0 172 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET296))
      ((rst)(rst))
      ((carry)(NET203))
      ((data)(BUS494))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U3 0 181 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET203))
      ((rst)(rst))
      ((carry)(NET223))
      ((data)(BUS502))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U4 0 190 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET223))
      ((rst)(rst))
      ((carry)(NET235))
      ((data)(BUS508))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U5 0 199 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET235))
      ((rst)(rst))
      ((carry)(NET247))
      ((data)(BUS522))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U6 0 208 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET247))
      ((rst)(rst))
      ((carry)(NET259))
      ((data)(BUS530))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U7 0 217 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET259))
      ((rst)(rst))
      ((data)(BUS540))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U8 0 225 (_component DF_VGA )
    (_port
      ((clk)(clk50))
      ((rst)(rst))
      ((CLK_25MHZ)(NET340))
    )
    (_use (_entity . df_vga)
    )
  )
  (_instantiation U9 0 232 (_component filtro )
    (_port
      ((clk)(clk50))
      ((pause)(pause))
      ((rst)(rst))
      ((start)(start))
      ((cc)(NET220))
    )
    (_use (_entity . filtro)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((start)(start))
        ((pause)(pause))
        ((cc)(cc))
      )
    )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal HS ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal VS ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal NET203 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal NET220 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal NET223 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal NET235 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal NET247 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal NET259 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal NET296 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal NET340 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal NET614 ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS494 ~std_logic_vector{3~downto~0}~1328 0 123 (_architecture (_uni ))))
    (_signal (_internal BUS502 ~std_logic_vector{3~downto~0}~1328 0 124 (_architecture (_uni ))))
    (_signal (_internal BUS508 ~std_logic_vector{3~downto~0}~1328 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS522 ~std_logic_vector{3~downto~0}~1328 0 126 (_architecture (_uni ))))
    (_signal (_internal BUS530 ~std_logic_vector{3~downto~0}~1328 0 127 (_architecture (_uni ))))
    (_signal (_internal BUS540 ~std_logic_vector{3~downto~0}~1328 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS639 ~std_logic_vector{7~downto~0}~1330 0 129 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS647 ~std_logic_vector{9~downto~0}~1332 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal BUS670 ~std_logic_vector{8~downto~0}~1334 0 131 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000046 55 14244         1423249811710 TOP_C
(_unit VHDL (top_c 0 25 (top_c 0 38 ))
  (_version v32)
  (_time 1423249811709 2015.02.06 14:10:11)
  (_source (\./compile/TOP_C.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423205246603)
    (_use )
  )
  (_component
    (div_frec
      (_object
        (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
      )
    )
    (gen_img
      (_object
        (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal color ~std_logic_vector{7~downto~0}~13 0 88 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~136 0 89 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~138 0 90 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1310 0 91 (_entity (_in ))))
        (_port (_internal data4 ~std_logic_vector{3~downto~0}~1312 0 92 (_entity (_in ))))
        (_port (_internal data5 ~std_logic_vector{3~downto~0}~1314 0 93 (_entity (_in ))))
        (_port (_internal data6 ~std_logic_vector{3~downto~0}~1316 0 94 (_entity (_in ))))
        (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~1318 0 95 (_entity (_out ))))
      )
    )
    (vga
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~1320 0 101 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~1322 0 104 (_entity (_out ))))
        (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~1324 0 105 (_entity (_out ))))
        (_port (_internal RGB ~std_logic_vector{7~downto~0}~1326 0 106 (_entity (_out ))))
        (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 108 (_entity (_out ))))
      )
    )
    (cnt_0_9
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
    (cnt_0_5
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
    (DF_VGA
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CLK_25MHZ ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
      )
    )
    (filtro
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 137 (_component div_frec )
    (_port
      ((clk50)(clk50))
      ((rst)(rst))
      ((clk)(NET296))
    )
    (_use (_entity . div_frec)
    )
  )
  (_instantiation U10 0 144 (_component gen_img )
    (_port
      ((Pix_Ver)(BUS670))
      ((Pix_hor)(BUS647))
      ((V_Area)(NET614))
      ((color)(color))
      ((data1)(BUS494))
      ((data2)(BUS502))
      ((data3)(BUS508))
      ((data4)(BUS522))
      ((data5)(BUS530))
      ((data6)(BUS540))
      ((RGB_sal)(BUS639))
    )
    (_use (_entity . gen_img)
      (_port
        ((V_Area)(V_Area))
        ((color)(color))
        ((Pix_hor)(Pix_hor))
        ((Pix_Ver)(Pix_Ver))
        ((RGB_sal)(RGB_sal))
        ((data1)(data1))
        ((data2)(data2))
        ((data3)(data3))
        ((data4)(data4))
        ((data5)(data5))
        ((data6)(data6))
      )
    )
  )
  (_instantiation U11 0 159 (_component vga )
    (_port
      ((clk)(NET340))
      ((PIXEL_RGB)(BUS639))
      ((rst)(rst))
      ((HSYNC)(HS))
      ((PIXEL_H)(BUS647))
      ((PIXEL_V)(BUS670))
      ((RGB)(RGB))
      ((VSYNC)(VS))
      ((V_Area)(NET614))
    )
    (_use (_entity . vga)
      (_port
        ((CLK)(clk))
        ((RST)(rst))
        ((PIXEL_RGB)(PIXEL_RGB))
        ((HSYNC)(HSYNC))
        ((VSYNC)(VSYNC))
        ((RGB)(RGB))
        ((PIXEL_H)(PIXEL_H))
        ((PIXEL_V)(PIXEL_V))
        ((V_AREA)(V_Area))
      )
    )
  )
  (_instantiation U2 0 172 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET296))
      ((rst)(rst))
      ((carry)(NET203))
      ((data)(BUS494))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U3 0 181 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET203))
      ((rst)(rst))
      ((carry)(NET223))
      ((data)(BUS502))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U4 0 190 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET223))
      ((rst)(rst))
      ((carry)(NET235))
      ((data)(BUS508))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U5 0 199 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET235))
      ((rst)(rst))
      ((carry)(NET247))
      ((data)(BUS522))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U6 0 208 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET247))
      ((rst)(rst))
      ((carry)(NET259))
      ((data)(BUS530))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U7 0 217 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET259))
      ((rst)(rst))
      ((data)(BUS540))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U8 0 225 (_component DF_VGA )
    (_port
      ((clk)(clk50))
      ((rst)(rst))
      ((CLK_25MHZ)(NET340))
    )
    (_use (_entity . df_vga)
    )
  )
  (_instantiation U9 0 232 (_component filtro )
    (_port
      ((clk)(clk50))
      ((pause)(pause))
      ((rst)(rst))
      ((start)(start))
      ((cc)(NET220))
    )
    (_use (_entity . filtro)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((start)(start))
        ((pause)(pause))
        ((cc)(cc))
      )
    )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal HS ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal VS ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal NET203 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal NET220 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal NET223 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal NET235 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal NET247 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal NET259 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal NET296 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal NET340 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal NET614 ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS494 ~std_logic_vector{3~downto~0}~1328 0 123 (_architecture (_uni ))))
    (_signal (_internal BUS502 ~std_logic_vector{3~downto~0}~1328 0 124 (_architecture (_uni ))))
    (_signal (_internal BUS508 ~std_logic_vector{3~downto~0}~1328 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS522 ~std_logic_vector{3~downto~0}~1328 0 126 (_architecture (_uni ))))
    (_signal (_internal BUS530 ~std_logic_vector{3~downto~0}~1328 0 127 (_architecture (_uni ))))
    (_signal (_internal BUS540 ~std_logic_vector{3~downto~0}~1328 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS639 ~std_logic_vector{7~downto~0}~1330 0 129 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS647 ~std_logic_vector{9~downto~0}~1332 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal BUS670 ~std_logic_vector{8~downto~0}~1334 0 131 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000046 55 14244         1423249811952 TOP_C
(_unit VHDL (top_c 0 25 (top_c 0 38 ))
  (_version v32)
  (_time 1423249811949 2015.02.06 14:10:11)
  (_source (\./compile/TOP_C.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1423205246603)
    (_use )
  )
  (_component
    (div_frec
      (_object
        (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
      )
    )
    (gen_img
      (_object
        (_port (_internal Pix_Ver ~std_logic_vector{8~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal Pix_hor ~std_logic_vector{9~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal color ~std_logic_vector{7~downto~0}~13 0 88 (_entity (_in ))))
        (_port (_internal data1 ~std_logic_vector{3~downto~0}~136 0 89 (_entity (_in ))))
        (_port (_internal data2 ~std_logic_vector{3~downto~0}~138 0 90 (_entity (_in ))))
        (_port (_internal data3 ~std_logic_vector{3~downto~0}~1310 0 91 (_entity (_in ))))
        (_port (_internal data4 ~std_logic_vector{3~downto~0}~1312 0 92 (_entity (_in ))))
        (_port (_internal data5 ~std_logic_vector{3~downto~0}~1314 0 93 (_entity (_in ))))
        (_port (_internal data6 ~std_logic_vector{3~downto~0}~1316 0 94 (_entity (_in ))))
        (_port (_internal RGB_sal ~std_logic_vector{7~downto~0}~1318 0 95 (_entity (_out ))))
      )
    )
    (vga
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal PIXEL_RGB ~std_logic_vector{7~downto~0}~1320 0 101 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal HSYNC ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal PIXEL_H ~std_logic_vector{9~downto~0}~1322 0 104 (_entity (_out ))))
        (_port (_internal PIXEL_V ~std_logic_vector{8~downto~0}~1324 0 105 (_entity (_out ))))
        (_port (_internal RGB ~std_logic_vector{7~downto~0}~1326 0 106 (_entity (_out ))))
        (_port (_internal VSYNC ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
        (_port (_internal V_Area ~extieee.std_logic_1164.std_logic 0 108 (_entity (_out ))))
      )
    )
    (cnt_0_9
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
    (cnt_0_5
      (_object
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal data ~std_logic_vector{3~downto~0}~13 0 48 (_entity (_out ))))
      )
    )
    (DF_VGA
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CLK_25MHZ ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
      )
    )
    (filtro
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal start ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal cc ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 137 (_component div_frec )
    (_port
      ((clk50)(clk50))
      ((rst)(rst))
      ((clk)(NET296))
    )
    (_use (_entity . div_frec)
    )
  )
  (_instantiation U10 0 144 (_component gen_img )
    (_port
      ((Pix_Ver)(BUS670))
      ((Pix_hor)(BUS647))
      ((V_Area)(NET614))
      ((color)(color))
      ((data1)(BUS494))
      ((data2)(BUS502))
      ((data3)(BUS508))
      ((data4)(BUS522))
      ((data5)(BUS530))
      ((data6)(BUS540))
      ((RGB_sal)(BUS639))
    )
    (_use (_entity . gen_img)
      (_port
        ((V_Area)(V_Area))
        ((color)(color))
        ((Pix_hor)(Pix_hor))
        ((Pix_Ver)(Pix_Ver))
        ((RGB_sal)(RGB_sal))
        ((data1)(data1))
        ((data2)(data2))
        ((data3)(data3))
        ((data4)(data4))
        ((data5)(data5))
        ((data6)(data6))
      )
    )
  )
  (_instantiation U11 0 159 (_component vga )
    (_port
      ((clk)(NET340))
      ((PIXEL_RGB)(BUS639))
      ((rst)(rst))
      ((HSYNC)(HS))
      ((PIXEL_H)(BUS647))
      ((PIXEL_V)(BUS670))
      ((RGB)(RGB))
      ((VSYNC)(VS))
      ((V_Area)(NET614))
    )
    (_use (_entity . vga)
      (_port
        ((CLK)(clk))
        ((RST)(rst))
        ((PIXEL_RGB)(PIXEL_RGB))
        ((HSYNC)(HSYNC))
        ((VSYNC)(VSYNC))
        ((RGB)(RGB))
        ((PIXEL_H)(PIXEL_H))
        ((PIXEL_V)(PIXEL_V))
        ((V_AREA)(V_Area))
      )
    )
  )
  (_instantiation U2 0 172 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET296))
      ((rst)(rst))
      ((carry)(NET203))
      ((data)(BUS494))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U3 0 181 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET203))
      ((rst)(rst))
      ((carry)(NET223))
      ((data)(BUS502))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U4 0 190 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET223))
      ((rst)(rst))
      ((carry)(NET235))
      ((data)(BUS508))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U5 0 199 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET235))
      ((rst)(rst))
      ((carry)(NET247))
      ((data)(BUS522))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U6 0 208 (_component cnt_0_9 )
    (_port
      ((cc)(NET220))
      ((clk)(NET247))
      ((rst)(rst))
      ((carry)(NET259))
      ((data)(BUS530))
    )
    (_use (_entity . cnt_0_9)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U7 0 217 (_component cnt_0_5 )
    (_port
      ((cc)(NET220))
      ((clk)(NET259))
      ((rst)(rst))
      ((data)(BUS540))
    )
    (_use (_entity . cnt_0_5)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((cc)(cc))
        ((carry)(carry))
        ((data)(data))
      )
    )
  )
  (_instantiation U8 0 225 (_component DF_VGA )
    (_port
      ((clk)(clk50))
      ((rst)(rst))
      ((CLK_25MHZ)(NET340))
    )
    (_use (_entity . df_vga)
    )
  )
  (_instantiation U9 0 232 (_component filtro )
    (_port
      ((clk)(clk50))
      ((pause)(pause))
      ((rst)(rst))
      ((start)(start))
      ((cc)(NET220))
    )
    (_use (_entity . filtro)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((start)(start))
        ((pause)(pause))
        ((cc)(cc))
      )
    )
  )
  (_object
    (_port (_internal clk50 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal pause ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal start ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal color ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal HS ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal VS ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal RGB ~std_logic_vector{7~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1322 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal NET203 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal NET220 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal NET223 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal NET235 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal NET247 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal NET259 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal NET296 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal NET340 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal NET614 ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS494 ~std_logic_vector{3~downto~0}~1328 0 123 (_architecture (_uni ))))
    (_signal (_internal BUS502 ~std_logic_vector{3~downto~0}~1328 0 124 (_architecture (_uni ))))
    (_signal (_internal BUS508 ~std_logic_vector{3~downto~0}~1328 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS522 ~std_logic_vector{3~downto~0}~1328 0 126 (_architecture (_uni ))))
    (_signal (_internal BUS530 ~std_logic_vector{3~downto~0}~1328 0 127 (_architecture (_uni ))))
    (_signal (_internal BUS540 ~std_logic_vector{3~downto~0}~1328 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS639 ~std_logic_vector{7~downto~0}~1330 0 129 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS647 ~std_logic_vector{9~downto~0}~1332 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal BUS670 ~std_logic_vector{8~downto~0}~1334 0 131 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
