##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for RS485_IntClock
		4.3::Critical Path Report for SPIM_IntClock
		4.4::Critical Path Report for Wemos_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. RS485_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Wemos_IntClock:R)
		5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.5::Critical Path Report for (RS485_IntClock:R vs. RS485_IntClock:R)
		5.6::Critical Path Report for (Wemos_IntClock:R vs. Wemos_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 1.33 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 1.33 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 51.30 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: RS485_IntClock               | Frequency: 53.07 MHz  | Target: 0.08 MHz    | 
Clock: SPIM_IntClock                | Frequency: 72.43 MHz  | Target: 2.00 MHz    | 
Clock: Wemos_IntClock               | Frequency: 67.25 MHz  | Target: 0.08 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       CyBUS_CLK       41666.7          22172       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       RS485_IntClock  41666.7          25655       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       Wemos_IntClock  41666.7          26798       N/A              N/A         N/A              N/A         N/A              N/A         
RS485_IntClock  RS485_IntClock  1.30417e+007     13022824    N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock   SPIM_IntClock   500000           486193      N/A              N/A         N/A              N/A         N/A              N/A         
Wemos_IntClock  Wemos_IntClock  1.30417e+007     13027953    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
MISO(0)_PAD  17285         SPIM_IntClock:R   


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
MOSI(0)_PAD      23343         SPIM_IntClock:R   
SCLK(0)_PAD      22848         SPIM_IntClock:R   
Tx(0)_PAD        32320         RS485_IntClock:R  
Wemos_Tx(0)_PAD  29774         Wemos_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 51.30 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 22172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16535
-------------------------------------   ----- 
End-of-path arrival time (ps)           16535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4175   8325  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  11915  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  11915  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    2310  14225  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  14225  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    2310  16535  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  16535  22172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for RS485_IntClock
********************************************
Clock: RS485_IntClock
Frequency: 53.07 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022824p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4330
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14512
-------------------------------------   ----- 
End-of-path arrival time (ps)           14512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q                      macrocell43      875    875  13022824  RISE       1
\RS485:BUART:counter_load_not\/main_3           macrocell10     6797   7672  13022824  RISE       1
\RS485:BUART:counter_load_not\/q                macrocell10     2345  10017  13022824  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4495  14512  13022824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 72.43 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486193p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2000
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11807
-------------------------------------   ----- 
End-of-path arrival time (ps)           11807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell       1360   1360  486193  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell18      3979   5339  486193  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell18      2345   7684  486193  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell11   4123  11807  486193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Wemos_IntClock
********************************************
Clock: Wemos_IntClock
Frequency: 67.25 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12439
-------------------------------------   ----- 
End-of-path arrival time (ps)           12439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                           iocell17        1271   1271  26798  RISE       1
\Wemos:BUART:rx_postpoll\/main_0         macrocell6      6531   7802  26798  RISE       1
\Wemos:BUART:rx_postpoll\/q              macrocell6      2345  10147  26798  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  12439  26798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 22172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16535
-------------------------------------   ----- 
End-of-path arrival time (ps)           16535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4175   8325  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  11915  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  11915  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    2310  14225  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  14225  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    2310  16535  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  16535  22172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. RS485_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25655p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13582
-------------------------------------   ----- 
End-of-path arrival time (ps)           13582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell4         1406   1406  25655  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell14     7538   8944  25655  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell14     2345  11289  25655  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2293  13582  25655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Wemos_IntClock:R)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12439
-------------------------------------   ----- 
End-of-path arrival time (ps)           12439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                           iocell17        1271   1271  26798  RISE       1
\Wemos:BUART:rx_postpoll\/main_0         macrocell6      6531   7802  26798  RISE       1
\Wemos:BUART:rx_postpoll\/q              macrocell6      2345  10147  26798  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  12439  26798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486193p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2000
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11807
-------------------------------------   ----- 
End-of-path arrival time (ps)           11807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell       1360   1360  486193  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell18      3979   5339  486193  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell18      2345   7684  486193  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell11   4123  11807  486193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1


5.5::Critical Path Report for (RS485_IntClock:R vs. RS485_IntClock:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022824p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4330
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14512
-------------------------------------   ----- 
End-of-path arrival time (ps)           14512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q                      macrocell43      875    875  13022824  RISE       1
\RS485:BUART:counter_load_not\/main_3           macrocell10     6797   7672  13022824  RISE       1
\RS485:BUART:counter_load_not\/q                macrocell10     2345  10017  13022824  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4495  14512  13022824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (Wemos_IntClock:R vs. Wemos_IntClock:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13027953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4330
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037337

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9383
-------------------------------------   ---- 
End-of-path arrival time (ps)           9383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q                      macrocell25      875    875  13027953  RISE       1
\Wemos:BUART:counter_load_not\/main_0           macrocell2      3863   4738  13027953  RISE       1
\Wemos:BUART:counter_load_not\/q                macrocell2      2345   7083  13027953  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2300   9383  13027953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 22172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16535
-------------------------------------   ----- 
End-of-path arrival time (ps)           16535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4175   8325  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  11915  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  11915  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    2310  14225  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  14225  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    2310  16535  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  16535  22172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 24482p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14225
-------------------------------------   ----- 
End-of-path arrival time (ps)           14225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4175   8325  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  11915  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  11915  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    2310  14225  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  14225  24482  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25655p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13582
-------------------------------------   ----- 
End-of-path arrival time (ps)           13582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell4         1406   1406  25655  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell14     7538   8944  25655  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell14     2345  11289  25655  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2293  13582  25655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11915
-------------------------------------   ----- 
End-of-path arrival time (ps)           11915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4175   8325  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    3590  11915  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  11915  26792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12439
-------------------------------------   ----- 
End-of-path arrival time (ps)           12439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                           iocell17        1271   1271  26798  RISE       1
\Wemos:BUART:rx_postpoll\/main_0         macrocell6      6531   7802  26798  RISE       1
\Wemos:BUART:rx_postpoll\/q              macrocell6      2345  10147  26798  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  12439  26798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Rx_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13024
-------------------------------------   ----- 
End-of-path arrival time (ps)           13024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:status_tc\/main_1         macrocell17      4204   8354  28293  RISE       1
\Rx_Timer:TimerUDB:status_tc\/q              macrocell17      2345  10699  28293  RISE       1
\Rx_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2326  13024  28293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 29099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell8    4178   8328  29099  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 29102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    4175   8325  29102  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q             macrocell58      875    875  24406  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1  datapathcell9   6392   7267  30159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30160p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q             macrocell58       875    875  24406  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1  datapathcell10   6392   7267  30160  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell9    2584   6734  30693  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6730
-------------------------------------   ---- 
End-of-path arrival time (ps)           6730
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell10   2580   6730  30697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell10      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 30849p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_3      macrocell58      4211   8361  30849  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_673/main_1
Capture Clock  : Net_673/clock_0
Path slack     : 30856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8354
-------------------------------------   ---- 
End-of-path arrival time (ps)           8354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   1920   4150  22172  RISE       1
Net_673/main_1                               macrocell57      4204   8354  30856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_673/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Rx_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Rx_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 30860p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8349
-------------------------------------   ---- 
End-of-path arrival time (ps)           8349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     530    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    530  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8     850   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1380  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9     850   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   2230  22172  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   1920   4150  22172  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/main_2      macrocell59      4199   8349  30860  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q             macrocell58      875    875  24406  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1  datapathcell8   5217   6092  31335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q             macrocell58      875    875  24406  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell7   5216   6091  31336  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_status_3\/main_0
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 31408p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                    iocell17      1271   1271  26798  RISE       1
\Wemos:BUART:rx_status_3\/main_0  macrocell38   6531   7802  31408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 31612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q       macrocell58    875    875  24406  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_1  macrocell58   6723   7598  31612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:pollcount_0\/main_0
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 31798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7412
-------------------------------------   ---- 
End-of-path arrival time (ps)           7412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                          iocell4       1406   1406  25655  RISE       1
\RS485:BUART:pollcount_0\/main_0  macrocell53   6006   7412  31798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_status_3\/main_0
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 31798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7412
-------------------------------------   ---- 
End-of-path arrival time (ps)           7412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                          iocell4       1406   1406  25655  RISE       1
\RS485:BUART:rx_status_3\/main_0  macrocell54   6006   7412  31798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_last\/main_0
Capture Clock  : \RS485:BUART:rx_last\/clock_0
Path slack     : 31798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7412
-------------------------------------   ---- 
End-of-path arrival time (ps)           7412
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                      iocell4       1406   1406  25655  RISE       1
\RS485:BUART:rx_last\/main_0  macrocell55   6006   7412  31798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_last\/clock_0                              macrocell55         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 32290p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6919
-------------------------------------   ---- 
End-of-path arrival time (ps)           6919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb   iocell17      1271   1271  26798  RISE       1
MODIN1_1/main_0  macrocell36   5648   6919  32290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32290p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6919
-------------------------------------   ---- 
End-of-path arrival time (ps)           6919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb   iocell17      1271   1271  26798  RISE       1
MODIN1_0/main_0  macrocell37   5648   6919  32290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_state_0\/main_0
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 32326p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                   iocell17      1271   1271  26798  RISE       1
\Wemos:BUART:rx_state_0\/main_0  macrocell30   5612   6883  32326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_state_2\/main_0
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 32326p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                   iocell17      1271   1271  26798  RISE       1
\Wemos:BUART:rx_state_2\/main_0  macrocell33   5612   6883  32326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_last\/main_0
Capture Clock  : \Wemos:BUART:rx_last\/clock_0
Path slack     : 32326p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                iocell17      1271   1271  26798  RISE       1
\Wemos:BUART:rx_last\/main_0  macrocell39   5612   6883  32326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_last\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_state_0\/main_0
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 32647p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell4       1406   1406  25655  RISE       1
\RS485:BUART:rx_state_0\/main_0  macrocell46   5157   6563  32647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_state_2\/main_0
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 32647p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell4       1406   1406  25655  RISE       1
\RS485:BUART:rx_state_2\/main_0  macrocell49   5157   6563  32647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:pollcount_1\/main_0
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 32661p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                          iocell4       1406   1406  25655  RISE       1
\RS485:BUART:pollcount_1\/main_0  macrocell52   5143   6549  32661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:timer_enable\/q
Path End       : \Rx_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Rx_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 34305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:timer_enable\/q       macrocell58    875    875  24406  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/main_0  macrocell59   4029   4904  34305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:run_mode\/q
Path End       : \Rx_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Rx_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 35264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:run_mode\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:run_mode\/q           macrocell56    875    875  32827  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/main_1  macrocell59   3071   3946  35264  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:run_mode\/q
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 35268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:run_mode\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:run_mode\/q           macrocell56    875    875  32827  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_2  macrocell58   3066   3941  35268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:run_mode\/q
Path End       : Net_673/main_0
Capture Clock  : Net_673/clock_0
Path slack     : 35391p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3819
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:run_mode\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:run_mode\/q  macrocell56    875    875  32827  RISE       1
Net_673/main_0                  macrocell57   2944   3819  35391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_673/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 35713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    847    847  35713  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_0                 macrocell58    2650   3497  35713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Rx_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Rx_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 35727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    847    847  35713  RISE       1
\Rx_Timer:TimerUDB:run_mode\/main_0                     macrocell56    2635   3482  35727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:run_mode\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:trig_disable\/q
Path End       : \Rx_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Rx_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 35751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:trig_disable\/q       macrocell59    875    875  35751  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/main_4  macrocell58   2584   3459  35751  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:timer_enable\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Rx_Timer:TimerUDB:trig_disable\/q
Path End       : \Rx_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Rx_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 35754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3456
-------------------------------------   ---- 
End-of-path arrival time (ps)           3456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Rx_Timer:TimerUDB:trig_disable\/q       macrocell59    875    875  35751  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/main_3  macrocell59   2581   3456  35754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Rx_Timer:TimerUDB:trig_disable\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486193p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2000
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11807
-------------------------------------   ----- 
End-of-path arrival time (ps)           11807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell       1360   1360  486193  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell18      3979   5339  486193  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell18      2345   7684  486193  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell11   4123  11807  486193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 486319p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -350
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13331
-------------------------------------   ----- 
End-of-path arrival time (ps)           13331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell     1360   1360  486193  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell18    3979   5339  486193  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell18    2345   7684  486193  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell6   5648  13331  486319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell6        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_682/main_2
Capture Clock  : Net_682/clock_0
Path slack     : 486609p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10934
-------------------------------------   ----- 
End-of-path arrival time (ps)           10934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell63    875    875  486609  RISE       1
Net_682/main_2          macrocell64  10059  10934  486609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 486609p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10934
-------------------------------------   ----- 
End-of-path arrival time (ps)           10934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell63    875    875  486609  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell65  10059  10934  486609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 486695p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -350
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12955
-------------------------------------   ----- 
End-of-path arrival time (ps)           12955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell11   2510   2510  486695  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell21      5794   8304  486695  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell21      2345  10649  486695  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell7     2306  12955  486695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_680/main_3
Capture Clock  : Net_680/clock_0
Path slack     : 487519p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10024
-------------------------------------   ----- 
End-of-path arrival time (ps)           10024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell63    875    875  486609  RISE       1
Net_680/main_3          macrocell60   9149  10024  487519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 487523p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10020
-------------------------------------   ----- 
End-of-path arrival time (ps)           10020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell63    875    875  486609  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell66   9145  10020  487523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 488027p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell61    875    875  488027  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell61   8641   9516  488027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 488027p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell61    875    875  488027  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell62   8641   9516  488027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_682/main_0
Capture Clock  : Net_682/clock_0
Path slack     : 488031p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell61    875    875  488027  RISE       1
Net_682/main_0          macrocell64   8637   9512  488031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488031p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell61    875    875  488027  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell65   8637   9512  488031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488165p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -5940
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             494060

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell63       875    875  486609  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell11   5020   5895  488165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_680/main_1
Capture Clock  : Net_680/clock_0
Path slack     : 489064p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8479
-------------------------------------   ---- 
End-of-path arrival time (ps)           8479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell61    875    875  488027  RISE       1
Net_680/main_1          macrocell60   7604   8479  489064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 489080p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -350
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10570
-------------------------------------   ----- 
End-of-path arrival time (ps)           10570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell63     875    875  486609  RISE       1
\SPIM:BSPIM:tx_status_0\/main_2  macrocell19    5038   5913  489080  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell19    2345   8258  489080  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell6   2312  10570  489080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell6        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489207p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8336
-------------------------------------   ---- 
End-of-path arrival time (ps)           8336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   2510   2510  489207  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell63      5826   8336  489207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_681/main_2
Capture Clock  : Net_681/clock_0
Path slack     : 489251p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell63    875    875  486609  RISE       1
Net_681/main_2          macrocell23   7417   8292  489251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_681/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489426p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -5940
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             494060

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell62       875    875  489426  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell11   3759   4634  489426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489774p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7769
-------------------------------------   ---- 
End-of-path arrival time (ps)           7769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   2510   2510  489207  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell61      5259   7769  489774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489774p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7769
-------------------------------------   ---- 
End-of-path arrival time (ps)           7769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   2510   2510  489207  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell62      5259   7769  489774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 490071p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -5940
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             494060

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell61       875    875  488027  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell11   3114   3989  490071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_681/main_0
Capture Clock  : Net_681/clock_0
Path slack     : 490402p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell61    875    875  488027  RISE       1
Net_681/main_0          macrocell23   6266   7141  490402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_681/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490412p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486193  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell65   5771   7131  490412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 490418p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell61    875    875  488027  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell66   6250   7125  490418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490419p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486193  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell61   5764   7124  490419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490419p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486193  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell62   5764   7124  490419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490443p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7100
-------------------------------------   ---- 
End-of-path arrival time (ps)           7100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486193  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell63   5740   7100  490443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490530p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  487051  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell65   5653   7013  490530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490648p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  486609  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell65   5535   6895  490648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  486609  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell61   5533   6893  490650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  486609  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell62   5533   6893  490650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  486609  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell63   5512   6872  490671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_680/main_4
Capture Clock  : Net_680/clock_0
Path slack     : 490865p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell11      0      0  RISE       1

Data path
pin name                        model name      delay     AT   slack  edge  Fanout
------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell11   3750   3750  490865  RISE       1
Net_680/main_4                  macrocell60      2928   6678  490865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491098p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  487051  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell61   5085   6445  491098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491098p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  487051  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell62   5085   6445  491098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491538p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  487051  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell63   4645   6005  491538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491630p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell63    875    875  486609  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell63   5038   5913  491630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491657p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486576  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell61   4526   5886  491657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491657p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486576  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell62   4526   5886  491657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491658p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486193  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell66   4525   5885  491658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491660p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486576  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell65   4523   5883  491660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491705p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486576  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell63   4478   5838  491705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_681/main_1
Capture Clock  : Net_681/clock_0
Path slack     : 491819p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell62    875    875  489426  RISE       1
Net_681/main_1          macrocell23   4849   5724  491819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_681/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491831p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell62    875    875  489426  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell66   4837   5712  491831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491841p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  487202  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell65   4342   5702  491841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  487202  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell61   4339   5699  491844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  487202  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell62   4339   5699  491844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  487202  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell63   4322   5682  491861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_680/main_2
Capture Clock  : Net_680/clock_0
Path slack     : 492027p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell62    875    875  489426  RISE       1
Net_680/main_2          macrocell60   4641   5516  492027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 492584p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486576  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell66   3599   4959  492584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 492619p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  486609  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell66   3564   4924  492619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_682/main_1
Capture Clock  : Net_682/clock_0
Path slack     : 492893p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell62    875    875  489426  RISE       1
Net_682/main_1          macrocell64   3775   4650  492893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492893p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell62    875    875  489426  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell65   3775   4650  492893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492896p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell62    875    875  489426  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell61   3772   4647  492896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492896p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell62    875    875  489426  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell62   3772   4647  492896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492897p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell63    875    875  486609  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell61   3771   4646  492897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492897p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell63    875    875  486609  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell62   3771   4646  492897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_680/q
Path End       : Net_680/main_0
Capture Clock  : Net_680/clock_0
Path slack     : 492898p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell60         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_680/q       macrocell60    875    875  492898  RISE       1
Net_680/main_0  macrocell60   3770   4645  492898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 492942p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell62    875    875  489426  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell63   3726   4601  492942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 493033p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell61         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell61    875    875  488027  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell63   3635   4510  493033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell63         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 493049p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  487202  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell66   3134   4494  493049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 493226p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  487051  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell66   2957   4317  493226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 493686p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2840
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497160

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell66    875    875  493686  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    2599   3474  493686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 494081p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3462
-------------------------------------   ---- 
End-of-path arrival time (ps)           3462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell66    875    875  493686  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell66   2587   3462  494081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 494358p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell65    875    875  494358  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell65   2310   3185  494358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_682/q
Path End       : Net_682/main_3
Capture Clock  : Net_682/clock_0
Path slack     : 494378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell64         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_682/q       macrocell64    875    875  494378  RISE       1
Net_682/main_3  macrocell64   2290   3165  494378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022824p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4330
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14512
-------------------------------------   ----- 
End-of-path arrival time (ps)           14512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q                      macrocell43      875    875  13022824  RISE       1
\RS485:BUART:counter_load_not\/main_3           macrocell10     6797   7672  13022824  RISE       1
\RS485:BUART:counter_load_not\/q                macrocell10     2345  10017  13022824  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4495  14512  13022824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \RS485:BUART:sRX:RxSts\/clock
Path slack     : 13024726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16591
-------------------------------------   ----- 
End-of-path arrival time (ps)           16591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  13024726  RISE       1
\RS485:BUART:rx_status_4\/main_1                 macrocell15     6218   8728  13024726  RISE       1
\RS485:BUART:rx_status_4\/q                      macrocell15     2345  11073  13024726  RISE       1
\RS485:BUART:sRX:RxSts\/status_4                 statusicell4    5518  16591  13024726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026749p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q     macrocell45    875    875  13026749  RISE       1
\RS485:BUART:rx_counter_load\/main_0  macrocell13   5677   6552  13026749  RISE       1
\RS485:BUART:rx_counter_load\/q       macrocell13   2345   8897  13026749  RISE       1
\RS485:BUART:sRX:RxBitCounter\/load   count7cell    2261  11158  13026749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13027953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4330
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037337

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9383
-------------------------------------   ---- 
End-of-path arrival time (ps)           9383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q                      macrocell25      875    875  13027953  RISE       1
\Wemos:BUART:counter_load_not\/main_0           macrocell2      3863   4738  13027953  RISE       1
\Wemos:BUART:counter_load_not\/q                macrocell2      2345   7083  13027953  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2300   9383  13027953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Wemos:BUART:sRX:RxBitCounter\/clock
Path slack     : 13028718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q            macrocell32    875    875  13028718  RISE       1
\Wemos:BUART:rx_counter_load\/main_2  macrocell5    3653   4528  13028718  RISE       1
\Wemos:BUART:rx_counter_load\/q       macrocell5    2345   6873  13028718  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/load   count7cell    2315   9189  13028718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028923p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q                macrocell46      875    875  13028477  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   7658   8533  13028923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \RS485:BUART:sTX:TxSts\/clock
Path slack     : 13028955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12362
-------------------------------------   ----- 
End-of-path arrival time (ps)           12362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q        macrocell43     875    875  13022824  RISE       1
\RS485:BUART:tx_status_0\/main_4  macrocell11    6818   7693  13028955  RISE       1
\RS485:BUART:tx_status_0\/q       macrocell11    2345  10038  13028955  RISE       1
\RS485:BUART:sTX:TxSts\/status_0  statusicell3   2324  12362  13028955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029619p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q         macrocell45      875    875  13026749  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6963   7838  13029619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_load_fifo\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029634p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_load_fifo\/q            macrocell47      875    875  13027679  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   8968   9843  13029634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029814p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q          macrocell50      875    875  13029814  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   6767   7642  13029814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Wemos:BUART:sTX:TxSts\/status_0
Capture Clock  : \Wemos:BUART:sTX:TxSts\/clock
Path slack     : 13030352p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  13030352  RISE       1
\Wemos:BUART:tx_status_0\/main_3                 macrocell3      3780   6290  13030352  RISE       1
\Wemos:BUART:tx_status_0\/q                      macrocell3      2345   8635  13030352  RISE       1
\Wemos:BUART:sTX:TxSts\/status_0                 statusicell1    2330  10965  13030352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_2\/main_0
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13030885p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell41    875    875  13025015  RISE       1
\RS485:BUART:tx_state_2\/main_0  macrocell43   7450   8325  13030885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13030885p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q      macrocell41    875    875  13025015  RISE       1
\RS485:BUART:tx_bitclk\/main_0  macrocell44   7450   8325  13030885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031152p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q         macrocell29      875    875  13028747  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5429   6304  13031152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_1\/main_5
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13031160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8050
-------------------------------------   ---- 
End-of-path arrival time (ps)           8050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell44    875    875  13031160  RISE       1
\RS485:BUART:tx_state_1\/main_5  macrocell41   7175   8050  13031160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_0\/main_5
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13031160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8050
-------------------------------------   ---- 
End-of-path arrival time (ps)           8050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell44    875    875  13031160  RISE       1
\RS485:BUART:tx_state_0\/main_5  macrocell42   7175   8050  13031160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:txn\/main_6
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13031221p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q  macrocell44    875    875  13031160  RISE       1
\RS485:BUART:txn\/main_6   macrocell40   7114   7989  13031221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_2\/main_1
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13031234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell42    875    875  13025255  RISE       1
\RS485:BUART:tx_state_2\/main_1  macrocell43   7101   7976  13031234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13031234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q      macrocell42    875    875  13025255  RISE       1
\RS485:BUART:tx_bitclk\/main_1  macrocell44   7101   7976  13031234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031237p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13026010  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   6090   6220  13031237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_2\/main_2
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13031401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13026010  RISE       1
\RS485:BUART:tx_state_2\/main_2               macrocell43     7679   7809  13031401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13031401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13026010  RISE       1
\RS485:BUART:tx_bitclk\/main_2                macrocell44     7679   7809  13031401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:tx_state_2\/main_4
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13031493p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7717
-------------------------------------   ---- 
End-of-path arrival time (ps)           7717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    130    130  13031493  RISE       1
\RS485:BUART:tx_state_2\/main_4               macrocell43     7587   7717  13031493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_1\/main_3
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13031517p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7693
-------------------------------------   ---- 
End-of-path arrival time (ps)           7693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell43    875    875  13022824  RISE       1
\RS485:BUART:tx_state_1\/main_3  macrocell41   6818   7693  13031517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_0\/main_4
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13031517p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7693
-------------------------------------   ---- 
End-of-path arrival time (ps)           7693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell43    875    875  13022824  RISE       1
\RS485:BUART:tx_state_0\/main_4  macrocell42   6818   7693  13031517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:txn\/main_4
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13031537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7672
-------------------------------------   ---- 
End-of-path arrival time (ps)           7672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q  macrocell43    875    875  13022824  RISE       1
\RS485:BUART:txn\/main_4    macrocell40   6797   7672  13031537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:rx_state_0\/main_10
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13031619p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell53    875    875  13026149  RISE       1
\RS485:BUART:rx_state_0\/main_10  macrocell46   6715   7590  13031619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:txn\/main_5
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13031672p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    130    130  13031493  RISE       1
\RS485:BUART:txn\/main_5                      macrocell40     7407   7537  13031672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q          macrocell34      875    875  13031785  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4796   5671  13031785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q                macrocell30      875    875  13029603  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4770   5645  13031811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Wemos:BUART:sRX:RxSts\/status_4
Capture Clock  : \Wemos:BUART:sRX:RxSts\/clock
Path slack     : 13031833p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9484
-------------------------------------   ---- 
End-of-path arrival time (ps)           9484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   2510   2510  13031833  RISE       1
\Wemos:BUART:rx_status_4\/main_1                 macrocell7      2309   4819  13031833  RISE       1
\Wemos:BUART:rx_status_4\/q                      macrocell7      2345   7164  13031833  RISE       1
\Wemos:BUART:sRX:RxSts\/status_4                 statusicell2    2320   9484  13031833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_3\/main_0
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13032135p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell45    875    875  13026749  RISE       1
\RS485:BUART:rx_state_3\/main_0    macrocell48   6200   7075  13032135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:pollcount_1\/main_4
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 13032153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7057
-------------------------------------   ---- 
End-of-path arrival time (ps)           7057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell53    875    875  13026149  RISE       1
\RS485:BUART:pollcount_1\/main_4  macrocell52   6182   7057  13032153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q                macrocell42      875    875  13025255  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4367   5242  13032215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:tx_state_1\/main_4
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13032227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    130    130  13031493  RISE       1
\RS485:BUART:tx_state_1\/main_4               macrocell41     6852   6982  13032227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032236p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell37    875    875  13029206  RISE       1
MODIN1_1/main_4  macrocell36   6098   6973  13032236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13032236p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell37    875    875  13029206  RISE       1
MODIN1_0/main_3  macrocell37   6098   6973  13032236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:pollcount_0\/main_3
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 13032380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell53    875    875  13026149  RISE       1
\RS485:BUART:pollcount_0\/main_3  macrocell53   5955   6830  13032380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:rx_status_3\/main_7
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13032380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell53    875    875  13026149  RISE       1
\RS485:BUART:rx_status_3\/main_7  macrocell54   5955   6830  13032380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_0\/main_1
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13032658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell45    875    875  13026749  RISE       1
\RS485:BUART:rx_state_0\/main_1    macrocell46   5677   6552  13032658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_2\/main_1
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13032658p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell45    875    875  13026749  RISE       1
\RS485:BUART:rx_state_2\/main_1    macrocell49   5677   6552  13032658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032823p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q                macrocell41      875    875  13025015  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3758   4633  13032823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032886p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6323
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q        macrocell29    875    875  13028747  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_0  macrocell35   5448   6323  13032886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Wemos:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032891p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q                macrocell26      875    875  13029218  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3690   4565  13032891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_0
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13032894p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  13028747  RISE       1
\Wemos:BUART:rx_load_fifo\/main_0  macrocell31   5441   6316  13032894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_3\/main_0
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13032894p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  13028747  RISE       1
\Wemos:BUART:rx_state_3\/main_0    macrocell32   5441   6316  13032894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_status_3\/main_1
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13032894p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  13028747  RISE       1
\Wemos:BUART:rx_status_3\/main_1   macrocell38   5441   6316  13032894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_status_3\/main_5
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13032936p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q        macrocell49    875    875  13029432  RISE       1
\RS485:BUART:rx_status_3\/main_5  macrocell54   5399   6274  13032936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032996p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q               macrocell30    875    875  13029603  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_1  macrocell35   5339   6214  13032996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:tx_state_0\/main_3
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13033073p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  13030511  RISE       1
\RS485:BUART:tx_state_0\/main_3                  macrocell42     3627   6137  13033073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13033076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell45    875    875  13026749  RISE       1
\RS485:BUART:rx_load_fifo\/main_0  macrocell47   5259   6134  13033076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_bitclk\/main_2
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13033158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13029648  RISE       1
\Wemos:BUART:tx_bitclk\/main_2                macrocell28     5921   6051  13033158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:txn\/main_1
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13033185p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q  macrocell25    875    875  13027953  RISE       1
\Wemos:BUART:txn\/main_1    macrocell24   5150   6025  13033185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell24         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_bitclk\/main_0
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13033185p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q      macrocell25    875    875  13027953  RISE       1
\Wemos:BUART:tx_bitclk\/main_0  macrocell28   5150   6025  13033185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:pollcount_0\/main_2
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 13033214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13033214  RISE       1
\RS485:BUART:pollcount_0\/main_2        macrocell53   4635   5995  13033214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Wemos:BUART:txn\/main_3
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  13033246  RISE       1
\Wemos:BUART:txn\/main_3                macrocell24     2903   5963  13033246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell24         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13033276  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_0   macrocell50   4574   5934  13033276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033300p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q               macrocell46    875    875  13028477  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_1  macrocell51   5035   5910  13033300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_status_3\/main_2
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13033318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q        macrocell46    875    875  13028477  RISE       1
\RS485:BUART:rx_status_3\/main_2  macrocell54   5016   5891  13033318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q   macrocell50    875    875  13029814  RISE       1
\RS485:BUART:rx_load_fifo\/main_2  macrocell47   4912   5787  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033491p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q               macrocell49    875    875  13029432  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_3  macrocell51   4844   5719  13033491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Wemos:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13033512p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13029648  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3815   3945  13033512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:txn\/main_2
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13033576p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q  macrocell26    875    875  13029218  RISE       1
\Wemos:BUART:txn\/main_2    macrocell24   4759   5634  13033576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell24         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_bitclk\/main_1
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13033576p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q      macrocell26    875    875  13029218  RISE       1
\Wemos:BUART:tx_bitclk\/main_1  macrocell28   4759   5634  13033576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Wemos:BUART:rx_state_0\/main_7
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13033660p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                       macrocell37    875    875  13029206  RISE       1
\Wemos:BUART:rx_state_0\/main_7  macrocell30   4675   5550  13033660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_1\/main_0
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13033709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell41    875    875  13025015  RISE       1
\RS485:BUART:tx_state_1\/main_0  macrocell41   4626   5501  13033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_0\/main_0
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13033709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell41    875    875  13025015  RISE       1
\RS485:BUART:tx_state_0\/main_0  macrocell42   4626   5501  13033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:txn\/main_1
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q  macrocell41    875    875  13025015  RISE       1
\RS485:BUART:txn\/main_1    macrocell40   4607   5482  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033768p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13033214  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_1   macrocell50   4082   5442  13033768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Wemos:BUART:tx_state_0\/main_3
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13033770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  13030352  RISE       1
\Wemos:BUART:tx_state_0\/main_3                  macrocell26     2930   5440  13033770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Wemos:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13033794p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q                macrocell25      875    875  13027953  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   2788   3663  13033794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_0\/main_3
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13033804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell50    875    875  13029814  RISE       1
\RS485:BUART:rx_state_0\/main_3   macrocell46   4530   5405  13033804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_2\/main_3
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13033804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell50    875    875  13029814  RISE       1
\RS485:BUART:rx_state_2\/main_3   macrocell49   4530   5405  13033804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_3\/main_2
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13033805p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell50    875    875  13029814  RISE       1
\RS485:BUART:rx_state_3\/main_2   macrocell48   4530   5405  13033805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Wemos:BUART:rx_status_3\/main_7
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13033816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                        macrocell37    875    875  13029206  RISE       1
\Wemos:BUART:rx_status_3\/main_7  macrocell38   4519   5394  13033816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RS485:BUART:txn\/main_3
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13033829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  13033829  RISE       1
\RS485:BUART:txn\/main_3                macrocell40     2320   5380  13033829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:pollcount_0\/main_1
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 13033839p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13033276  RISE       1
\RS485:BUART:pollcount_0\/main_1        macrocell53   4011   5371  13033839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_1
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13033966p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q         macrocell30    875    875  13029603  RISE       1
\Wemos:BUART:rx_load_fifo\/main_1  macrocell31   4369   5244  13033966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_3\/main_1
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13033966p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q       macrocell30    875    875  13029603  RISE       1
\Wemos:BUART:rx_state_3\/main_1  macrocell32   4369   5244  13033966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_status_3\/main_2
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13033966p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q        macrocell30    875    875  13029603  RISE       1
\Wemos:BUART:rx_status_3\/main_2  macrocell38   4369   5244  13033966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:txn\/main_2
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13033968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q  macrocell42    875    875  13025255  RISE       1
\RS485:BUART:txn\/main_2    macrocell40   4367   5242  13033968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_1\/main_1
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13033973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell42    875    875  13025255  RISE       1
\RS485:BUART:tx_state_1\/main_1  macrocell41   4361   5236  13033973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_0\/main_1
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13033973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell42    875    875  13025255  RISE       1
\RS485:BUART:tx_state_0\/main_1  macrocell42   4361   5236  13033973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_1\/q
Path End       : \RS485:BUART:rx_status_3\/main_6
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_1\/q       macrocell52    875    875  13026582  RISE       1
\RS485:BUART:rx_status_3\/main_6  macrocell54   4356   5231  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_0\/main_1
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  13028747  RISE       1
\Wemos:BUART:rx_state_0\/main_1    macrocell30   4192   5067  13034142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_2\/main_1
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13034142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  13028747  RISE       1
\Wemos:BUART:rx_state_2\/main_1    macrocell33   4192   5067  13034142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:tx_state_0\/main_5
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13034202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q        macrocell28    875    875  13034202  RISE       1
\Wemos:BUART:tx_state_0\/main_5  macrocell26   4132   5007  13034202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_2
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13034213p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q   macrocell34    875    875  13031785  RISE       1
\Wemos:BUART:rx_load_fifo\/main_2  macrocell31   4122   4997  13034213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_state_3\/main_2
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13034213p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell34    875    875  13031785  RISE       1
\Wemos:BUART:rx_state_3\/main_2   macrocell32   4122   4997  13034213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_status_3\/main_3
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034213p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell34    875    875  13031785  RISE       1
\Wemos:BUART:rx_status_3\/main_3  macrocell38   4122   4997  13034213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034281p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q               macrocell48    875    875  13029450  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_2  macrocell51   4054   4929  13034281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_status_3\/main_4
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13034290p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q        macrocell48    875    875  13029450  RISE       1
\RS485:BUART:rx_status_3\/main_4  macrocell54   4045   4920  13034290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13034378p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q         macrocell46    875    875  13028477  RISE       1
\RS485:BUART:rx_load_fifo\/main_1  macrocell47   3957   4832  13034378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_0\/main_2
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13034386p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell46    875    875  13028477  RISE       1
\RS485:BUART:rx_state_0\/main_2  macrocell46   3949   4824  13034386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_2\/main_2
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13034386p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell46    875    875  13028477  RISE       1
\RS485:BUART:rx_state_2\/main_2  macrocell49   3949   4824  13034386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_load_fifo\/main_5
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13034418p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034418  RISE       1
\Wemos:BUART:rx_load_fifo\/main_5       macrocell31   3431   4791  13034418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_state_3\/main_5
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13034418p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034418  RISE       1
\Wemos:BUART:rx_state_3\/main_5         macrocell32   3431   4791  13034418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_state_0\/main_0
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13034459p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q       macrocell25    875    875  13027953  RISE       1
\Wemos:BUART:tx_state_0\/main_0  macrocell26   3876   4751  13034459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034459p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q               macrocell33    875    875  13029596  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_3  macrocell35   3876   4751  13034459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_4
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13034472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q         macrocell33    875    875  13029596  RISE       1
\Wemos:BUART:rx_load_fifo\/main_4  macrocell31   3863   4738  13034472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_3\/main_4
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13034472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q       macrocell33    875    875  13029596  RISE       1
\Wemos:BUART:rx_state_3\/main_4  macrocell32   3863   4738  13034472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_status_3\/main_5
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q        macrocell33    875    875  13029596  RISE       1
\Wemos:BUART:rx_status_3\/main_5  macrocell38   3863   4738  13034472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_2\/main_3
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13034529p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell43    875    875  13022824  RISE       1
\RS485:BUART:tx_state_2\/main_3  macrocell43   3805   4680  13034529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13034529p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4680
-------------------------------------   ---- 
End-of-path arrival time (ps)           4680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q      macrocell43    875    875  13022824  RISE       1
\RS485:BUART:tx_bitclk\/main_3  macrocell44   3805   4680  13034529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_3\/main_1
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13034558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell46    875    875  13028477  RISE       1
\RS485:BUART:rx_state_3\/main_1  macrocell48   3776   4651  13034558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034615p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q        macrocell45    875    875  13026749  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_0  macrocell51   3719   4594  13034615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_status_3\/main_1
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell45    875    875  13026749  RISE       1
\RS485:BUART:rx_status_3\/main_1   macrocell54   3718   4593  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_load_fifo\/main_7
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13034618  RISE       1
\Wemos:BUART:rx_load_fifo\/main_7       macrocell31   3232   4592  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_state_3\/main_7
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13034618  RISE       1
\Wemos:BUART:rx_state_3\/main_7         macrocell32   3232   4592  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_load_fifo\/main_6
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034618  RISE       1
\Wemos:BUART:rx_load_fifo\/main_6       macrocell31   3231   4591  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_state_3\/main_6
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034618  RISE       1
\Wemos:BUART:rx_state_3\/main_6         macrocell32   3231   4591  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_1\/main_2
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13034639p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13026010  RISE       1
\RS485:BUART:tx_state_1\/main_2               macrocell41     4440   4570  13034639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_0\/main_2
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13034639p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13026010  RISE       1
\RS485:BUART:tx_state_0\/main_2               macrocell42     4440   4570  13034639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_state_1\/main_1
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13034656p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q       macrocell26    875    875  13029218  RISE       1
\Wemos:BUART:tx_state_1\/main_1  macrocell25   3679   4554  13034656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_state_2\/main_1
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13034656p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q       macrocell26    875    875  13029218  RISE       1
\Wemos:BUART:tx_state_2\/main_1  macrocell27   3679   4554  13034656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_0\/main_4
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034665p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q       macrocell32    875    875  13028718  RISE       1
\Wemos:BUART:rx_state_0\/main_4  macrocell30   3670   4545  13034665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_2\/main_4
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13034665p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q       macrocell32    875    875  13028718  RISE       1
\Wemos:BUART:rx_state_2\/main_4  macrocell33   3670   4545  13034665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_0\/main_6
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13034792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034792  RISE       1
\RS485:BUART:rx_state_0\/main_6         macrocell46   3058   4418  13034792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_2\/main_6
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13034792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034792  RISE       1
\RS485:BUART:rx_state_2\/main_6         macrocell49   3058   4418  13034792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_3\/main_5
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13034792p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034792  RISE       1
\RS485:BUART:rx_state_3\/main_5         macrocell48   3057   4417  13034792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Wemos:BUART:rx_status_3\/main_6
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034828p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                        macrocell36    875    875  13030218  RISE       1
\Wemos:BUART:rx_status_3\/main_6  macrocell38   3507   4382  13034828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_3\/main_7
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13034829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13034829  RISE       1
\RS485:BUART:rx_state_3\/main_7         macrocell48   3021   4381  13034829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13034839p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13034829  RISE       1
\RS485:BUART:rx_load_fifo\/main_7       macrocell47   3011   4371  13034839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_status_3\/main_3
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13034872p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell50    875    875  13029814  RISE       1
\RS485:BUART:rx_status_3\/main_3  macrocell54   3462   4337  13034872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_1\/q
Path End       : \RS485:BUART:pollcount_1\/main_3
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 13034877p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_1\/q       macrocell52    875    875  13026582  RISE       1
\RS485:BUART:pollcount_1\/main_3  macrocell52   3458   4333  13034877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_1\/q
Path End       : \RS485:BUART:rx_state_0\/main_9
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13034877p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_1\/q      macrocell52    875    875  13026582  RISE       1
\RS485:BUART:rx_state_0\/main_9  macrocell46   3457   4332  13034877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_2\/main_5
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13034923p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell44    875    875  13031160  RISE       1
\RS485:BUART:tx_state_2\/main_5  macrocell43   3411   4286  13034923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_state_0\/main_4
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13034941p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q       macrocell27    875    875  13028436  RISE       1
\Wemos:BUART:tx_state_0\/main_4  macrocell26   3393   4268  13034941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:txn\/main_4
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13034954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q  macrocell27    875    875  13028436  RISE       1
\Wemos:BUART:txn\/main_4    macrocell24   3381   4256  13034954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell24         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_bitclk\/main_3
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13034954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q      macrocell27    875    875  13028436  RISE       1
\Wemos:BUART:tx_bitclk\/main_3  macrocell28   3381   4256  13034954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_0\/main_7
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13034960p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034960  RISE       1
\RS485:BUART:rx_state_0\/main_7         macrocell46   2890   4250  13034960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_2\/main_7
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13034960p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034960  RISE       1
\RS485:BUART:rx_state_2\/main_7         macrocell49   2890   4250  13034960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_3\/main_6
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13034960p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034960  RISE       1
\RS485:BUART:rx_state_3\/main_6         macrocell48   2889   4249  13034960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13034967p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034792  RISE       1
\RS485:BUART:rx_load_fifo\/main_5       macrocell47   2883   4243  13034967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13034980p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034960  RISE       1
\RS485:BUART:rx_load_fifo\/main_6       macrocell47   2869   4229  13034980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_0\/main_8
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13034983p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4227
-------------------------------------   ---- 
End-of-path arrival time (ps)           4227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13034829  RISE       1
\RS485:BUART:rx_state_0\/main_8         macrocell46   2867   4227  13034983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_2\/main_8
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13034983p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4227
-------------------------------------   ---- 
End-of-path arrival time (ps)           4227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13034829  RISE       1
\RS485:BUART:rx_state_2\/main_8         macrocell49   2867   4227  13034983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13034995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  13034995  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_2   macrocell50   2854   4214  13034995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_state_0\/main_3
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell34    875    875  13031785  RISE       1
\Wemos:BUART:rx_state_0\/main_3   macrocell30   3201   4076  13035134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_state_2\/main_3
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell34    875    875  13031785  RISE       1
\Wemos:BUART:rx_state_2\/main_3   macrocell33   3201   4076  13035134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:tx_state_1\/main_5
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13035140p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q        macrocell28    875    875  13034202  RISE       1
\Wemos:BUART:tx_state_1\/main_5  macrocell25   3195   4070  13035140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:tx_state_2\/main_5
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13035140p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q        macrocell28    875    875  13034202  RISE       1
\Wemos:BUART:tx_state_2\/main_5  macrocell27   3195   4070  13035140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:txn\/q
Path End       : \RS485:BUART:txn\/main_0
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13035164p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell40         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:txn\/q       macrocell40    875    875  13035164  RISE       1
\RS485:BUART:txn\/main_0  macrocell40   3171   4046  13035164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell40         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_state_0\/main_8
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035212p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034418  RISE       1
\Wemos:BUART:rx_state_0\/main_8         macrocell30   2638   3998  13035212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_state_2\/main_7
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035212p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13034418  RISE       1
\Wemos:BUART:rx_state_2\/main_7         macrocell33   2638   3998  13035212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Wemos:BUART:txn\/main_5
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13035264p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13035264  RISE       1
\Wemos:BUART:txn\/main_5                      macrocell24     3815   3945  13035264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell24         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035338p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q         macrocell49    875    875  13029432  RISE       1
\RS485:BUART:rx_load_fifo\/main_4  macrocell47   2996   3871  13035338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_0\/main_5
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035341p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell49    875    875  13029432  RISE       1
\RS485:BUART:rx_state_0\/main_5  macrocell46   2994   3869  13035341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_2\/main_5
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035341p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell49    875    875  13029432  RISE       1
\RS485:BUART:rx_state_2\/main_5  macrocell49   2994   3869  13035341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035357p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q         macrocell48    875    875  13029450  RISE       1
\RS485:BUART:rx_load_fifo\/main_3  macrocell47   2977   3852  13035357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_0\/main_4
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035359p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell48    875    875  13029450  RISE       1
\RS485:BUART:rx_state_0\/main_4  macrocell46   2976   3851  13035359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_2\/main_4
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035359p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell48    875    875  13029450  RISE       1
\RS485:BUART:rx_state_2\/main_4  macrocell49   2976   3851  13035359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_last\/q
Path End       : \RS485:BUART:rx_state_2\/main_9
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035429p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_last\/clock_0                              macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_last\/q          macrocell55    875    875  13035429  RISE       1
\RS485:BUART:rx_state_2\/main_9  macrocell49   2906   3781  13035429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_3\/main_4
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035464p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           3746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell49    875    875  13029432  RISE       1
\RS485:BUART:rx_state_3\/main_4  macrocell48   2871   3746  13035464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_3\/main_3
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035475p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3735
-------------------------------------   ---- 
End-of-path arrival time (ps)           3735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell48    875    875  13029450  RISE       1
\RS485:BUART:rx_state_3\/main_3  macrocell48   2860   3735  13035475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_0
Path End       : \Wemos:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Wemos:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3706
-------------------------------------   ---- 
End-of-path arrival time (ps)           3706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  13035504  RISE       1
\Wemos:BUART:rx_bitclk_enable\/main_2   macrocell34   2346   3706  13035504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_state_1\/main_2
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13035533p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13029648  RISE       1
\Wemos:BUART:tx_state_1\/main_2               macrocell25     3547   3677  13035533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_state_2\/main_2
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13035533p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13029648  RISE       1
\Wemos:BUART:tx_state_2\/main_2               macrocell27     3547   3677  13035533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_state_0\/main_10
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035536p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13034618  RISE       1
\Wemos:BUART:rx_state_0\/main_10        macrocell30   2314   3674  13035536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_state_2\/main_9
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035536p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13034618  RISE       1
\Wemos:BUART:rx_state_2\/main_9         macrocell33   2314   3674  13035536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_1
Path End       : \Wemos:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Wemos:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035536p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13035536  RISE       1
\Wemos:BUART:rx_bitclk_enable\/main_1   macrocell34   2314   3674  13035536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13035536p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13035536  RISE       1
MODIN1_1/main_2                         macrocell36   2314   3674  13035536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13035536p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13035536  RISE       1
MODIN1_0/main_2                         macrocell37   2314   3674  13035536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_state_0\/main_9
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035536p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034618  RISE       1
\Wemos:BUART:rx_state_0\/main_9         macrocell30   2313   3673  13035536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_state_2\/main_8
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035536p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13034618  RISE       1
\Wemos:BUART:rx_state_2\/main_8         macrocell33   2313   3673  13035536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_2
Path End       : \Wemos:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Wemos:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13035538  RISE       1
\Wemos:BUART:rx_bitclk_enable\/main_0   macrocell34   2312   3672  13035538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13035538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13035538  RISE       1
MODIN1_1/main_1                         macrocell36   2312   3672  13035538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13035538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13035538  RISE       1
MODIN1_0/main_1                         macrocell37   2312   3672  13035538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_state_1\/main_0
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13035551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3658
-------------------------------------   ---- 
End-of-path arrival time (ps)           3658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q       macrocell25    875    875  13027953  RISE       1
\Wemos:BUART:tx_state_1\/main_0  macrocell25   2783   3658  13035551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_state_2\/main_0
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13035551p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3658
-------------------------------------   ---- 
End-of-path arrival time (ps)           3658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q       macrocell25    875    875  13027953  RISE       1
\Wemos:BUART:tx_state_2\/main_0  macrocell27   2783   3658  13035551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_0\/main_2
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q       macrocell30    875    875  13029603  RISE       1
\Wemos:BUART:rx_state_0\/main_2  macrocell30   2777   3652  13035558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_2\/main_2
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q       macrocell30    875    875  13029603  RISE       1
\Wemos:BUART:rx_state_2\/main_2  macrocell33   2777   3652  13035558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_0\/main_5
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q       macrocell33    875    875  13029596  RISE       1
\Wemos:BUART:rx_state_0\/main_5  macrocell30   2777   3652  13035558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_2\/main_5
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q       macrocell33    875    875  13029596  RISE       1
\Wemos:BUART:rx_state_2\/main_5  macrocell33   2777   3652  13035558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:pollcount_1\/main_2
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 13035590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3620
-------------------------------------   ---- 
End-of-path arrival time (ps)           3620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13033214  RISE       1
\RS485:BUART:pollcount_1\/main_2        macrocell52   2260   3620  13035590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:pollcount_1\/main_1
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 13035604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3606
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13033276  RISE       1
\RS485:BUART:pollcount_1\/main_1        macrocell52   2246   3606  13035604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_state_0\/main_1
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13035734p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q       macrocell26    875    875  13029218  RISE       1
\Wemos:BUART:tx_state_0\/main_1  macrocell26   2601   3476  13035734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_3
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13035742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q         macrocell32    875    875  13028718  RISE       1
\Wemos:BUART:rx_load_fifo\/main_3  macrocell31   2592   3467  13035742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_3\/main_3
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13035742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q       macrocell32    875    875  13028718  RISE       1
\Wemos:BUART:rx_state_3\/main_3  macrocell32   2592   3467  13035742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_status_3\/main_4
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13035742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q        macrocell32    875    875  13028718  RISE       1
\Wemos:BUART:rx_status_3\/main_4  macrocell38   2592   3467  13035742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13035742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q               macrocell32    875    875  13028718  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_2  macrocell35   2592   3467  13035742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Wemos:BUART:rx_state_0\/main_6
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035744p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3466
-------------------------------------   ---- 
End-of-path arrival time (ps)           3466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                       macrocell36    875    875  13030218  RISE       1
\Wemos:BUART:rx_state_0\/main_6  macrocell30   2591   3466  13035744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13035746p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell36    875    875  13030218  RISE       1
MODIN1_1/main_3  macrocell36   2588   3463  13035746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:txn\/q
Path End       : \Wemos:BUART:txn\/main_0
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13035753p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell24         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:txn\/q       macrocell24    875    875  13035753  RISE       1
\Wemos:BUART:txn\/main_0  macrocell24   2582   3457  13035753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell24         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_load_fifo\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13036020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_load_fifo\/q            macrocell31      875    875  13033194  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2582   3457  13036020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_state_1\/main_3
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13036033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q       macrocell27    875    875  13028436  RISE       1
\Wemos:BUART:tx_state_1\/main_3  macrocell25   2302   3177  13036033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_state_2\/main_3
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13036033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q       macrocell27    875    875  13028436  RISE       1
\Wemos:BUART:tx_state_2\/main_3  macrocell27   2302   3177  13036033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_last\/q
Path End       : \Wemos:BUART:rx_state_2\/main_6
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13036033p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_last\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_last\/q          macrocell39    875    875  13036033  RISE       1
\Wemos:BUART:rx_state_2\/main_6  macrocell33   2301   3176  13036033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:txn\/main_6
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13036045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q  macrocell28    875    875  13034202  RISE       1
\Wemos:BUART:txn\/main_6   macrocell24   2290   3165  13036045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell24         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_state_0\/main_2
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13036152p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3058
-------------------------------------   ---- 
End-of-path arrival time (ps)           3058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13029648  RISE       1
\Wemos:BUART:tx_state_0\/main_2               macrocell26     2928   3058  13036152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Wemos:BUART:tx_state_1\/main_4
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13036180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           3030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13035264  RISE       1
\Wemos:BUART:tx_state_1\/main_4               macrocell25     2900   3030  13036180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Wemos:BUART:tx_state_2\/main_4
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13036180p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3030
-------------------------------------   ---- 
End-of-path arrival time (ps)           3030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13035264  RISE       1
\Wemos:BUART:tx_state_2\/main_4               macrocell27     2900   3030  13036180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_status_3\/q
Path End       : \Wemos:BUART:sRX:RxSts\/status_3
Capture Clock  : \Wemos:BUART:sRX:RxSts\/clock
Path slack     : 13038107p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3210
-------------------------------------   ---- 
End-of-path arrival time (ps)           3210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_status_3\/q       macrocell38     875    875  13038107  RISE       1
\Wemos:BUART:sRX:RxSts\/status_3  statusicell2   2335   3210  13038107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_status_3\/q
Path End       : \RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \RS485:BUART:sRX:RxSts\/clock
Path slack     : 13038127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3190
-------------------------------------   ---- 
End-of-path arrival time (ps)           3190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_status_3\/q       macrocell54     875    875  13038127  RISE       1
\RS485:BUART:sRX:RxSts\/status_3  statusicell4   2315   3190  13038127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

