AArch64 RW+FW+FW+ctrlisb+dmb.sy+addr
"DpCtrlIsbdW Iffe DMB.SYdRW Iffe DpAddrdW Rfe"
Cycle=Rfe DpCtrlIsbdW Iffe DMB.SYdRW Iffe DpAddrdW
Relax=Iffe
Safe=Rfe DMB.SYdRW DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Rf
Orig=DpCtrlIsbdW Iffe DMB.SYdRW Iffe DpAddrdW Rfe
{
0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself05;
1:X1=0x14000001; 1:X2=P2:Lself06;
2:X2=0x1; 2:X3=x;
}
 P0           | P1          | P2                  ;
 LDR W0,[X1]  | Lself05:    | Lself06:            ;
 CBNZ W0,LC00 | B L01       | B L03               ;
 LC00:        | MOV W0,#2   | MOV W0,#2           ;
 ISB          | B L02       | B L04               ;
 STR W2,[X3]  | L01:        | L03:                ;
              | MOV W0,#1   | MOV W0,#1           ;
              | L02:        | L04:                ;
              | DMB SY      | EOR W1,W0,W0        ;
              | STR W1,[X2] | STR W2,[X3,W1,SXTW] ;
exists
(0:X0=0x1 /\ 1:X0=0x2 /\ 2:X0=0x2)
