Source Block: hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@90:100@HdlIdDef
  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;
  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;
  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;
  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;
  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;
  reg     [31:0]  up_pwm_offset_0 = 32'd0;
  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;
  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;
  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;
  reg             up_load_config = 1'b0;
  reg             up_reset;

Diff Content:
- 95   reg     [31:0]  up_pwm_offset_0 = 32'd0;
+ 95   reg     [31:0]  up_pwm_offset_0 = PULSE_0_OFFSET;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@92:102
  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;
  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;
  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;
  reg     [31:0]  up_pwm_offset_0 = 32'd0;
  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;
  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;
  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;
  reg             up_load_config = 1'b0;
  reg             up_reset;

  always @(posedge up_clk) begin

Clone Blocks 2:
hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@88:98
  reg     [31:0]  up_pwm_width_1 = PULSE_1_WIDTH;
  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;
  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;
  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;
  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;
  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;
  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;
  reg     [31:0]  up_pwm_offset_0 = 32'd0;
  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;
  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;
  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;

Clone Blocks 3:
hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@87:97
  reg     [31:0]  up_pwm_width_0 = PULSE_0_WIDTH;
  reg     [31:0]  up_pwm_width_1 = PULSE_1_WIDTH;
  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;
  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;
  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;
  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;
  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;
  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;
  reg     [31:0]  up_pwm_offset_0 = 32'd0;
  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;
  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;

Clone Blocks 4:
hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@86:96
  reg     [31:0]  up_scratch = 'd0;
  reg     [31:0]  up_pwm_width_0 = PULSE_0_WIDTH;
  reg     [31:0]  up_pwm_width_1 = PULSE_1_WIDTH;
  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;
  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;
  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;
  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;
  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;
  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;
  reg     [31:0]  up_pwm_offset_0 = 32'd0;
  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;

Clone Blocks 5:
hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@93:103
  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;
  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;
  reg     [31:0]  up_pwm_offset_0 = 32'd0;
  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;
  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;
  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;
  reg             up_load_config = 1'b0;
  reg             up_reset;

  always @(posedge up_clk) begin
    if (up_rstn == 0) begin

Clone Blocks 6:
hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@91:101
  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;
  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;
  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;
  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;
  reg     [31:0]  up_pwm_offset_0 = 32'd0;
  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;
  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;
  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;
  reg             up_load_config = 1'b0;
  reg             up_reset;


Clone Blocks 7:
hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@89:99
  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;
  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;
  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;
  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;
  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;
  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;
  reg     [31:0]  up_pwm_offset_0 = 32'd0;
  reg     [31:0]  up_pwm_offset_1 = PULSE_1_OFFSET;
  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;
  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;
  reg             up_load_config = 1'b0;

Clone Blocks 8:
hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@85:95

  reg     [31:0]  up_scratch = 'd0;
  reg     [31:0]  up_pwm_width_0 = PULSE_0_WIDTH;
  reg     [31:0]  up_pwm_width_1 = PULSE_1_WIDTH;
  reg     [31:0]  up_pwm_width_2 = PULSE_2_WIDTH;
  reg     [31:0]  up_pwm_width_3 = PULSE_3_WIDTH;
  reg     [31:0]  up_pwm_period_0 = PULSE_0_PERIOD;
  reg     [31:0]  up_pwm_period_1 = PULSE_1_PERIOD;
  reg     [31:0]  up_pwm_period_2 = PULSE_2_PERIOD;
  reg     [31:0]  up_pwm_period_3 = PULSE_3_PERIOD;
  reg     [31:0]  up_pwm_offset_0 = 32'd0;

