{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:43:14 2015 " "Info: Processing started: Sun Nov 15 16:43:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiCore -c multiCore " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multiCore -c multiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file multicore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiCore " "Info: Found entity 1: multiCore" {  } { { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiCore " "Info: Elaborating entity \"multiCore\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:PLL\"" {  } { { "multiCore.bdf" "PLL" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 72 24 264 240 "PLL" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/PLL.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:PLL\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/PLL.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2028 " "Info: Parameter \"clk1_phase_shift\" = \"-2028\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/PLL.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Info: Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/pll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Info: Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nios2core2.v 16 16 " "Warning: Using design file nios2core2.v, which is not specified as a design file for the current project, but contains definitions for 16 design units and 16 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0_jtag_debug_module_arbitrator " "Info: Found entity 1: cpu0_jtag_debug_module_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu0_data_master_arbitrator " "Info: Found entity 2: cpu0_data_master_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 467 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu0_instruction_master_arbitrator " "Info: Found entity 3: cpu0_instruction_master_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 840 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 4: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 1194 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 pio0_s1_arbitrator " "Info: Found entity 5: pio0_s1_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 1503 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 rdv_fifo_for_cpu0_data_master_to_sdram_s1_module " "Info: Found entity 6: rdv_fifo_for_cpu0_data_master_to_sdram_s1_module" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 1774 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 rdv_fifo_for_cpu0_instruction_master_to_sdram_s1_module " "Info: Found entity 7: rdv_fifo_for_cpu0_instruction_master_to_sdram_s1_module" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 2125 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 sdram_s1_arbitrator " "Info: Found entity 8: sdram_s1_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 2476 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 sysid_control_slave_arbitrator " "Info: Found entity 9: sysid_control_slave_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 2991 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 timer0_s1_arbitrator " "Info: Found entity 10: timer0_s1_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 3242 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 triStateBridge_avalon_slave_arbitrator " "Info: Found entity 11: triStateBridge_avalon_slave_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 3521 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 triStateBridge_bridge_arbitrator " "Info: Found entity 12: triStateBridge_bridge_arbitrator" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4188 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 Nios2Core2_reset_clk_0_domain_synch_module " "Info: Found entity 13: Nios2Core2_reset_clk_0_domain_synch_module" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4204 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 Nios2Core2 " "Info: Found entity 14: Nios2Core2" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4252 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cfi_lane0_module " "Info: Found entity 15: cfi_lane0_module" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4907 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cfi " "Info: Found entity 16: cfi" {  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4999 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios2Core2 Nios2Core2:cpu " "Info: Elaborating entity \"Nios2Core2\" for hierarchy \"Nios2Core2:cpu\"" {  } { { "multiCore.bdf" "cpu" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_jtag_debug_module_arbitrator Nios2Core2:cpu\|cpu0_jtag_debug_module_arbitrator:the_cpu0_jtag_debug_module " "Info: Elaborating entity \"cpu0_jtag_debug_module_arbitrator\" for hierarchy \"Nios2Core2:cpu\|cpu0_jtag_debug_module_arbitrator:the_cpu0_jtag_debug_module\"" {  } { { "nios2core2.v" "the_cpu0_jtag_debug_module" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4490 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_data_master_arbitrator Nios2Core2:cpu\|cpu0_data_master_arbitrator:the_cpu0_data_master " "Info: Elaborating entity \"cpu0_data_master_arbitrator\" for hierarchy \"Nios2Core2:cpu\|cpu0_data_master_arbitrator:the_cpu0_data_master\"" {  } { { "nios2core2.v" "the_cpu0_data_master" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4560 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_instruction_master_arbitrator Nios2Core2:cpu\|cpu0_instruction_master_arbitrator:the_cpu0_instruction_master " "Info: Elaborating entity \"cpu0_instruction_master_arbitrator\" for hierarchy \"Nios2Core2:cpu\|cpu0_instruction_master_arbitrator:the_cpu0_instruction_master\"" {  } { { "nios2core2.v" "the_cpu0_instruction_master" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4596 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.v 25 25 " "Info: Found 25 design units, including 25 entities, in source file cpu0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0_ic_data_module " "Info: Found entity 1: cpu0_ic_data_module" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu0_ic_tag_module " "Info: Found entity 2: cpu0_ic_tag_module" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu0_bht_module " "Info: Found entity 3: cpu0_bht_module" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 152 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu0_register_bank_a_module " "Info: Found entity 4: cpu0_register_bank_a_module" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 218 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu0_register_bank_b_module " "Info: Found entity 5: cpu0_register_bank_b_module" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 281 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu0_nios2_oci_debug " "Info: Found entity 6: cpu0_nios2_oci_debug" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 344 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu0_ociram_lpm_dram_bdp_component_module " "Info: Found entity 7: cpu0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 472 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu0_nios2_ocimem " "Info: Found entity 8: cpu0_nios2_ocimem" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 565 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu0_nios2_avalon_reg " "Info: Found entity 9: cpu0_nios2_avalon_reg" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 711 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu0_nios2_oci_break " "Info: Found entity 10: cpu0_nios2_oci_break" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 805 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu0_nios2_oci_xbrk " "Info: Found entity 11: cpu0_nios2_oci_xbrk" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 1099 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu0_nios2_oci_dbrk " "Info: Found entity 12: cpu0_nios2_oci_dbrk" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 1359 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu0_nios2_oci_itrace " "Info: Found entity 13: cpu0_nios2_oci_itrace" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 1547 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu0_nios2_oci_td_mode " "Info: Found entity 14: cpu0_nios2_oci_td_mode" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 1846 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu0_nios2_oci_dtrace " "Info: Found entity 15: cpu0_nios2_oci_dtrace" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 1913 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu0_nios2_oci_compute_tm_count " "Info: Found entity 16: cpu0_nios2_oci_compute_tm_count" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2007 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu0_nios2_oci_fifowp_inc " "Info: Found entity 17: cpu0_nios2_oci_fifowp_inc" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2078 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu0_nios2_oci_fifocount_inc " "Info: Found entity 18: cpu0_nios2_oci_fifocount_inc" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu0_nios2_oci_fifo " "Info: Found entity 19: cpu0_nios2_oci_fifo" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2166 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu0_nios2_oci_pib " "Info: Found entity 20: cpu0_nios2_oci_pib" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2671 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu0_traceram_lpm_dram_bdp_component_module " "Info: Found entity 21: cpu0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2739 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu0_nios2_oci_im " "Info: Found entity 22: cpu0_nios2_oci_im" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2828 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu0_nios2_performance_monitors " "Info: Found entity 23: cpu0_nios2_performance_monitors" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2965 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu0_nios2_oci " "Info: Found entity 24: cpu0_nios2_oci" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2981 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu0 " "Info: Found entity 25: cpu0" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3484 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu0.v(1814) " "Warning (10037): Verilog HDL or VHDL warning at cpu0.v(1814): conditional expression evaluates to a constant" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu0.v(1816) " "Warning (10037): Verilog HDL or VHDL warning at cpu0.v(1816): conditional expression evaluates to a constant" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 1816 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu0.v(1972) " "Warning (10037): Verilog HDL or VHDL warning at cpu0.v(1972): conditional expression evaluates to a constant" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu0.v(2891) " "Warning (10037): Verilog HDL or VHDL warning at cpu0.v(2891): conditional expression evaluates to a constant" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2891 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0 Nios2Core2:cpu\|cpu0:the_cpu0 " "Info: Elaborating entity \"cpu0\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\"" {  } { { "nios2core2.v" "the_cpu0" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu0_test_bench.v 1 1 " "Warning: Using design file cpu0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0_test_bench " "Info: Found entity 1: cpu0_test_bench" {  } { { "cpu0_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_test_bench Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_test_bench:the_cpu0_test_bench " "Info: Elaborating entity \"cpu0_test_bench\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_test_bench:the_cpu0_test_bench\"" {  } { { "cpu0.v" "the_cpu0_test_bench" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 5534 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_ic_data_module Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data " "Info: Elaborating entity \"cpu0_ic_data_module\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data\"" {  } { { "cpu0.v" "cpu0_ic_data" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 6559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Info: Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Info: Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_data_module:cpu0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_ic_tag_module Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag " "Info: Elaborating entity \"cpu0_ic_tag_module\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag\"" {  } { { "cpu0.v" "cpu0_ic_tag" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 6625 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 123 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu0_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu0_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Info: Parameter \"width_a\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Info: Parameter \"width_b\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 123 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47g1 " "Info: Found entity 1: altsyncram_47g1" {  } { { "db/altsyncram_47g1.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_47g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_47g1 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_47g1:auto_generated " "Info: Elaborating entity \"altsyncram_47g1\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_ic_tag_module:cpu0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_47g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_bht_module Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht " "Info: Elaborating entity \"cpu0_bht_module\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht\"" {  } { { "cpu0.v" "cpu0_bht" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 6829 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 189 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu0_bht_ram.mif " "Info: Parameter \"init_file\" = \"cpu0_bht_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info: Parameter \"width_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info: Parameter \"width_b\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 189 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqf1 " "Info: Found entity 1: altsyncram_rqf1" {  } { { "db/altsyncram_rqf1.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_rqf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqf1 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht\|altsyncram:the_altsyncram\|altsyncram_rqf1:auto_generated " "Info: Elaborating entity \"altsyncram_rqf1\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_bht_module:cpu0_bht\|altsyncram:the_altsyncram\|altsyncram_rqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_register_bank_a_module Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a " "Info: Elaborating entity \"cpu0_register_bank_a_module\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a\"" {  } { { "cpu0.v" "cpu0_register_bank_a" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 6975 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 252 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu0_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu0_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 252 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r8f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8f1 " "Info: Found entity 1: altsyncram_r8f1" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_r8f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8f1 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_r8f1:auto_generated " "Info: Elaborating entity \"altsyncram_r8f1\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_a_module:cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_r8f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_register_bank_b_module Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b " "Info: Elaborating entity \"cpu0_register_bank_b_module\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b\"" {  } { { "cpu0.v" "cpu0_register_bank_b" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 6996 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 315 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu0_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu0_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 315 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s8f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8f1 " "Info: Found entity 1: altsyncram_s8f1" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_s8f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8f1 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s8f1:auto_generated " "Info: Elaborating entity \"altsyncram_s8f1\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_register_bank_b_module:cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s8f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu0_mult_cell.v 1 1 " "Warning: Using design file cpu0_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0_mult_cell " "Info: Found entity 1: cpu0_mult_cell" {  } { { "cpu0_mult_cell.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_mult_cell.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_mult_cell Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell " "Info: Elaborating entity \"cpu0_mult_cell\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\"" {  } { { "cpu0.v" "the_cpu0_mult_cell" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8493 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu0_mult_cell.v" "the_altmult_add_part_1" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_mult_cell.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu0_mult_cell.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_mult_cell.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info: Parameter \"width_result\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0_mult_cell.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_mult_cell.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Info: Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Info: Elaborating entity \"mult_add_mgr2\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Info: Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Info: Elaborating entity \"ded_mult_ks81\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu0_mult_cell.v" "the_altmult_add_part_2" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_mult_cell.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu0_mult_cell.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_mult_cell.v" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info: Parameter \"width_result\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0_mult_cell.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_mult_cell.v" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Info: Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Info: Elaborating entity \"mult_add_ogr2\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_mult_cell:the_cpu0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci " "Info: Elaborating entity \"cpu0_nios2_oci\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_debug Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_debug:the_cpu0_nios2_oci_debug " "Info: Elaborating entity \"cpu0_nios2_oci_debug\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_debug:the_cpu0_nios2_oci_debug\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci_debug" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_ocimem Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem " "Info: Elaborating entity \"cpu0_nios2_ocimem\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\"" {  } { { "cpu0.v" "the_cpu0_nios2_ocimem" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3212 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_ociram_lpm_dram_bdp_component_module Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu0.v" "cpu0_ociram_lpm_dram_bdp_component" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 678 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 526 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 526 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu0_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu0_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 526 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v672.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v672.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v672 " "Info: Found entity 1: altsyncram_v672" {  } { { "db/altsyncram_v672.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_v672.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v672 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_v672:auto_generated " "Info: Elaborating entity \"altsyncram_v672\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_ocimem:the_cpu0_nios2_ocimem\|cpu0_ociram_lpm_dram_bdp_component_module:cpu0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_v672:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_avalon_reg Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_avalon_reg:the_cpu0_nios2_avalon_reg " "Info: Elaborating entity \"cpu0_nios2_avalon_reg\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_avalon_reg:the_cpu0_nios2_avalon_reg\"" {  } { { "cpu0.v" "the_cpu0_nios2_avalon_reg" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_break Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_break:the_cpu0_nios2_oci_break " "Info: Elaborating entity \"cpu0_nios2_oci_break\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_break:the_cpu0_nios2_oci_break\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci_break" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_xbrk Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_xbrk:the_cpu0_nios2_oci_xbrk " "Info: Elaborating entity \"cpu0_nios2_oci_xbrk\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_xbrk:the_cpu0_nios2_oci_xbrk\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci_xbrk" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_dbrk Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_dbrk:the_cpu0_nios2_oci_dbrk " "Info: Elaborating entity \"cpu0_nios2_oci_dbrk\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_dbrk:the_cpu0_nios2_oci_dbrk\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci_dbrk" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_itrace Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace " "Info: Elaborating entity \"cpu0_nios2_oci_itrace\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci_itrace" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3354 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_dtrace Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_dtrace:the_cpu0_nios2_oci_dtrace " "Info: Elaborating entity \"cpu0_nios2_oci_dtrace\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_dtrace:the_cpu0_nios2_oci_dtrace\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci_dtrace" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_td_mode Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_dtrace:the_cpu0_nios2_oci_dtrace\|cpu0_nios2_oci_td_mode:cpu0_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu0_nios2_oci_td_mode\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_dtrace:the_cpu0_nios2_oci_dtrace\|cpu0_nios2_oci_td_mode:cpu0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu0.v" "cpu0_nios2_oci_trc_ctrl_td_mode" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 1961 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_fifo Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo " "Info: Elaborating entity \"cpu0_nios2_oci_fifo\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci_fifo" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3388 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_compute_tm_count Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo\|cpu0_nios2_oci_compute_tm_count:cpu0_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu0_nios2_oci_compute_tm_count\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo\|cpu0_nios2_oci_compute_tm_count:cpu0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu0.v" "cpu0_nios2_oci_compute_tm_count_tm_count" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_fifowp_inc Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo\|cpu0_nios2_oci_fifowp_inc:cpu0_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu0_nios2_oci_fifowp_inc\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo\|cpu0_nios2_oci_fifowp_inc:cpu0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu0.v" "cpu0_nios2_oci_fifowp_inc_fifowp" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_fifocount_inc Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo\|cpu0_nios2_oci_fifocount_inc:cpu0_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu0_nios2_oci_fifocount_inc\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo\|cpu0_nios2_oci_fifocount_inc:cpu0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu0.v" "cpu0_nios2_oci_fifocount_inc_fifocount" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu0_oci_test_bench.v 1 1 " "Warning: Using design file cpu0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0_oci_test_bench " "Info: Found entity 1: cpu0_oci_test_bench" {  } { { "cpu0_oci_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_oci_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_oci_test_bench Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo\|cpu0_oci_test_bench:the_cpu0_oci_test_bench " "Info: Elaborating entity \"cpu0_oci_test_bench\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_fifo:the_cpu0_nios2_oci_fifo\|cpu0_oci_test_bench:the_cpu0_oci_test_bench\"" {  } { { "cpu0.v" "the_cpu0_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2322 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu0_oci_test_bench " "Warning: Entity \"cpu0_oci_test_bench\" contains only dangling pins" {  } { { "cpu0.v" "the_cpu0_oci_test_bench" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2322 0 0 } }  } 0 0 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_pib Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_pib:the_cpu0_nios2_oci_pib " "Info: Elaborating entity \"cpu0_nios2_oci_pib\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_pib:the_cpu0_nios2_oci_pib\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci_pib" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3398 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_nios2_oci_im Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im " "Info: Elaborating entity \"cpu0_nios2_oci_im\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\"" {  } { { "cpu0.v" "the_cpu0_nios2_oci_im" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_traceram_lpm_dram_bdp_component_module Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu0.v" "cpu0_traceram_lpm_dram_bdp_component" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "the_altsyncram" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info: Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info: Elaborating entity \"altsyncram_0a02\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu0_jtag_debug_module_wrapper.v 1 1 " "Warning: Using design file cpu0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0_jtag_debug_module_wrapper " "Info: Found entity 1: cpu0_jtag_debug_module_wrapper" {  } { { "cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_jtag_debug_module_wrapper Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu0_jtag_debug_module_wrapper\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\"" {  } { { "cpu0.v" "the_cpu0_jtag_debug_module_wrapper" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3462 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu0_jtag_debug_module_tck.v 1 1 " "Warning: Using design file cpu0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0_jtag_debug_module_tck " "Info: Found entity 1: cpu0_jtag_debug_module_tck" {  } { { "cpu0_jtag_debug_module_tck.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_jtag_debug_module_tck Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck " "Info: Elaborating entity \"cpu0_jtag_debug_module_tck\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\"" {  } { { "cpu0_jtag_debug_module_wrapper.v" "the_cpu0_jtag_debug_module_tck" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu0_jtag_debug_module_tck.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0_jtag_debug_module_tck.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu0_jtag_debug_module_sysclk.v 1 1 " "Warning: Using design file cpu0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0_jtag_debug_module_sysclk " "Info: Found entity 1: cpu0_jtag_debug_module_sysclk" {  } { { "cpu0_jtag_debug_module_sysclk.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu0_jtag_debug_module_sysclk Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_sysclk:the_cpu0_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu0_jtag_debug_module_sysclk\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_sysclk:the_cpu0_jtag_debug_module_sysclk\"" {  } { { "cpu0_jtag_debug_module_wrapper.v" "the_cpu0_jtag_debug_module_sysclk" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy\"" {  } { { "cpu0_jtag_debug_module_wrapper.v" "cpu0_jtag_debug_module_phy" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy\"" {  } { { "cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu0_jtag_debug_module_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator Nios2Core2:cpu\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"Nios2Core2:cpu\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "nios2core2.v" "the_jtag_uart_avalon_jtag_slave" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4657 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 540 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart Nios2Core2:cpu\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\"" {  } { { "nios2core2.v" "the_jtag_uart" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4673 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 186 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info: Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info: Elaborating entity \"scfifo_jr21\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info: Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info: Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info: Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/cntr_do7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info: Elaborating entity \"cntr_do7\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info: Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/dpram_nl21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info: Elaborating entity \"dpram_nl21\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info: Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/dpram_nl21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info: Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/cntr_1ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info: Elaborating entity \"cntr_1ob\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 777 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"Nios2Core2:cpu\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 777 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio0_s1_arbitrator Nios2Core2:cpu\|pio0_s1_arbitrator:the_pio0_s1 " "Info: Elaborating entity \"pio0_s1_arbitrator\" for hierarchy \"Nios2Core2:cpu\|pio0_s1_arbitrator:the_pio0_s1\"" {  } { { "nios2core2.v" "the_pio0_s1" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4696 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio0.v 1 1 " "Warning: Using design file pio0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio0 " "Info: Found entity 1: pio0" {  } { { "pio0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/pio0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio0 Nios2Core2:cpu\|pio0:the_pio0 " "Info: Elaborating entity \"pio0\" for hierarchy \"Nios2Core2:cpu\|pio0:the_pio0\"" {  } { { "nios2core2.v" "the_pio0" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4708 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator Nios2Core2:cpu\|sdram_s1_arbitrator:the_sdram_s1 " "Info: Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"Nios2Core2:cpu\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "nios2core2.v" "the_sdram_s1" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4750 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu0_data_master_to_sdram_s1_module Nios2Core2:cpu\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu0_data_master_to_sdram_s1_module:rdv_fifo_for_cpu0_data_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu0_data_master_to_sdram_s1_module\" for hierarchy \"Nios2Core2:cpu\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu0_data_master_to_sdram_s1_module:rdv_fifo_for_cpu0_data_master_to_sdram_s1\"" {  } { { "nios2core2.v" "rdv_fifo_for_cpu0_data_master_to_sdram_s1" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 2760 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu0_instruction_master_to_sdram_s1_module Nios2Core2:cpu\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu0_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu0_instruction_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu0_instruction_master_to_sdram_s1_module\" for hierarchy \"Nios2Core2:cpu\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu0_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu0_instruction_master_to_sdram_s1\"" {  } { { "nios2core2.v" "rdv_fifo_for_cpu0_instruction_master_to_sdram_s1" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 2798 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram.v 2 2 " "Warning: Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info: Found entity 1: sdram_input_efifo_module" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info: Found entity 2: sdram" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 158 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(316) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(316): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(326) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(326): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(336) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(336): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(680) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(680): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram Nios2Core2:cpu\|sdram:the_sdram " "Info: Elaborating entity \"sdram\" for hierarchy \"Nios2Core2:cpu\|sdram:the_sdram\"" {  } { { "nios2core2.v" "the_sdram" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4774 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module Nios2Core2:cpu\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info: Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"Nios2Core2:cpu\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.v" "the_sdram_input_efifo_module" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator Nios2Core2:cpu\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"Nios2Core2:cpu\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "nios2core2.v" "the_sysid_control_slave" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4792 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sysid.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid Nios2Core2:cpu\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"Nios2Core2:cpu\|sysid:the_sysid\"" {  } { { "nios2core2.v" "the_sysid" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4800 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer0_s1_arbitrator Nios2Core2:cpu\|timer0_s1_arbitrator:the_timer0_s1 " "Info: Elaborating entity \"timer0_s1_arbitrator\" for hierarchy \"Nios2Core2:cpu\|timer0_s1_arbitrator:the_timer0_s1\"" {  } { { "nios2core2.v" "the_timer0_s1" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4825 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer0.v 1 1 " "Warning: Using design file timer0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer0 " "Info: Found entity 1: timer0" {  } { { "timer0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/timer0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer0 Nios2Core2:cpu\|timer0:the_timer0 " "Info: Elaborating entity \"timer0\" for hierarchy \"Nios2Core2:cpu\|timer0:the_timer0\"" {  } { { "nios2core2.v" "the_timer0" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4837 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBridge_avalon_slave_arbitrator Nios2Core2:cpu\|triStateBridge_avalon_slave_arbitrator:the_triStateBridge_avalon_slave " "Info: Elaborating entity \"triStateBridge_avalon_slave_arbitrator\" for hierarchy \"Nios2Core2:cpu\|triStateBridge_avalon_slave_arbitrator:the_triStateBridge_avalon_slave\"" {  } { { "nios2core2.v" "the_triStateBridge_avalon_slave" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4875 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios2Core2_reset_clk_0_domain_synch_module Nios2Core2:cpu\|Nios2Core2_reset_clk_0_domain_synch_module:Nios2Core2_reset_clk_0_domain_synch " "Info: Elaborating entity \"Nios2Core2_reset_clk_0_domain_synch_module\" for hierarchy \"Nios2Core2:cpu\|Nios2Core2_reset_clk_0_domain_synch_module:Nios2Core2_reset_clk_0_domain_synch\"" {  } { { "nios2core2.v" "Nios2Core2_reset_clk_0_domain_synch" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4884 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|cpu0_traceram_lpm_dram_bdp_component_module:cpu0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2790 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 2951 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 3419 0 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8545 0 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4625 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 104 632 920 472 "cpu" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Nios2Core2:cpu\|cpu0:the_cpu0\|Add10 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Nios2Core2:cpu\|cpu0:the_cpu0\|Add10\"" {  } { { "cpu0.v" "Add10" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 7427 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios2Core2:cpu\|cpu0:the_cpu0\|lpm_add_sub:Add10 " "Info: Elaborated megafunction instantiation \"Nios2Core2:cpu\|cpu0:the_cpu0\|lpm_add_sub:Add10\"" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 7427 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios2Core2:cpu\|cpu0:the_cpu0\|lpm_add_sub:Add10 " "Info: Instantiated megafunction \"Nios2Core2:cpu\|cpu0:the_cpu0\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info: Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 7427 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Info: Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 440 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 3578 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 3580 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 3581 -1 0 } } { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 354 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 2145 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 3954 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 547 -1 0 } } { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 606 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 1794 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 2853 -1 0 } } { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 304 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 3686 -1 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 5073 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 335 -1 0 } } { "jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/jtag_uart.v" 561 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 2622 -1 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 5425 -1 0 } } { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 146 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 5457 -1 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 5416 -1 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 8070 -1 0 } } { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 788 -1 0 } } { "timer0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/timer0.v" 166 -1 0 } } { "timer0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/timer0.v" 175 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_CKE VCC " "Warning (13410): Pin \"S_CKE\" is stuck at VCC" {  } { { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 256 920 1096 272 "S_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 68 " "Info: 68 registers lost all their fanouts during netlist optimizations. The first 68 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[0\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[1\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[2\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[3\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[4\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[5\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[6\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[7\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[8\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[9\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[10\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[11\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[12\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[13\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[14\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[15\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[16\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[17\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[18\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[19\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[20\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[21\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[22\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[23\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[24\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[25\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[26\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[27\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[28\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[29\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[30\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[31\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[34\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[33\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[32\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[35\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_itrace:the_cpu0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_im:the_cpu0_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|m_next~9 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|m_next~10 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|m_next~13 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|m_next~14 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|m_next~16 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|i_next~4 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|i_next~5 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|i_next~6 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|i_state~14 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|i_state~15 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|i_state~16 " "Info: Register \"Nios2Core2:cpu\|sdram:the_sdram\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_jtag_debug_module_wrapper:the_cpu0_jtag_debug_module_wrapper\|cpu0_jtag_debug_module_tck:the_cpu0_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.map.smsg " "Info: Generated suppressed messages file E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 " "Info: Adding node \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4269 " "Info: Implemented 4269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Info: Implemented 24 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4014 " "Info: Implemented 4014 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "169 " "Info: Implemented 169 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Info: Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:43:38 2015 " "Info: Processing ended: Sun Nov 15 16:43:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:43:39 2015 " "Info: Processing started: Sun Nov 15 16:43:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multiCore -c multiCore " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off multiCore -c multiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiCore EP4CE15F17C8 " "Info: Selected device EP4CE15F17C8 for design \"multiCore\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Warning: Implemented PLL \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -73.0 degrees -72.0 degrees " "Warning: Can't achieve requested value -73.0 degrees for clock output PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -72.0 degrees" {  } { { "db/pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -72 -2000 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -72 degrees (-2000 ps) for PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/pll_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Info: Device EP4CE10F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Info: Device EP4CE6F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 76 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 76 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F_SEN " "Info: Pin F_SEN not assigned to an exact location on the device" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { F_SEN } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_SEN" } } } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 416 920 1096 432 "F_SEN" "" } } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_SEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 186 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu0.sdc " "Info: Reading SDC File: 'cpu0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc " "Info: Reading SDC File: 'E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* keeper " "Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* keeper " "Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 46 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <to> is an empty collection" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch keeper " "Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\]" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 47 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <to> is an empty collection" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 47 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready keeper " "Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\]" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 48 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <to> is an empty collection" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 48 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error keeper " "Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\]" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 49 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <to> is an empty collection" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 49 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 50 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* keeper " "Warning: Ignored filter at cpu_0.sdc(50): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 50 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "Info: set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 50 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 50 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <to> is an empty collection" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 50 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo* " "Info: set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo*" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <to> is not an object ID" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 51 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 52 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(52): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 52 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir* " "Info: set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir*" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 52 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 53 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cpu_0.sdc(53): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 53 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cpu_0.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go " "Info: set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go" {  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 53 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu_0.sdc" 53 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/pll_altpll.v" 77 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 4794 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/pll_altpll.v" 77 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 4794 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 5000 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios2Core2:cpu\|Nios2Core2_reset_clk_0_domain_synch_module:Nios2Core2_reset_clk_0_domain_synch\|data_out  " "Info: Automatically promoted node Nios2Core2:cpu\|Nios2Core2_reset_clk_0_domain_synch_module:Nios2Core2_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|active_cs_n~1 " "Info: Destination node Nios2Core2:cpu\|sdram:the_sdram\|active_cs_n~1" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 210 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios2Core2:cpu|sdram:the_sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 5552 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|active_rnw~1 " "Info: Destination node Nios2Core2:cpu\|sdram:the_sdram\|active_rnw~1" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 213 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios2Core2:cpu|sdram:the_sdram|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 5569 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|i_refs\[0\] " "Info: Destination node Nios2Core2:cpu\|sdram:the_sdram\|i_refs\[0\]" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 354 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios2Core2:cpu|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 736 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|i_refs\[2\] " "Info: Destination node Nios2Core2:cpu\|sdram:the_sdram\|i_refs\[2\]" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 354 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios2Core2:cpu|sdram:the_sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 734 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios2Core2:cpu\|sdram:the_sdram\|i_refs\[1\] " "Info: Destination node Nios2Core2:cpu\|sdram:the_sdram\|i_refs\[1\]" {  } { { "sdram.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/sdram.v" 354 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios2Core2:cpu|sdram:the_sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 735 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_debug:the_cpu0_nios2_oci_debug\|jtag_break~1 " "Info: Destination node Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_debug:the_cpu0_nios2_oci_debug\|jtag_break~1" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 393 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios2Core2:cpu|cpu0:the_cpu0|cpu0_nios2_oci:the_cpu0_nios2_oci|cpu0_nios2_oci_debug:the_cpu0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 6489 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_debug:the_cpu0_nios2_oci_debug\|resetlatch~0 " "Info: Destination node Nios2Core2:cpu\|cpu0:the_cpu0\|cpu0_nios2_oci:the_cpu0_nios2_oci\|cpu0_nios2_oci_debug:the_cpu0_nios2_oci_debug\|resetlatch~0" {  } { { "cpu0.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/cpu0.v" 376 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios2Core2:cpu|cpu0:the_cpu0|cpu0_nios2_oci:the_cpu0_nios2_oci|cpu0_nios2_oci_debug:the_cpu0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 7953 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4215 -1 0 } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Nios2Core2:cpu\|Nios2Core2_reset_clk_0_domain_synch_module:Nios2Core2_reset_clk_0_domain_synch\|data_out" } } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios2Core2:cpu|Nios2Core2_reset_clk_0_domain_synch_module:Nios2Core2_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 241 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios2Core2:cpu\|reset_n_sources~0  " "Info: Automatically promoted node Nios2Core2:cpu\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "nios2core2.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/nios2core2.v" 4416 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios2Core2:cpu|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Q11MultiCore/" { { 0 { 0 ""} 0 5606 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Info: Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON d1_in_a_write_cycle " "Info: Wildcard assignment \"Fast Output Enable Register=ON\" to \"d1_in_a_write_cycle\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 0 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Extra Info: Packed 10 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O Input Buffer " "Extra Info: Packed 24 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "94 I/O Output Buffer " "Extra Info: Packed 94 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "73 " "Extra Info: Created 73 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 6 " "Info: I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 3 15 " "Info: I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 3 22 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 16 11 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 14 6 " "Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 5 " "Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 13 " "Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 12 12 " "Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] S_CLK~output " "Warning: PLL \"PLL:PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"S_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "E:/MyProject/My_project/Altera/Q11MultiCore/PLL.v" 94 0 0 } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 72 24 264 240 "PLL" "" } } } } { "multiCore.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.bdf" { { 144 264 440 160 "S_CLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "E_DATA0 " "Warning: Node \"E_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_DATA0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "E_DCLK " "Warning: Node \"E_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_DCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "E_SCE " "Warning: Node \"E_SCE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_SCE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "E_SDO " "Warning: Node \"E_SDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_SDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_CEN " "Warning: Node \"F_CEN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_CEN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO1\[0\] " "Warning: Node \"PIO1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIO1\[1\] " "Warning: Node \"PIO1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIO1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Info: Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X21_Y10 X30_Y19 " "Info: Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.fit.smsg " "Info: Generated suppressed messages file E:/MyProject/My_project/Altera/Q11MultiCore/multiCore.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 51 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Info: Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:43:57 2015 " "Info: Processing ended: Sun Nov 15 16:43:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:43:58 2015 " "Info: Processing started: Sun Nov 15 16:43:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multiCore -c multiCore " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off multiCore -c multiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:43:58 2015 " "Info: Processing started: Sun Nov 15 16:43:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multiCore -c multiCore " "Info: Command: quartus_sta multiCore -c multiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu0.sdc " "Info: Reading SDC File: 'cpu0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.645 " "Info: Worst-case setup slack is 46.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.645         0.000 altera_reserved_tck  " "Info:    46.645         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Info: Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 altera_reserved_tck  " "Info:     0.454         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.416 " "Info: Worst-case recovery slack is 47.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.416         0.000 altera_reserved_tck  " "Info:    47.416         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.198 " "Info: Worst-case removal slack is 1.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198         0.000 altera_reserved_tck  " "Info:     1.198         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.543 " "Info: Worst-case minimum pulse width slack is 49.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.543         0.000 altera_reserved_tck  " "Info:    49.543         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.543 ns " "Info: Worst Case Available Settling Time: 196.543 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Info: Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:44:00 2015 " "Info: Processing ended: Sun Nov 15 16:44:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.006 " "Info: Worst-case setup slack is 47.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.006         0.000 altera_reserved_tck  " "Info:    47.006         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Info: Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 altera_reserved_tck  " "Info:     0.403         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.707 " "Info: Worst-case recovery slack is 47.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.707         0.000 altera_reserved_tck  " "Info:    47.707         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.105 " "Info: Worst-case removal slack is 1.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.105         0.000 altera_reserved_tck  " "Info:     1.105         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.424 " "Info: Worst-case minimum pulse width slack is 49.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.424         0.000 altera_reserved_tck  " "Info:    49.424         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.860 ns " "Info: Worst Case Available Settling Time: 196.860 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.688 " "Info: Worst-case setup slack is 48.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.688         0.000 altera_reserved_tck  " "Info:    48.688         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Info: Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "Info:     0.185         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.986 " "Info: Worst-case recovery slack is 48.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.986         0.000 altera_reserved_tck  " "Info:    48.986         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.510 " "Info: Worst-case removal slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510         0.000 altera_reserved_tck  " "Info:     0.510         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.482 " "Info: Worst-case minimum pulse width slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482         0.000 altera_reserved_tck  " "Info:    49.482         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.535 ns " "Info: Worst Case Available Settling Time: 198.535 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Info: Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:44:05 2015 " "Info: Processing ended: Sun Nov 15 16:44:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Info: Quartus II Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
