Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2f59be0e0ef348158bacecdf93b78485 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_function_behav xil_defaultlib.test_function xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'in' [C:/Data/Labs/SchemaTech/Lab2/lab_2/lab_2.srcs/sources_1/new/func.v:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Data/Labs/SchemaTech/Lab2/lab_2/lab_2.srcs/sources_1/new/adder.v" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.func
Compiling module xil_defaultlib.test_function
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_function_behav
