# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

impl_lib: DCC_HELPER
impl_cell: dcc_helper
netlist_file: gen_outputs/ip_blocks/dcc_helper/schematic.net
root_dir: gen_outputs/ip_blocks/dcc_helper

lay_class: bag.layout.util.IPMarginTemplate
sch_class: aib_ams.schematic.aib_dcc_helper.aib_ams__aib_dcc_helper

params:
  cls_name: bag3_digital.layout.stdcells.util.STDCellWrapper
  params:
    draw_taps: False
    cls_name: aib_ams.layout.dcc_helper.DCCHelper
    params:
      pinfo:
          lch: 36
          top_layer: 4
          row_specs:
            - mos_type: nch
              width: 4
              threshold: standard
              bot_wires:
                data: [sup, 'sig<0:2>']
                shared: [sup]
              top_wires:
                data:
                  - wires: ['sig<0:3>']
                  - wires: ['sig<0>', 'sig_hs<0:1>', 'sig<3>']
              flip: True
            - mos_type: pch
              width: 4
              threshold: standard
              bot_wires: ['sig<0:2>']
              top_wires:
                data: ['sig<0:1>', sup]
                shared: [sup]
          tr_widths:
            sup: {2: 1}
            sig: {2: 1}
          tr_spaces: {}
      nsync: 4
      core_params:
        mux_params:
          seg_dict:
            tri: 2
            buf: 4
        flop_params:
          sa_params:
            seg_dict:
              in: 2
              fb: 4
              tail: 4
              sw: 1
            has_bridge: True
          sr_params:
            seg_dict:
              fb: 1
              ps: 2
              nr: 2
              ibuf: 2
              obuf: 2
              rst: 2
            has_outbuf: True
        inv_params:
          seg: 2
      sync_params:
        sa_params:
          seg_dict:
            in: 2
            fb: 4
            tail: 4
            sw: 1
          has_bridge: True
        sr_params:
          seg_dict:
            fb: 2
            ps: 2
            nr: 2
            ibuf: 2
            obuf: 2
            rst: 4
          has_outbuf: True
      buf_params:
        seg_list: [2, 8]


model_supply_wrap_mode: TOP
model_type: VERILOG
name_prefix: 'aib_dcc_helper_'
name_suffix: ''
exact_cell_names: [aibcr3_dcc_helper]


model_params:
  XCKBUF:
    XINV0: {view_name: ''}
    XINV1: {view_name: ''}
  XCORE:
    XDIV:
      XSA: {view_name: ''}
      XSR:
        XCORE: {view_name: ''}
        XIBUF<1:0>: {view_name: ''}
        XOBUF<1:0>: {view_name: ''}
    XINV0: {view_name: ''}
    XINV1: {view_name: ''}
    XMUXI:
      XBUF: {view_name: ''}
      XPASS<1:0>: {view_name: ''}
      XSUM: {view_name: ''}
    XMUXO:
      XBUF: {view_name: ''}
      XPASS<1:0>: {view_name: ''}
      XSUM: {view_name: ''}
  XDUMBUF:
    XINV0: {view_name: ''}
    XINV1: {view_name: ''}
  XDUMSYNC<3:0>:
    XSA: {view_name: ''}
    XSR:
      XCORE: {view_name: ''}
      XIBUF<1:0>: {view_name: ''}
      XOBUF<1:0>: {view_name: ''}
  XSYNC<3:0>:
    XSA: {view_name: ''}
    XSR:
      XCORE: {view_name: ''}
      XIBUF<1:0>: {view_name: ''}
      XOBUF<1:0>: {view_name: ''}
