simSeconds 0.21851224410300002
simTicks 218512294882.1315
finalTick 350317642645582.9
simFreq 999999000000.0
hostSeconds 424.2920839199999
hostTickRate 502894672.089987
hostMemory 53270241.60489199
simInsts 109999909.810297
simOps 116146702.68387498
hostInstRate 264456.13444899995
hostOpRate 279489.6025350001
system.clk_domain.clock 999.9990000000003
system.cpu_clk_domain.clock 499.9995000000001
system.cpu_voltage_domain.voltage 0.9999990000000003
system.l2.demandHits::switch_cpus.data 4899811.830963002
system.l2.demandHits::total 4899811.833219002
system.l2.overallHits::switch_cpus.data 4899811.830963002
system.l2.overallHits::total 4899811.833219002
system.l2.demandMisses::cpu.inst 2.3287649999999993
system.l2.demandMisses::cpu.data 5.085573
system.l2.demandMisses::switch_cpus.inst 16.917305999999993
system.l2.demandMisses::switch_cpus.data 6165953.009825001
system.l2.demandMisses::total 6165961.242609
system.l2.overallMisses::cpu.inst 2.3287649999999993
system.l2.overallMisses::cpu.data 5.085573
system.l2.overallMisses::switch_cpus.inst 16.917305999999993
system.l2.overallMisses::switch_cpus.data 6165953.009825001
system.l2.overallMisses::total 6165961.242609
system.l2.demandMissLatency::switch_cpus.inst 1481857.4245
system.l2.demandMissLatency::switch_cpus.data 516725440139.8805
system.l2.demandMissLatency::total 516726184965.21246
system.l2.overallMissLatency::switch_cpus.inst 1481857.4245
system.l2.overallMissLatency::switch_cpus.data 516725440139.8805
system.l2.overallMissLatency::total 516726184965.21246
system.l2.demandAccesses::cpu.inst 2.3287649999999993
system.l2.demandAccesses::cpu.data 5.085573
system.l2.demandAccesses::switch_cpus.inst 16.919561999999996
system.l2.demandAccesses::switch_cpus.data 11065764.840787997
system.l2.demandAccesses::total 11065773.075827995
system.l2.overallAccesses::cpu.inst 2.3287649999999993
system.l2.overallAccesses::cpu.data 5.085573
system.l2.overallAccesses::switch_cpus.inst 16.919561999999996
system.l2.overallAccesses::switch_cpus.data 11065764.840787997
system.l2.overallAccesses::total 11065773.075827995
system.l2.demandMissRate::cpu.inst 0.9999990000000003
system.l2.demandMissRate::cpu.data 0.9980650000000002
system.l2.demandMissRate::switch_cpus.inst 0.9999866720880002
system.l2.demandMissRate::switch_cpus.data 0.490757617796
system.l2.demandMissRate::total 0.49075792512800004
system.l2.overallMissRate::cpu.inst 0.9999990000000003
system.l2.overallMissRate::cpu.data 0.9980650000000002
system.l2.overallMissRate::switch_cpus.inst 0.9999866720880002
system.l2.overallMissRate::switch_cpus.data 0.490757617796
system.l2.overallMissRate::total 0.49075792512800004
system.l2.demandAvgMissLatency::switch_cpus.inst 88932.62725689549
system.l2.demandAvgMissLatency::switch_cpus.data 85329.80116365025
system.l2.demandAvgMissLatency::total 85329.81074582985
system.l2.overallAvgMissLatency::switch_cpus.inst 88932.62725689549
system.l2.overallAvgMissLatency::switch_cpus.data 85329.80116365025
system.l2.overallAvgMissLatency::total 85329.81074582985
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 361160.9299589999
system.l2.writebacks::total 361160.9299589999
system.l2.demandMshrMisses::switch_cpus.inst 16.917305999999993
system.l2.demandMshrMisses::switch_cpus.data 6165953.009825001
system.l2.demandMshrMisses::total 6165961.242609
system.l2.overallMshrMisses::switch_cpus.inst 16.917305999999993
system.l2.overallMshrMisses::switch_cpus.data 6165953.009825001
system.l2.overallMshrMisses::total 6165961.242609
system.l2.demandMshrMissLatency::switch_cpus.inst 1312684.3644999997
system.l2.demandMshrMissLatency::switch_cpus.data 455065908474.3505
system.l2.demandMshrMissLatency::total 455066570971.8424
system.l2.overallMshrMissLatency::switch_cpus.inst 1312684.3644999997
system.l2.overallMshrMissLatency::switch_cpus.data 455065908474.3505
system.l2.overallMshrMissLatency::total 455066570971.8424
system.l2.demandMshrMissRate::switch_cpus.inst 0.9999866720880002
system.l2.demandMshrMissRate::switch_cpus.data 0.490757617796
system.l2.demandMshrMissRate::total 0.49075792512800004
system.l2.overallMshrMissRate::switch_cpus.inst 0.9999866720880002
system.l2.overallMshrMissRate::switch_cpus.data 0.490757617796
system.l2.overallMshrMissRate::total 0.49075792512800004
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 78932.63725689551
system.l2.demandAvgMshrMissLatency::switch_cpus.data 75329.81101984605
system.l2.demandAvgMshrMissLatency::total 75329.82060214174
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 78932.63725689551
system.l2.overallAvgMshrMissLatency::switch_cpus.data 75329.81101984605
system.l2.overallAvgMshrMissLatency::total 75329.82060214174
system.l2.replacements 6165970.057076999
system.l2.ReadCleanReq.misses::cpu.inst 2.3287649999999993
system.l2.ReadCleanReq.misses::switch_cpus.inst 16.917305999999993
system.l2.ReadCleanReq.misses::total 17.277337999999993
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 1481857.4245
system.l2.ReadCleanReq.missLatency::total 1481857.4245
system.l2.ReadCleanReq.accesses::cpu.inst 2.3287649999999993
system.l2.ReadCleanReq.accesses::switch_cpus.inst 16.919561999999996
system.l2.ReadCleanReq.accesses::total 17.279593999999996
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000003
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.9999866720880002
system.l2.ReadCleanReq.missRate::total 0.9999866720880002
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 88932.62725689549
system.l2.ReadCleanReq.avgMissLatency::total 88324.09665319877
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 16.917305999999993
system.l2.ReadCleanReq.mshrMisses::total 16.917305999999993
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 1312684.3644999997
system.l2.ReadCleanReq.mshrMissLatency::total 1312684.3644999997
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.9999866720880002
system.l2.ReadCleanReq.mshrMissRate::total 0.9928188191900001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 78932.63725689551
system.l2.ReadCleanReq.avgMshrMissLatency::total 78932.63725689551
system.l2.ReadExReq.hits::switch_cpus.data 323473.36652100005
system.l2.ReadExReq.hits::total 323473.36652100005
system.l2.ReadExReq.misses::switch_cpus.data 174925.324724
system.l2.ReadExReq.misses::total 174925.324724
system.l2.ReadExReq.missLatency::switch_cpus.data 18915551219.181004
system.l2.ReadExReq.missLatency::total 18915551219.181004
system.l2.ReadExReq.accesses::switch_cpus.data 498398.691245
system.l2.ReadExReq.accesses::total 498398.691245
system.l2.ReadExReq.missRate::switch_cpus.data 0.30046656535300004
system.l2.ReadExReq.missRate::total 0.30046656535300004
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 85017.9753790864
system.l2.ReadExReq.avgMissLatency::total 85017.9753790864
system.l2.ReadExReq.mshrMisses::switch_cpus.data 174925.324724
system.l2.ReadExReq.mshrMisses::total 174925.324724
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 17166298343.411
system.l2.ReadExReq.mshrMissLatency::total 17166298343.411
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.30046656535300004
system.l2.ReadExReq.mshrMissRate::total 0.30046656535300004
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 75017.98596858751
system.l2.ReadExReq.avgMshrMissLatency::total 75017.98596858751
system.l2.ReadSharedReq.hits::switch_cpus.data 4576338.464441999
system.l2.ReadSharedReq.hits::total 4576338.464441999
system.l2.ReadSharedReq.misses::cpu.data 4.762287000000001
system.l2.ReadSharedReq.misses::switch_cpus.data 5991027.685100999
system.l2.ReadSharedReq.misses::total 5991027.685100999
system.l2.ReadSharedReq.missLatency::switch_cpus.data 497809888920.6995
system.l2.ReadSharedReq.missLatency::total 497809888920.6995
system.l2.ReadSharedReq.accesses::cpu.data 4.762287000000001
system.l2.ReadSharedReq.accesses::switch_cpus.data 10567366.149542997
system.l2.ReadSharedReq.accesses::total 10567366.149542997
system.l2.ReadSharedReq.missRate::cpu.data 0.9933110000000003
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.498393190709
system.l2.ReadSharedReq.missRate::total 0.498393190709
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 85334.84743936523
system.l2.ReadSharedReq.avgMissLatency::total 85334.84743936523
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 5991027.685100999
system.l2.ReadSharedReq.mshrMisses::total 5991027.685100999
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 437899610130.9395
system.l2.ReadSharedReq.mshrMissLatency::total 437899610130.9395
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.498393190709
system.l2.ReadSharedReq.mshrMissRate::total 0.498393190709
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 75334.85725802572
system.l2.ReadSharedReq.avgMshrMissLatency::total 75334.85725802572
system.l2.WritebackDirty.hits::writebacks 1965336.774455
system.l2.WritebackDirty.hits::total 1965336.774455
system.l2.WritebackDirty.accesses::writebacks 1965336.774455
system.l2.WritebackDirty.accesses::total 1965336.774455
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.l2.tags.tagsInUse 32767.967081117327
system.l2.tags.totalRefs 22818806.297635004
system.l2.tags.sampledRefs 6198738.024309002
system.l2.tags.avgRefs 5.596554788499
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 0.18902543863899998
system.l2.tags.occupancies::cpu.data 1.1835991389279996
system.l2.tags.occupancies::switch_cpus.inst 0.334447242769
system.l2.tags.occupancies::switch_cpus.data 32766.470942095926
system.l2.tags.avgOccs::cpu.inst 5.697733999999999e-06
system.l2.tags.avgOccs::cpu.data 3.6157369e-05
system.l2.tags.avgOccs::switch_cpus.inst 1.0066748000000003e-05
system.l2.tags.avgOccs::switch_cpus.data 0.9999533916129999
system.l2.tags.avgOccs::total 0.9999990000000003
system.l2.tags.occupanciesTaskId::1024 32767.96723200001
system.l2.tags.ageTaskId_1024::0 216.56720299999995
system.l2.tags.ageTaskId_1024::1 2366.0524369999994
system.l2.tags.ageTaskId_1024::2 15855.653833
system.l2.tags.ageTaskId_1024::3 11326.354743999997
system.l2.tags.ageTaskId_1024::4 3075.947318000001
system.l2.tags.ratioOccsTaskId::1024 0.9999990000000003
system.l2.tags.tagAccesses 183218273.665344
system.l2.tags.dataAccesses 183218273.665344
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.mem_ctrls.avgPriority_writebacks::samples 360754.00642099994
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 16.917305999999993
system.mem_ctrls.avgPriority_switch_cpus.data::samples 6163762.037934
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.02749926880626575
system.mem_ctrls.numReadWriteTurnArounds 22474.349532
system.mem_ctrls.numWriteReadTurnArounds 22474.347598
system.mem_ctrls.numStayReadState 12290614.582562998
system.mem_ctrls.numStayWriteState 339046.624034
system.mem_ctrls.readReqs 6165961.136080999
system.mem_ctrls.writeReqs 361161.0277029999
system.mem_ctrls.readBursts 6165961.136080999
system.mem_ctrls.writeBursts 361161.0277029999
system.mem_ctrls.servicedByWrQ 2190.8653630000003
system.mem_ctrls.mergedWrBursts 407.021282
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.9742648700000003
system.mem_ctrls.avgWrQLen 25.16713191
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 6165961.136080999
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 361161.0277029999
system.mem_ctrls.rdQLenPdf::0 2348716.153946
system.mem_ctrls.rdQLenPdf::1 2143407.88933
system.mem_ctrls.rdQLenPdf::2 1249552.516164
system.mem_ctrls.rdQLenPdf::3 422092.941736
system.mem_ctrls.rdQLenPdf::4 0.766158
system.mem_ctrls.rdQLenPdf::5 0.003384
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.06293299999999999
system.mem_ctrls.wrQLenPdf::1 0.06293299999999999
system.mem_ctrls.wrQLenPdf::2 0.06293299999999999
system.mem_ctrls.wrQLenPdf::3 0.06293299999999999
system.mem_ctrls.wrQLenPdf::4 0.06293299999999999
system.mem_ctrls.wrQLenPdf::5 0.06293299999999999
system.mem_ctrls.wrQLenPdf::6 0.06293299999999999
system.mem_ctrls.wrQLenPdf::7 0.06293299999999999
system.mem_ctrls.wrQLenPdf::8 0.06293299999999999
system.mem_ctrls.wrQLenPdf::9 0.06293299999999999
system.mem_ctrls.wrQLenPdf::10 0.06293299999999999
system.mem_ctrls.wrQLenPdf::11 0.06293299999999999
system.mem_ctrls.wrQLenPdf::12 0.06293299999999999
system.mem_ctrls.wrQLenPdf::13 0.06293299999999999
system.mem_ctrls.wrQLenPdf::14 0.06293299999999999
system.mem_ctrls.wrQLenPdf::15 436.106488
system.mem_ctrls.wrQLenPdf::16 512.0114459999999
system.mem_ctrls.wrQLenPdf::17 11793.791269000001
system.mem_ctrls.wrQLenPdf::18 18018.024975
system.mem_ctrls.wrQLenPdf::19 20889.166065
system.mem_ctrls.wrQLenPdf::20 22530.865656
system.mem_ctrls.wrQLenPdf::21 22639.711546
system.mem_ctrls.wrQLenPdf::22 22757.052672
system.mem_ctrls.wrQLenPdf::23 22931.484940000002
system.mem_ctrls.wrQLenPdf::24 23082.318202
system.mem_ctrls.wrQLenPdf::25 23322.845584999995
system.mem_ctrls.wrQLenPdf::26 23423.352823999998
system.mem_ctrls.wrQLenPdf::27 24141.130748000003
system.mem_ctrls.wrQLenPdf::28 23772.742502000005
system.mem_ctrls.wrQLenPdf::29 25448.664439
system.mem_ctrls.wrQLenPdf::30 24633.0468
system.mem_ctrls.wrQLenPdf::31 26865.282671000004
system.mem_ctrls.wrQLenPdf::32 23330.908014000004
system.mem_ctrls.wrQLenPdf::33 128.587019
system.mem_ctrls.wrQLenPdf::34 51.698403
system.mem_ctrls.wrQLenPdf::35 21.21391
system.mem_ctrls.wrQLenPdf::36 8.171304
system.mem_ctrls.wrQLenPdf::37 5.26209
system.mem_ctrls.wrQLenPdf::38 3.310282
system.mem_ctrls.wrQLenPdf::39 2.158344
system.mem_ctrls.wrQLenPdf::40 1.415688
system.mem_ctrls.wrQLenPdf::41 0.8761019999999999
system.mem_ctrls.wrQLenPdf::42 0.537652
system.mem_ctrls.wrQLenPdf::43 0.36746
system.mem_ctrls.wrQLenPdf::44 0.266892
system.mem_ctrls.wrQLenPdf::45 0.185664
system.mem_ctrls.wrQLenPdf::46 0.129578
system.mem_ctrls.wrQLenPdf::47 0.10056799999999999
system.mem_ctrls.wrQLenPdf::48 0.083162
system.mem_ctrls.wrQLenPdf::49 0.061888
system.mem_ctrls.wrQLenPdf::50 0.050283999999999995
system.mem_ctrls.wrQLenPdf::51 0.03868
system.mem_ctrls.wrQLenPdf::52 0.023208
system.mem_ctrls.wrQLenPdf::53 0.00967
system.mem_ctrls.wrQLenPdf::54 0.007736
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 22474.347598
system.mem_ctrls.rdPerTurnAround::mean 5990.515027828055
system.mem_ctrls.rdPerTurnAround::gmean 1436.1226612239075
system.mem_ctrls.rdPerTurnAround::stdev 29551.746863220636
system.mem_ctrls.rdPerTurnAround::0-2047 3059.8920619999994
system.mem_ctrls.rdPerTurnAround::2048-4095 8.779704
system.mem_ctrls.rdPerTurnAround::4096-6143 3.207741
system.mem_ctrls.rdPerTurnAround::34816-36863 0.140048
system.mem_ctrls.rdPerTurnAround::total 22474.347598
system.mem_ctrls.wrPerTurnAround::samples 22474.349532
system.mem_ctrls.wrPerTurnAround::mean 16.074293866481003
system.mem_ctrls.wrPerTurnAround::gmean 16.070228516851998
system.mem_ctrls.wrPerTurnAround::stdev 0.3447226813990001
system.mem_ctrls.wrPerTurnAround::16 21905.148343
system.mem_ctrls.wrPerTurnAround::17 97.45293199999998
system.mem_ctrls.wrPerTurnAround::18 368.828898
system.mem_ctrls.wrPerTurnAround::19 85.41468400000001
system.mem_ctrls.wrPerTurnAround::total 22474.349532
system.mem_ctrls.bytesReadWrQ 140215.38323200002
system.mem_ctrls.bytesReadSys 394621512.70918393
system.mem_ctrls.bytesWrittenSys 23114305.772991993
system.mem_ctrls.avgRdBWSys 1533898713.9100306
system.mem_ctrls.avgWrBWSys 77563437.18253198
system.mem_ctrls.totGap 218523465025.33002
system.mem_ctrls.avgGap 51672.15844471999
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 1082.7075839999995
system.mem_ctrls.requestorReadBytes::switch_cpus.data 394480770.799104
system.mem_ctrls.requestorWriteBytes::writebacks 23088220.667327996
system.mem_ctrls.requestorReadRate::switch_cpus.inst 16391.258681182342
system.mem_ctrls.requestorReadRate::switch_cpus.data 1533206174.0223255
system.mem_ctrls.requestorWriteRate::writebacks 77488545.21065679
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 16.917305999999993
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 6165952.903297
system.mem_ctrls.requestorWriteAccesses::writebacks 361161.0277029999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 615943.33725
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 200923179098.97153
system.mem_ctrls.requestorWriteTotalLat::writebacks 5266180007678.485
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 37715.09973063
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 34107.5955743
system.mem_ctrls.requestorWriteAvgLat::writebacks 335658141.60186535
system.mem_ctrls.dram.bytesRead::cpu.inst 149.04095999999996
system.mem_ctrls.dram.bytesRead::cpu.data 325.476672
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 1082.7075839999995
system.mem_ctrls.dram.bytesRead::switch_cpus.data 394621000.534656
system.mem_ctrls.dram.bytesRead::total 394621527.432832
system.mem_ctrls.dram.bytesInstRead::cpu.inst 149.04095999999996
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 1082.7075839999995
system.mem_ctrls.dram.bytesInstRead::total 1105.7496319999996
system.mem_ctrls.dram.bytesWritten::writebacks 23114305.772991993
system.mem_ctrls.dram.bytesWritten::total 23114305.772991993
system.mem_ctrls.dram.numReads::cpu.inst 2.3287649999999993
system.mem_ctrls.dram.numReads::cpu.data 5.085573
system.mem_ctrls.dram.numReads::switch_cpus.inst 16.917305999999993
system.mem_ctrls.dram.numReads::switch_cpus.data 6165953.133354
system.mem_ctrls.dram.numReads::total 6165961.366138
system.mem_ctrls.dram.numWrites::writebacks 361161.0277029999
system.mem_ctrls.dram.numWrites::total 361161.0277029999
system.mem_ctrls.dram.bwRead::cpu.inst 7383.569377
system.mem_ctrls.dram.bwRead::cpu.data 15697.5746
system.mem_ctrls.dram.bwRead::switch_cpus.inst 16391.225980999996
system.mem_ctrls.dram.bwRead::switch_cpus.data 1533896189.751286
system.mem_ctrls.dram.bwRead::total 1533898762.0295649
system.mem_ctrls.dram.bwInstRead::cpu.inst 7383.569377
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 16391.225980999996
system.mem_ctrls.dram.bwInstRead::total 16964.192687
system.mem_ctrls.dram.bwWrite::writebacks 77563437.155831
system.mem_ctrls.dram.bwWrite::total 77563437.155831
system.mem_ctrls.dram.bwTotal::writebacks 77563437.155831
system.mem_ctrls.dram.bwTotal::cpu.inst 7383.569377
system.mem_ctrls.dram.bwTotal::cpu.data 15697.5746
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 16391.225980999996
system.mem_ctrls.dram.bwTotal::switch_cpus.data 1533896189.751286
system.mem_ctrls.dram.bwTotal::total 1611462199.376452
system.mem_ctrls.dram.readBursts 6163770.276519999
system.mem_ctrls.dram.writeBursts 360753.44792699994
system.mem_ctrls.dram.perBankRdBursts::0 410545.07716499997
system.mem_ctrls.dram.perBankRdBursts::1 406300.93504400004
system.mem_ctrls.dram.perBankRdBursts::2 377591.29424300004
system.mem_ctrls.dram.perBankRdBursts::3 381370.778085
system.mem_ctrls.dram.perBankRdBursts::4 341248.964466
system.mem_ctrls.dram.perBankRdBursts::5 419941.0559139999
system.mem_ctrls.dram.perBankRdBursts::6 372038.222206
system.mem_ctrls.dram.perBankRdBursts::7 380343.531735
system.mem_ctrls.dram.perBankRdBursts::8 355850.644964
system.mem_ctrls.dram.perBankRdBursts::9 377564.94851899997
system.mem_ctrls.dram.perBankRdBursts::10 391327.474297
system.mem_ctrls.dram.perBankRdBursts::11 389339.552407
system.mem_ctrls.dram.perBankRdBursts::12 394052.316643
system.mem_ctrls.dram.perBankRdBursts::13 374653.082316
system.mem_ctrls.dram.perBankRdBursts::14 389746.8912669999
system.mem_ctrls.dram.perBankRdBursts::15 401855.507249
system.mem_ctrls.dram.perBankWrBursts::0 22730.096798000002
system.mem_ctrls.dram.perBankWrBursts::1 22572.921867
system.mem_ctrls.dram.perBankWrBursts::2 22620.443347000004
system.mem_ctrls.dram.perBankWrBursts::3 22577.268865
system.mem_ctrls.dram.perBankWrBursts::4 22496.464386000003
system.mem_ctrls.dram.perBankWrBursts::5 22760.281349999994
system.mem_ctrls.dram.perBankWrBursts::6 22294.177284000005
system.mem_ctrls.dram.perBankWrBursts::7 22350.626875
system.mem_ctrls.dram.perBankWrBursts::8 22428.667758
system.mem_ctrls.dram.perBankWrBursts::9 22505.223427
system.mem_ctrls.dram.perBankWrBursts::10 22608.916302999998
system.mem_ctrls.dram.perBankWrBursts::11 22576.457453000003
system.mem_ctrls.dram.perBankWrBursts::12 22725.008274000003
system.mem_ctrls.dram.perBankWrBursts::13 22472.781595999997
system.mem_ctrls.dram.perBankWrBursts::14 22547.581490999994
system.mem_ctrls.dram.perBankWrBursts::15 22486.530853
system.mem_ctrls.dram.totQLat 85352809675.2665
system.mem_ctrls.dram.totBusLat 30818851382.599995
system.mem_ctrls.dram.totMemAccLat 200923502360.01648
system.mem_ctrls.dram.avgQLat 15376.596583760003
system.mem_ctrls.dram.avgBusLat 4999.995000000001
system.mem_ctrls.dram.avgMemAccLat 34126.57783376
system.mem_ctrls.dram.readRowHits 4822670.122816999
system.mem_ctrls.dram.writeRowHits 170449.072461
system.mem_ctrls.dram.readRowHitRate 71.14951363000002
system.mem_ctrls.dram.writeRowHitRate 44.29243906000001
system.mem_ctrls.dram.bytesPerActivate::samples 1531408.0524650004
system.mem_ctrls.dram.bytesPerActivate::mean 260.917436235318
system.mem_ctrls.dram.bytesPerActivate::gmean 147.86814842520798
system.mem_ctrls.dram.bytesPerActivate::stdev 305.78318652455107
system.mem_ctrls.dram.bytesPerActivate::0-127 774452.902165
system.mem_ctrls.dram.bytesPerActivate::128-255 343010.981515
system.mem_ctrls.dram.bytesPerActivate::256-383 81088.14547300001
system.mem_ctrls.dram.bytesPerActivate::384-511 32089.404871000006
system.mem_ctrls.dram.bytesPerActivate::512-639 23256.809161000005
system.mem_ctrls.dram.bytesPerActivate::640-767 17901.769729
system.mem_ctrls.dram.bytesPerActivate::768-895 24095.438032000002
system.mem_ctrls.dram.bytesPerActivate::896-1023 12880.907491
system.mem_ctrls.dram.bytesPerActivate::1024-1151 222631.69402800006
system.mem_ctrls.dram.bytesPerActivate::total 1531408.0524650004
system.mem_ctrls.dram.dramBytesRead 394481297.69727993
system.mem_ctrls.dram.dramBytesWritten 23088220.667327996
system.mem_ctrls.dram.avgRdBW 1533.208746479989
system.mem_ctrls.dram.avgWrBW 77.488545233778
system.mem_ctrls.dram.peakBW 12799.9872
system.mem_ctrls.dram.busUtil 12.583296450000002
system.mem_ctrls.dram.busUtilRead 11.97879997
system.mem_ctrls.dram.busUtilWrite 0.6060653800000001
system.mem_ctrls.dram.pageHitRate 70.37138816000002
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.mem_ctrls.dram.rank0.actEnergy 5564826187.103822
system.mem_ctrls.dram.rank0.preEnergy 2957782688.2045197
system.mem_ctrls.dram.rank0.readEnergy 22058172901.647964
system.mem_ctrls.dram.rank0.writeEnergy 941699956.1072401
system.mem_ctrls.dram.rank0.refreshEnergy 17249262745.606323
system.mem_ctrls.dram.rank0.actBackEnergy 82412787235.55348
system.mem_ctrls.dram.rank0.preBackEnergy 14508479329.401121
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 145693011043.62448
system.mem_ctrls.dram.rank0.averagePower 645.0932223935309
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 36713842067.11
system.mem_ctrls.dram.rank0.pwrStateTime::REF 7296642738.59625
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 174501810076.42526
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 5369402872.645559
system.mem_ctrls.dram.rank1.preEnergy 2853910870.900155
system.mem_ctrls.dram.rank1.readEnergy 21951147621.805077
system.mem_ctrls.dram.rank1.writeEnergy 941433092.5490999
system.mem_ctrls.dram.rank1.refreshEnergy 17249262745.606323
system.mem_ctrls.dram.rank1.actBackEnergy 81729118506.65553
system.mem_ctrls.dram.rank1.preBackEnergy 15084200235.231358
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 145178475945.3931
system.mem_ctrls.dram.rank1.averagePower 642.7330524728598
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 38227890528.43075
system.mem_ctrls.dram.rank1.pwrStateTime::REF 7296643970.664999
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 172987760383.03577
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.membus.transDist::ReadResp 5991036.123766
system.membus.transDist::WritebackDirty 361161.0277029999
system.membus.transDist::CleanEvict 5804792.378577
system.membus.transDist::ReadExReq 174925.296521
system.membus.transDist::ReadExResp 174925.297327
system.membus.transDist::ReadSharedReq 5991035.83956
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 18497875.963454
system.membus.pktCount::total 18497875.963454
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 417735836.722944
system.membus.pktSize::total 417735836.722944
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 6165961.136080999
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 6165961.136080999
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 6165961.136080999
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.membus.reqLayer0.occupancy 14872860122.117
system.membus.reqLayer0.utilization 0.058952500000000005
system.membus.respLayer1.occupancy 32515528130.66175
system.membus.respLayer1.utilization 0.12284450000000002
system.membus.snoop_filter.totRequests 12331914.542360997
system.membus.snoop_filter.hitSingleRequests 6165953.406279999
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 437024589.76539105
system.switch_cpus.cpi 4.370239873606001
system.switch_cpus.ipc 0.272304315169
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 162586190.843001
system.switch_cpus.instsIssued 178957143.34479204
system.switch_cpus.squashedInstsIssued 1333489.689553
system.switch_cpus.squashedInstsExamined 56986313.277949005
system.switch_cpus.squashedOperandsExamined 42444417.201942995
system.switch_cpus.numIssuedDist::samples 437023863.7534461
system.switch_cpus.numIssuedDist::mean 0.489233072823
system.switch_cpus.numIssuedDist::stdev 1.0428953034490003
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 348087987.819726
system.switch_cpus.numIssuedDist::1 40588682.563396014
system.switch_cpus.numIssuedDist::2 27610460.209592
system.switch_cpus.numIssuedDist::3 10510667.749836996
system.switch_cpus.numIssuedDist::4 4191049.214518
system.switch_cpus.numIssuedDist::5 2136535.67919
system.switch_cpus.numIssuedDist::6 3263237.32647
system.switch_cpus.numIssuedDist::7 492707.6258770001
system.switch_cpus.numIssuedDist::8 142535.56483999998
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000002
system.switch_cpus.numIssuedDist::total 437023863.7534461
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 2689090.8499050005
system.switch_cpus.statFuBusy::MemWrite 26533.754886000006
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.078648
system.switch_cpus.statIssuedInstType_0::IntAlu 89199717.73677596
system.switch_cpus.statIssuedInstType_0::IntMult 1059621.6076990003
system.switch_cpus.statIssuedInstType_0::IntDiv 54773.637491
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.002256
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0033840000000000003
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.001128
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 47211.154561
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 70719.68991
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 0.028767
system.switch_cpus.statIssuedInstType_0::SimdCmp 0.146656
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 70984.23815100001
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 0.027317
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 79352905.32881802
system.switch_cpus.statIssuedInstType_0::MemWrite 9101209.66323
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 178957143.34479204
system.switch_cpus.issueRate 0.4892320129519999
system.switch_cpus.fuBusy 2715624.6047909996
system.switch_cpus.fuBusyRate 0.012692263779999997
system.switch_cpus.intInstQueueReads 795784575.3312659
system.switch_cpus.intInstQueueWrites 217752059.48808903
system.switch_cpus.intInstQueueWakeupAccesses 135913655.50909102
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 3202659.473295
system.switch_cpus.vecInstQueueWrites 1820444.8320570001
system.switch_cpus.vecInstQueueWakeupAccesses 1550514.9998159998
system.switch_cpus.intAluAccesses 180071063.25106898
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1601704.619866
system.switch_cpus.numSquashedInsts 1908835.6363310004
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 46.525306
system.switch_cpus.idleCycles 4145.85529
system.switch_cpus.MemDepUnit__0.insertedLoads 49446049.676603004
system.switch_cpus.MemDepUnit__0.insertedStores 10000971.051958999
system.switch_cpus.MemDepUnit__0.conflictingLoads 10376234.360800998
system.switch_cpus.MemDepUnit__0.conflictingStores 0.048591
system.switch_cpus.MemDepUnit__0.MDPLookups 47325606.161741
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 2120443.514862
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 5858273.145351
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 31334.090924999997
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 70430.375967
system.switch_cpus.branchPred.lookups_0::CallDirect 49678.511832
system.switch_cpus.branchPred.lookups_0::CallIndirect 0.025786000000000003
system.switch_cpus.branchPred.lookups_0::DirectCond 42401391.109023
system.switch_cpus.branchPred.lookups_0::DirectUncond 4958041.701087001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 0.158499
system.switch_cpus.branchPred.lookups_0::total 47479541.882194
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 24487.797790999997
system.switch_cpus.branchPred.squashes_0::CallDirect 3735.8209220000003
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.025786000000000003
system.switch_cpus.branchPred.squashes_0::DirectCond 19948493.728016
system.switch_cpus.branchPred.squashes_0::DirectUncond 2406033.9040720006
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 0.110554
system.switch_cpus.branchPred.squashes_0::total 22382751.387140997
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.678883
system.switch_cpus.branchPred.corrected_0::CallDirect 0.38823500000000005
system.switch_cpus.branchPred.corrected_0::CallIndirect 0.0
system.switch_cpus.branchPred.corrected_0::DirectCond 2457433.0863739997
system.switch_cpus.branchPred.corrected_0::DirectUncond 6.833687
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 0.047945
system.switch_cpus.branchPred.corrected_0::total 2457441.035124
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 45942.57817599999
system.switch_cpus.branchPred.committed_0::CallDirect 45942.690910000005
system.switch_cpus.branchPred.committed_0::CallIndirect 0.0
system.switch_cpus.branchPred.committed_0::DirectCond 22452898.225167997
system.switch_cpus.branchPred.committed_0::DirectUncond 2552008.067366
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 0.047945
system.switch_cpus.branchPred.committed_0::total 25096791.609565
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.678883
system.switch_cpus.branchPred.mispredicted_0::CallDirect 0.29548800000000003
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 0.0
system.switch_cpus.branchPred.mispredicted_0::DirectCond 2215520.850121
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 1.4158709999999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 0.046817
system.switch_cpus.branchPred.mispredicted_0::total 2215523.2871799995
system.switch_cpus.branchPred.targetProvider_0::NoTarget 29713894.368518002
system.switch_cpus.branchPred.targetProvider_0::BTB 17695217.138837002
system.switch_cpus.branchPred.targetProvider_0::RAS 70430.373711
system.switch_cpus.branchPred.targetProvider_0::Indirect 0.001128
system.switch_cpus.branchPred.targetProvider_0::total 47479541.882194
system.switch_cpus.branchPred.targetWrong_0::NoBranch 1360978.9121300003
system.switch_cpus.branchPred.targetWrong_0::Return 1096461.445239
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.677755
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 2457441.035124
system.switch_cpus.branchPred.condPredicted 42401391.109023
system.switch_cpus.branchPred.condPredictedTaken 12707932.01727
system.switch_cpus.branchPred.condIncorrect 2457441.035124
system.switch_cpus.branchPred.predTakenBTBMiss 11.184538
system.switch_cpus.branchPred.NotTakenMispredicted 1360979.5898850004
system.switch_cpus.branchPred.TakenMispredicted 1096461.445239
system.switch_cpus.branchPred.BTBLookups 47479541.882194
system.switch_cpus.branchPred.BTBUpdates 1360978.8630570003
system.switch_cpus.branchPred.BTBHits 44501886.52527301
system.switch_cpus.branchPred.BTBHitRatio 0.9377658349879999
system.switch_cpus.branchPred.BTBMispredicted 23.520334000000002
system.switch_cpus.branchPred.indirectLookups 0.184285
system.switch_cpus.branchPred.indirectHits 0.001128
system.switch_cpus.branchPred.indirectMisses 0.18315700000000001
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 70430.375967
system.switch_cpus.branchPred.btb.lookups::CallDirect 49678.511832
system.switch_cpus.branchPred.btb.lookups::CallIndirect 0.025786000000000003
system.switch_cpus.branchPred.btb.lookups::DirectCond 42401391.109023
system.switch_cpus.branchPred.btb.lookups::DirectUncond 4958041.701087001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 0.158499
system.switch_cpus.branchPred.btb.lookups::total 47479541.882194
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 70430.375967
system.switch_cpus.branchPred.btb.misses::CallDirect 0.49637200000000004
system.switch_cpus.branchPred.btb.misses::CallIndirect 0.025786000000000003
system.switch_cpus.branchPred.btb.misses::DirectCond 2907182.653271
system.switch_cpus.branchPred.btb.misses::DirectUncond 41.64702599999999
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 0.158499
system.switch_cpus.branchPred.btb.misses::total 2977655.356921001
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 0.38823500000000005
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 1360971.641135
system.switch_cpus.branchPred.btb.updates::DirectUncond 6.833687
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 1360978.8630570003
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 0.38823500000000005
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 1360971.641135
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 6.833687
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 1360978.8630570003
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.switch_cpus.branchPred.indirectBranchPred.lookups 0.184285
system.switch_cpus.branchPred.indirectBranchPred.hits 0.001128
system.switch_cpus.branchPred.indirectBranchPred.misses 0.18315700000000001
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 0.047945
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 0.23223000000000002
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.034247
system.switch_cpus.branchPred.ras.pushes 74166.33540899999
system.switch_cpus.branchPred.ras.pops 74166.22267500001
system.switch_cpus.branchPred.ras.squashes 28223.644498999998
system.switch_cpus.branchPred.ras.used 45942.57817599999
system.switch_cpus.branchPred.ras.correct 45941.899292999995
system.switch_cpus.branchPred.ras.incorrect 0.678883
system.switch_cpus.commit.commitSquashedInsts 57249115.09348099
system.switch_cpus.commit.branchMispredicts 2457433.8132019998
system.switch_cpus.commit.numCommittedDist::samples 415917460.53180003
system.switch_cpus.commit.numCommittedDist::mean 0.30993299106300004
system.switch_cpus.commit.numCommittedDist::stdev 0.7654826751179999
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 359154273.033233
system.switch_cpus.commit.numCommittedDist::1 27155686.405625
system.switch_cpus.commit.numCommittedDist::2 10378229.592894
system.switch_cpus.commit.numCommittedDist::3 19229271.500048
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999969999999996
system.switch_cpus.commit.numCommittedDist::total 415917460.53180003
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.053989999999999996
system.switch_cpus.commit.functionCalls 45942.690910000005
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.078648
system.switch_cpus.commit.committedInstType_0::IntAlu 64793319.308204986
system.switch_cpus.commit.committedInstType_0::IntMult 917104.5041729999
system.switch_cpus.commit.committedInstType_0::IntDiv 54692.296297
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.002256
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0033840000000000003
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.001128
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 46295.286669
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 69442.870978
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 0.028767
system.switch_cpus.commit.committedInstType_0::SimdCmp 0.136342
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 69520.04488100001
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 0.025383000000000003
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 32431982.300469995
system.switch_cpus.commit.committedInstType_0::MemWrite 7217603.203976
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105599960.09155698
system.switch_cpus.commit.commitEligibleSamples 19229271.500048
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 1.299101
system.switch_cpus.commitStats0.numInsts 99999977.427888
system.switch_cpus.commitStats0.numOps 105599960.09155698
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.20660502
system.switch_cpus.commitStats0.numOpsNotNOP 105599882.87027399
system.switch_cpus.commitStats0.cpi 4.370239873606001
system.switch_cpus.commitStats0.ipc 0.272304315169
system.switch_cpus.commitStats0.numMemRefs 39649585.504446
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 83915477.424441
system.switch_cpus.commitStats0.numLoadInsts 32431982.300469995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7217603.1422500005
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 1431211.198321
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.078648
system.switch_cpus.commitStats0.committedInstType::IntAlu 64793319.308204986
system.switch_cpus.commitStats0.committedInstType::IntMult 917104.5041729999
system.switch_cpus.commitStats0.committedInstType::IntDiv 54692.296297
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.002256
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0033840000000000003
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.001128
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 46295.286669
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 69442.870978
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 0.028767
system.switch_cpus.commitStats0.committedInstType::SimdCmp 0.136342
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 69520.04488100001
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 0.025383000000000003
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 32431982.300469995
system.switch_cpus.commitStats0.committedInstType::MemWrite 7217603.203976
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105599960.09155698
system.switch_cpus.commitStats0.committedControl::IsControl 25096791.697798997
system.switch_cpus.commitStats0.committedControl::IsDirectControl 25050849.071678005
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 45942.62612099999
system.switch_cpus.commitStats0.committedControl::IsCondControl 22452898.215578
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2643893.482221
system.switch_cpus.commitStats0.committedControl::IsCall 45942.690910000005
system.switch_cpus.commitStats0.committedControl::IsReturn 45942.57817599999
system.switch_cpus.decode.idleCycles 36337845.03277899
system.switch_cpus.decode.blockedCycles 326730517.68061304
system.switch_cpus.decode.runCycles 62715361.473321
system.switch_cpus.decode.unblockCycles 8782520.765294999
system.switch_cpus.decode.squashCycles 2457618.801438
system.switch_cpus.decode.branchResolved 16184753.921528
system.switch_cpus.decode.branchMispred 35.378719999999994
system.switch_cpus.decode.decodedInsts 171827879.809858
system.switch_cpus.decode.squashedInsts 21.275810999999997
system.switch_cpus.executeStats0.numInsts 177048307.01966196
system.switch_cpus.executeStats0.numNop 77.238607
system.switch_cpus.executeStats0.numBranches 33404770.24633399
system.switch_cpus.executeStats0.numLoadInsts 78477686.46782699
system.switch_cpus.executeStats0.numStoreInsts 9015568.295621
system.switch_cpus.executeStats0.instRate 0.4833200370540001
system.switch_cpus.executeStats0.numCCRegReads 77962517.628552
system.switch_cpus.executeStats0.numCCRegWrites 70050736.20465301
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 178984025.16775802
system.switch_cpus.executeStats0.numIntRegWrites 76382193.816309
system.switch_cpus.executeStats0.numMemRefs 87493254.76344804
system.switch_cpus.executeStats0.numMiscRegReads 16207936.082044
system.switch_cpus.executeStats0.numMiscRegWrites 1.120952
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 17765647.513676
system.switch_cpus.fetch.cycles 371895565.911064
system.switch_cpus.fetch.squashCycles 4915252.046720001
system.switch_cpus.fetch.cacheLines 61085753.69496899
system.switch_cpus.fetch.icacheSquashes 748415.911469
system.switch_cpus.fetch.nisnDist::samples 437023863.7534461
system.switch_cpus.fetch.nisnDist::mean 0.537854730956
system.switch_cpus.fetch.nisnDist::stdev 0.9743951425049998
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 344323480.66585994
system.switch_cpus.fetch.nisnDist::1 37097162.13894099
system.switch_cpus.fetch.nisnDist::2 13610711.594635999
system.switch_cpus.fetch.nisnDist::3 41992509.354008995
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999969999999996
system.switch_cpus.fetch.nisnDist::total 437023863.7534461
system.switch_cpus.fetchStats0.numInsts 181192116.60352996
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.5121034524739999
system.switch_cpus.fetchStats0.numBranches 47479541.882194
system.switch_cpus.fetchStats0.branchRate 0.13689778129199998
system.switch_cpus.fetchStats0.icacheStallCycles 62670671.795334004
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 2457618.801438
system.switch_cpus.iew.blockCycles 43118421.826340005
system.switch_cpus.iew.unblockCycles 121446158.56902598
system.switch_cpus.iew.dispatchedInsts 162586268.280804
system.switch_cpus.iew.dispSquashedInsts 268888.630096
system.switch_cpus.iew.dispLoadInsts 49446049.676603004
system.switch_cpus.iew.dispStoreInsts 10000971.051958999
system.switch_cpus.iew.dispNonSpecInsts 0.199196
system.switch_cpus.iew.iqFullEvents 114206.751389
system.switch_cpus.iew.lsqFullEvents 120434949.726978
system.switch_cpus.iew.predictedTakenIncorrect 1120014.7786609998
system.switch_cpus.iew.predictedNotTakenIncorrect 1397924.209219
system.switch_cpus.iew.branchMispredicts 2517938.9878799994
system.switch_cpus.iew.instsToCommit 138062923.338689
system.switch_cpus.iew.writebackCount 137464170.508907
system.switch_cpus.iew.producerInst 78907497.331303
system.switch_cpus.iew.consumerInst 149654210.19067302
system.switch_cpus.iew.wbRate 0.3828432507130001
system.switch_cpus.iew.wbFanout 0.5298337999779998
system.switch_cpus.lsq0.forwLoads 303324.598186
system.switch_cpus.lsq0.squashedLoads 17014070.042442
system.switch_cpus.lsq0.ignoredResponses 882.826997
system.switch_cpus.lsq0.memOrderViolation 5.134214
system.switch_cpus.lsq0.squashedStores 2783369.183761
system.switch_cpus.lsq0.rescheduledLoads 31928.413092000003
system.switch_cpus.lsq0.blockedByCache 6681223.68872
system.switch_cpus.lsq0.loadToUse::samples 32431982.278470993
system.switch_cpus.lsq0.loadToUse::mean 57.098794218369996
system.switch_cpus.lsq0.loadToUse::stdev 79.808511234771
system.switch_cpus.lsq0.loadToUse::0-9 18336911.65929
system.switch_cpus.lsq0.loadToUse::10-19 804070.3807670001
system.switch_cpus.lsq0.loadToUse::20-29 2133913.0283
system.switch_cpus.lsq0.loadToUse::30-39 885351.50817
system.switch_cpus.lsq0.loadToUse::40-49 410281.572388
system.switch_cpus.lsq0.loadToUse::50-59 454622.9042030001
system.switch_cpus.lsq0.loadToUse::60-69 310328.92169800005
system.switch_cpus.lsq0.loadToUse::70-79 260682.40629600006
system.switch_cpus.lsq0.loadToUse::80-89 156031.469504
system.switch_cpus.lsq0.loadToUse::90-99 223498.27866600006
system.switch_cpus.lsq0.loadToUse::100-109 142245.812811
system.switch_cpus.lsq0.loadToUse::110-119 163548.29640599998
system.switch_cpus.lsq0.loadToUse::120-129 188923.22876199998
system.switch_cpus.lsq0.loadToUse::130-139 214665.32700800002
system.switch_cpus.lsq0.loadToUse::140-149 2084505.8567490003
system.switch_cpus.lsq0.loadToUse::150-159 876901.379054
system.switch_cpus.lsq0.loadToUse::160-169 518528.063712
system.switch_cpus.lsq0.loadToUse::170-179 549027.2888689999
system.switch_cpus.lsq0.loadToUse::180-189 333878.9786629999
system.switch_cpus.lsq0.loadToUse::190-199 283400.84128399997
system.switch_cpus.lsq0.loadToUse::200-209 649502.174521
system.switch_cpus.lsq0.loadToUse::210-219 453775.6763439999
system.switch_cpus.lsq0.loadToUse::220-229 261955.47121300004
system.switch_cpus.lsq0.loadToUse::230-239 213913.62533999994
system.switch_cpus.lsq0.loadToUse::240-249 153446.50952599995
system.switch_cpus.lsq0.loadToUse::250-259 179981.740988
system.switch_cpus.lsq0.loadToUse::260-269 188352.600694
system.switch_cpus.lsq0.loadToUse::270-279 121478.56207799999
system.switch_cpus.lsq0.loadToUse::280-289 121952.38152099999
system.switch_cpus.lsq0.loadToUse::290-299 87825.11411
system.switch_cpus.lsq0.loadToUse::overflows 668481.2195360002
system.switch_cpus.lsq0.loadToUse::min_value 2.0148240000000004
system.switch_cpus.lsq0.loadToUse::max_value 1402.658575
system.switch_cpus.lsq0.loadToUse::total 32431982.278470993
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.001934
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.001934
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.001934
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.001934
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.001934
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 218512294882.1315
system.switch_cpus.rename.squashCycles 2457618.801438
system.switch_cpus.rename.idleCycles 40284104.195417
system.switch_cpus.rename.blockCycles 211264985.384677
system.switch_cpus.rename.serializeStallCycles 57983.201284999996
system.switch_cpus.rename.runCycles 66069161.97199399
system.switch_cpus.rename.unblockCycles 116890010.198635
system.switch_cpus.rename.renamedInsts 168230371.070941
system.switch_cpus.rename.ROBFullEvents 3357636.9445850006
system.switch_cpus.rename.IQFullEvents 3070261.2483369997
system.switch_cpus.rename.LQFullEvents 87959707.20816399
system.switch_cpus.rename.SQFullEvents 23088087.849148
system.switch_cpus.rename.renamedOperands 206953533.00954005
system.switch_cpus.rename.lookups 282966068.081024
system.switch_cpus.rename.intLookups 170225340.04817903
system.switch_cpus.rename.committedMaps 128355883.22348797
system.switch_cpus.rename.undoneMaps 78597654.72372201
system.switch_cpus.rename.serializing 277.69479300000006
system.switch_cpus.rename.tempSerializing 0.003868
system.switch_cpus.rename.skidInsts 18172217.037798
system.switch_cpus.rob.reads 559534912.511161
system.switch_cpus.rob.writes 346831712.035231
system.switch_cpus.rob.squashedLoads 18212308.650915
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 2966908.2933750004
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.20660502
system.switch_cpus.thread_0.numOps 105599882.87027399
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 10567374.385630004
system.tol2bus.transDist::WritebackDirty 2326497.704414
system.tol2bus.transDist::CleanEvict 14905237.192887003
system.tol2bus.transDist::ReadExReq 498398.691245
system.tol2bus.transDist::ReadExResp 498398.694388
system.tol2bus.transDist::ReadCleanReq 17.279593999999996
system.tol2bus.transDist::ReadSharedReq 10567366.149542997
system.tol2bus.pktCount::total 33197311.016697995
system.tol2bus.pktSize::total 833991032.0064641
system.tol2bus.snoops 6165970.057076999
system.tol2bus.snoopTraffic 23114299.517375994
system.tol2bus.snoopFanout::samples 17231743.132905
system.tol2bus.snoopFanout::mean 3.464539e-06
system.tol2bus.snoopFanout::stdev 0.001429937456
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 17231670.337694
system.tol2bus.snoopFanout::1 72.795211
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999990000000003
system.tol2bus.snoopFanout::total 17231743.132905
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 218512294882.1315
system.tol2bus.reqLayer0.occupancy 13031105763.423
system.tol2bus.reqLayer0.utilization 0.0740129
system.tol2bus.respLayer0.occupancy 25407.730611
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 16598647267.467001
system.tol2bus.respLayer1.utilization 0.0886704
system.tol2bus.snoop_filter.totRequests 22131537.936680004
system.tol2bus.snoop_filter.hitSingleRequests 11065764.860852
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 72.795211
system.tol2bus.snoop_filter.hitSingleSnoops 72.795211
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000003
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.mem_ctrls.rdPerTurnAround::0-1023 1823.179074
system.mem_ctrls.rdPerTurnAround::1024-2047 56.623421
system.mem_ctrls.rdPerTurnAround::2048-3071 36.082849
system.mem_ctrls.rdPerTurnAround::3072-4095 24.185739
system.mem_ctrls.rdPerTurnAround::4096-5119 18.664131
system.mem_ctrls.rdPerTurnAround::5120-6143 13.635118
system.mem_ctrls.rdPerTurnAround::6144-7167 9.125677
system.mem_ctrls.rdPerTurnAround::7168-8191 5.721788
system.mem_ctrls.rdPerTurnAround::8192-9215 3.7533630000000002
system.mem_ctrls.rdPerTurnAround::9216-10239 2.213945
system.mem_ctrls.rdPerTurnAround::10240-11263 1.5689009999999999
system.mem_ctrls.rdPerTurnAround::11264-12287 1.690334
system.mem_ctrls.rdPerTurnAround::16384-17407 0.416437
system.mem_ctrls.rdPerTurnAround::17408-18431 0.212652
system.mem_ctrls.rdPerTurnAround::6144-8191 1.5812240000000002
system.mem_ctrls.rdPerTurnAround::38912-40959 0.075584
system.mem_ctrls.rdPerTurnAround::512-1023 39.221934000000005
system.mem_ctrls.rdPerTurnAround::1024-1535 32.11148
system.mem_ctrls.rdPerTurnAround::1536-2047 35.219679
system.mem_ctrls.rdPerTurnAround::2048-2559 31.269244
system.mem_ctrls.rdPerTurnAround::2560-3071 27.703006000000002
system.mem_ctrls.rdPerTurnAround::3072-3583 24.676188000000003
system.mem_ctrls.rdPerTurnAround::3584-4095 18.952511
system.mem_ctrls.rdPerTurnAround::4096-4607 16.718512
system.mem_ctrls.rdPerTurnAround::4608-5119 14.295875
system.mem_ctrls.rdPerTurnAround::5120-5631 11.548412
system.mem_ctrls.rdPerTurnAround::5632-6143 9.651718
system.mem_ctrls.rdPerTurnAround::6144-6655 8.033109
system.mem_ctrls.rdPerTurnAround::6656-7167 4.422394
system.mem_ctrls.rdPerTurnAround::7168-7679 5.770419
system.mem_ctrls.rdPerTurnAround::7680-8191 3.350601
system.mem_ctrls.rdPerTurnAround::8192-8703 3.743993
system.mem_ctrls.rdPerTurnAround::9216-9727 1.363094
system.mem_ctrls.rdPerTurnAround::9728-10239 1.006849
system.mem_ctrls.rdPerTurnAround::10240-10751 1.391779
system.l2.CleanEvict.mshrMisses::writebacks 56.04884499999999
system.l2.CleanEvict.mshrMisses::total 56.04884499999999
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.tags.occupancies::writebacks 0.40579201436900003
system.l2.tags.avgOccs::writebacks 1.2326243e-05
system.mem_ctrls.rdPerTurnAround::21504-22527 0.101048
system.mem_ctrls.wrPerTurnAround::20 15.474712
system.mem_ctrls.wrPerTurnAround::21 2.078233
system.mem_ctrls.rdPerTurnAround::32-63 0.30314399999999997
system.mem_ctrls.rdPerTurnAround::64-95 5.254496
system.mem_ctrls.rdPerTurnAround::96-127 35.063656
system.mem_ctrls.rdPerTurnAround::128-159 112.76956799999999
system.mem_ctrls.rdPerTurnAround::160-191 188.858712
system.mem_ctrls.rdPerTurnAround::192-223 232.91564
system.mem_ctrls.rdPerTurnAround::224-255 245.950832
system.mem_ctrls.rdPerTurnAround::256-287 209.573552
system.mem_ctrls.rdPerTurnAround::288-319 167.335488
system.mem_ctrls.rdPerTurnAround::320-351 133.38336
system.mem_ctrls.rdPerTurnAround::352-383 82.35412
system.mem_ctrls.rdPerTurnAround::384-415 60.931944
system.mem_ctrls.rdPerTurnAround::416-447 36.478328
system.mem_ctrls.rdPerTurnAround::448-479 25.868288
system.mem_ctrls.rdPerTurnAround::480-511 13.742528
system.mem_ctrls.rdPerTurnAround::512-543 10.61004
system.mem_ctrls.rdPerTurnAround::544-575 6.972312
system.mem_ctrls.rdPerTurnAround::576-607 4.244016
system.mem_ctrls.rdPerTurnAround::608-639 2.122008
system.mem_ctrls.rdPerTurnAround::640-671 1.616768
system.mem_ctrls.rdPerTurnAround::672-703 1.111528
system.mem_ctrls.rdPerTurnAround::704-735 0.808384
system.mem_ctrls.rdPerTurnAround::736-767 0.50524
system.mem_ctrls.rdPerTurnAround::768-799 0.30314399999999997
system.mem_ctrls.rdPerTurnAround::800-831 0.30314399999999997
system.mem_ctrls.rdPerTurnAround::832-863 0.30314399999999997
system.mem_ctrls.rdPerTurnAround::896-927 0.101048
system.mem_ctrls.rdPerTurnAround::29696-30719 0.018292
system.switch_cpus.nonSpecInstsAdded 1.884047
system.switch_cpus.squashedNonSpecRemoved 1.756727
system.switch_cpus.executeStats0.numVecRegReads 1150682.4671800002
system.switch_cpus.executeStats0.numVecRegWrites 565329.9519979999
system.switch_cpus.rename.fullRegistersEvents 8520.938481
system.switch_cpus.rename.vecLookups 1217782.241662
system.mem_ctrls.rdPerTurnAround::0-127 1374.1756019999998
system.mem_ctrls.rdPerTurnAround::128-255 59.81975599999999
system.mem_ctrls.rdPerTurnAround::256-383 17.057814
system.mem_ctrls.rdPerTurnAround::384-511 7.949446
system.mem_ctrls.rdPerTurnAround::512-639 4.73457
system.mem_ctrls.rdPerTurnAround::640-767 3.3991879999999997
system.mem_ctrls.rdPerTurnAround::768-895 3.79221
system.mem_ctrls.rdPerTurnAround::896-1023 5.086304
system.mem_ctrls.rdPerTurnAround::1024-1151 5.64805
system.mem_ctrls.rdPerTurnAround::1152-1279 4.351718
system.mem_ctrls.rdPerTurnAround::1280-1407 4.147114
system.mem_ctrls.rdPerTurnAround::1408-1535 2.954484
system.mem_ctrls.rdPerTurnAround::1536-1663 2.016904
system.mem_ctrls.rdPerTurnAround::1664-1791 1.527278
system.mem_ctrls.rdPerTurnAround::1792-1919 1.257642
system.mem_ctrls.rdPerTurnAround::1920-2047 0.739902
system.mem_ctrls.rdPerTurnAround::2048-2175 0.7221719999999999
system.mem_ctrls.rdPerTurnAround::2176-2303 0.644088
system.mem_ctrls.rdPerTurnAround::2304-2431 0.658512
system.mem_ctrls.rdPerTurnAround::2432-2559 0.43900799999999995
system.mem_ctrls.rdPerTurnAround::2560-2687 0.256088
system.mem_ctrls.rdPerTurnAround::2688-2815 0.23779599999999998
system.mem_ctrls.rdPerTurnAround::2816-2943 0.201212
system.mem_ctrls.rdPerTurnAround::2944-3071 0.054875999999999994
system.mem_ctrls.rdPerTurnAround::3072-3199 0.054875999999999994
system.mem_ctrls.rdPerTurnAround::3200-3327 0.054875999999999994
system.mem_ctrls.rdPerTurnAround::3328-3455 0.018292
system.mem_ctrls.rdPerTurnAround::3584-3711 0.018292
system.mem_ctrls.rdPerTurnAround::3712-3839 0.018292
system.mem_ctrls.wrPerTurnAround::23 0.040209999999999996
system.mem_ctrls.rdPerTurnAround::30720-31743 0.09153900000000001
system.l2.WritebackClean.hits::writebacks 0.020628
system.l2.WritebackClean.hits::total 0.020628
system.l2.WritebackClean.accesses::writebacks 0.020628
system.l2.WritebackClean.accesses::total 0.020628
system.switch_cpus.commit.commitNonSpecStalls 0.12732
system.switch_cpus.executeStats0.numVecPredRegReads 0.172602
system.switch_cpus.executeStats0.numVecPredRegWrites 0.057534
system.switch_cpus.rename.vecPredLookups 0.115068
system.tol2bus.transDist::WritebackClean 0.020628
system.mem_ctrls.rdPerTurnAround::0-65535 1853.605855
system.mem_ctrls.rdPerTurnAround::2-3 0.007736
system.mem_ctrls.rdPerTurnAround::4-5 0.411942
system.mem_ctrls.rdPerTurnAround::6-7 0.32878
system.mem_ctrls.rdPerTurnAround::8-9 1.48918
system.mem_ctrls.rdPerTurnAround::10-11 3.8273859999999997
system.mem_ctrls.rdPerTurnAround::12-13 35.504362
system.mem_ctrls.rdPerTurnAround::14-15 414.02218600000003
system.mem_ctrls.rdPerTurnAround::16-17 2266.0189060000002
system.mem_ctrls.rdPerTurnAround::18-19 633.6317319999999
system.mem_ctrls.rdPerTurnAround::20-21 294.5552
system.mem_ctrls.rdPerTurnAround::22-23 62.40015
system.mem_ctrls.rdPerTurnAround::24-25 22.017163999999998
system.mem_ctrls.rdPerTurnAround::26-27 4.951066
system.mem_ctrls.rdPerTurnAround::28-29 1.4879499999999999
system.mem_ctrls.rdPerTurnAround::30-31 0.472772
system.mem_ctrls.rdPerTurnAround::32-33 0.157778
system.mem_ctrls.rdPerTurnAround::34-35 0.079856
system.mem_ctrls.rdPerTurnAround::36-37 0.052456
system.mem_ctrls.rdPerTurnAround::38-39 0.021112
system.mem_ctrls.rdPerTurnAround::40-41 0.008622000000000001
system.mem_ctrls.rdPerTurnAround::42-43 0.019178
system.mem_ctrls.rdPerTurnAround::44-45 0.001934
system.mem_ctrls.wrPerTurnAround::22 0.136742
system.mem_ctrls.rdPerTurnAround::0-511 382.917379
system.mem_ctrls.rdPerTurnAround::12288-12799 0.177276
system.mem_ctrls.rdPerTurnAround::0-63 1670.350385
system.mem_ctrls.rdPerTurnAround::64-127 7.552182
system.mem_ctrls.rdPerTurnAround::128-191 0.545105
system.mem_ctrls.rdPerTurnAround::192-255 0.49555
system.mem_ctrls.rdPerTurnAround::256-319 0.49555
system.mem_ctrls.rdPerTurnAround::320-383 0.5153719999999999
system.mem_ctrls.rdPerTurnAround::384-447 0.5252829999999999
system.mem_ctrls.rdPerTurnAround::448-511 0.445995
system.mem_ctrls.rdPerTurnAround::512-575 0.39644
system.mem_ctrls.rdPerTurnAround::576-639 0.21804199999999999
system.mem_ctrls.rdPerTurnAround::640-703 0.21804199999999999
system.mem_ctrls.rdPerTurnAround::704-767 0.20813099999999998
system.mem_ctrls.rdPerTurnAround::768-831 0.12884299999999999
system.mem_ctrls.rdPerTurnAround::832-895 0.168487
system.mem_ctrls.rdPerTurnAround::896-959 0.138754
system.mem_ctrls.rdPerTurnAround::960-1023 0.138754
system.mem_ctrls.rdPerTurnAround::1024-1087 0.059466
system.mem_ctrls.rdPerTurnAround::1088-1151 0.079288
system.mem_ctrls.rdPerTurnAround::1152-1215 0.039644
system.mem_ctrls.rdPerTurnAround::1216-1279 0.059466
system.mem_ctrls.rdPerTurnAround::1280-1343 0.009911
system.mem_ctrls.rdPerTurnAround::1344-1407 0.009911
system.mem_ctrls.rdPerTurnAround::1408-1471 0.009911
system.mem_ctrls.rdPerTurnAround::1472-1535 0.019822
system.mem_ctrls.rdPerTurnAround::1664-1727 0.009911
system.l2.ReadExReq.misses::cpu.data 0.323286
system.l2.ReadExReq.accesses::cpu.data 0.323286
system.l2.ReadExReq.missRate::cpu.data 0.195809
system.mem_ctrls.rdPerTurnAround::32768-34815 0.035776999999999996
system.mem_ctrls.rdPerTurnAround::48-49 0.004754
system.mem_ctrls.rdPerTurnAround::54-55 0.004754
system.mem_ctrls.rdPerTurnAround::60-61 0.004754
system.mem_ctrls.rdPerTurnAround::8192-10239 1.0937990000000002
system.mem_ctrls.rdPerTurnAround::12288-14335 0.959797
system.mem_ctrls.rdPerTurnAround::16384-18431 0.358341
system.mem_ctrls.rdPerTurnAround::43008-45055 0.096374
system.mem_ctrls.rdPerTurnAround::12288-13311 0.6010489999999999
system.mem_ctrls.rdPerTurnAround::13312-14335 0.675264
system.mem_ctrls.rdPerTurnAround::14336-15359 0.39339199999999996
system.mem_ctrls.rdPerTurnAround::15360-16383 0.297018
system.mem_ctrls.rdPerTurnAround::18432-19455 0.052135
system.mem_ctrls.rdPerTurnAround::19456-20479 0.164947
system.mem_ctrls.rdPerTurnAround::20480-21503 0.052135
system.mem_ctrls.rdPerTurnAround::14336-16383 0.333603
system.mem_ctrls.rdPerTurnAround::36864-38911 0.123771
system.mem_ctrls.rdPerTurnAround::8704-9215 2.393794
system.mem_ctrls.rdPerTurnAround::11264-11775 0.300564
system.mem_ctrls.rdPerTurnAround::11776-12287 0.318533
system.mem_ctrls.rdPerTurnAround::10752-11263 0.617567
system.mem_ctrls.rdPerTurnAround::12800-13311 0.31240900000000005
system.mem_ctrls.rdPerTurnAround::14336-14847 0.089605
system.mem_ctrls.rdPerTurnAround::10240-12287 0.6712370000000001
system.mem_ctrls.rdPerTurnAround::40960-43007 0.10564
system.mem_ctrls.rdPerTurnAround::13312-13823 0.087188
system.mem_ctrls.rdPerTurnAround::15360-15871 0.043594
system.mem_ctrls.rdPerTurnAround::0-131071 7.0581059999999995
system.mem_ctrls.rdPerTurnAround::131072-262143 0.109428
system.mem_ctrls.rdPerTurnAround::0-16383 55.576268
system.mem_ctrls.rdPerTurnAround::32768-49151 0.114827
system.mem_ctrls.rdPerTurnAround::98304-114687 0.114827
system.mem_ctrls.rdPerTurnAround::147456-163839 0.114827
system.mem_ctrls.rdPerTurnAround::196608-212991 0.229654
system.mem_ctrls.rdPerTurnAround::212992-229375 0.114827
system.mem_ctrls.rdPerTurnAround::229376-245759 0.114827
system.mem_ctrls.rdPerTurnAround::360448-376831 0.114827
system.mem_ctrls.rdPerTurnAround::65536-131071 0.574135
system.mem_ctrls.rdPerTurnAround::131072-196607 0.229654
system.mem_ctrls.rdPerTurnAround::196608-262143 0.344481
system.mem_ctrls.rdPerTurnAround::262144-327679 0.344481
system.mem_ctrls.rdPerTurnAround::327680-393215 0.459308
system.mem_ctrls.rdPerTurnAround::393216-458751 0.114827
system.mem_ctrls.rdPerTurnAround::458752-524287 0.229654
system.mem_ctrls.rdPerTurnAround::524288-589823 0.114827
system.mem_ctrls.rdPerTurnAround::589824-655359 0.459308
system.mem_ctrls.rdPerTurnAround::655360-720895 0.229654
system.mem_ctrls.rdPerTurnAround::720896-786431 0.229654
system.mem_ctrls.rdPerTurnAround::786432-851967 0.229654
system.mem_ctrls.rdPerTurnAround::851968-917503 0.114827
system.l2.demandHits::switch_cpus.inst 0.002256
system.l2.overallHits::switch_cpus.inst 0.002256
system.l2.ReadCleanReq.hits::switch_cpus.inst 0.002256
system.l2.ReadCleanReq.hits::total 0.002256
system.mem_ctrls.rdPerTurnAround::0-262143 41.545367999999996
system.switch_cpus.fetch.miscStallCycles 0.001692
system.switch_cpus.fetch.icacheWaitRetryStallCycles 0.021995999999999998
system.mem_ctrls.rdPerTurnAround::31744-32767 0.061563
system.l2.InvalidateReq.misses::switch_cpus.data 0.060677
system.l2.InvalidateReq.misses::total 0.060677
system.l2.InvalidateReq.accesses::switch_cpus.data 0.060677
system.l2.InvalidateReq.accesses::total 0.060677
system.l2.InvalidateReq.missRate::switch_cpus.data 0.060677
system.l2.InvalidateReq.missRate::total 0.060677
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 0.060677
system.l2.InvalidateReq.mshrMisses::total 0.060677
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 1122.5245
system.l2.InvalidateReq.mshrMissLatency::total 1122.5245
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.060677
system.l2.InvalidateReq.mshrMissRate::total 0.060677
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 1122.5245
system.l2.InvalidateReq.avgMshrMissLatency::total 1122.5245
system.membus.transDist::InvalidateReq 0.060677
system.tol2bus.transDist::InvalidateReq 0.060677
system.tol2bus.transDist::InvalidateResp 0.060677
system.mem_ctrls.rdPerTurnAround::20480-22527 0.122723
system.mem_ctrls.rdPerTurnAround::22528-24575 0.152377
system.mem_ctrls.rdPerTurnAround::8-11 1.68675
system.mem_ctrls.rdPerTurnAround::12-15 1348.47375
system.mem_ctrls.rdPerTurnAround::16-19 2876.4255
system.mem_ctrls.rdPerTurnAround::20-23 24.11175
system.mem_ctrls.rdPerTurnAround::24-27 25.94475
system.mem_ctrls.rdPerTurnAround::28-31 25.96425
system.mem_ctrls.rdPerTurnAround::32-35 16.3995
system.mem_ctrls.rdPerTurnAround::36-39 15.62925
system.mem_ctrls.rdPerTurnAround::40-43 10.647
system.mem_ctrls.rdPerTurnAround::44-47 8.775
system.mem_ctrls.rdPerTurnAround::48-51 6.58125
system.mem_ctrls.rdPerTurnAround::52-55 5.6745
system.mem_ctrls.rdPerTurnAround::56-59 4.12425
system.mem_ctrls.rdPerTurnAround::60-63 2.9835
system.mem_ctrls.rdPerTurnAround::64-67 1.99875
system.mem_ctrls.rdPerTurnAround::68-71 1.55025
system.mem_ctrls.rdPerTurnAround::72-75 1.053
system.mem_ctrls.rdPerTurnAround::76-79 0.507
system.mem_ctrls.rdPerTurnAround::80-83 0.32175
system.mem_ctrls.rdPerTurnAround::84-87 0.195
system.mem_ctrls.rdPerTurnAround::88-91 0.2145
system.mem_ctrls.rdPerTurnAround::92-95 0.06825
system.mem_ctrls.rdPerTurnAround::96-99 0.04875
system.mem_ctrls.rdPerTurnAround::100-103 0.058499999999999996
system.mem_ctrls.rdPerTurnAround::104-107 0.00975
system.mem_ctrls.rdPerTurnAround::108-111 0.00975
system.mem_ctrls.rdPerTurnAround::112-115 0.0195
system.mem_ctrls.rdPerTurnAround::116-119 0.0195
system.mem_ctrls.rdPerTurnAround::0-524287 71.138424
system.mem_ctrls.rdPerTurnAround::18432-20479 0.093069
system.mem_ctrls.rdPerTurnAround::24576-26623 0.031023
system.mem_ctrls.rdPerTurnAround::26624-28671 0.031023
system.mem_ctrls.rdPerTurnAround::30720-32767 0.031023
system.mem_ctrls.rdPerTurnAround::45056-47103 0.031023
system.mem_ctrls.rdPerTurnAround::0-4095 1404.038934
system.mem_ctrls.rdPerTurnAround::4096-8191 1.209897
system.mem_ctrls.rdPerTurnAround::8192-12287 0.899667
system.mem_ctrls.rdPerTurnAround::12288-16383 0.40329899999999996
system.mem_ctrls.rdPerTurnAround::16384-20479 0.341253
system.mem_ctrls.rdPerTurnAround::20480-24575 0.217161
system.mem_ctrls.rdPerTurnAround::24576-28671 0.186138
system.mem_ctrls.rdPerTurnAround::32768-36863 0.124092
system.mem_ctrls.rdPerTurnAround::36864-40959 0.031023
system.mem_ctrls.rdPerTurnAround::40960-45055 0.279207
system.mem_ctrls.rdPerTurnAround::45056-49151 0.155115
system.mem_ctrls.rdPerTurnAround::49152-53247 0.279207
system.mem_ctrls.rdPerTurnAround::53248-57343 0.155115
system.mem_ctrls.rdPerTurnAround::57344-61439 0.062046
system.mem_ctrls.rdPerTurnAround::61440-65535 0.155115
system.mem_ctrls.rdPerTurnAround::65536-69631 0.062046
system.mem_ctrls.rdPerTurnAround::0-255 2714.5689919999995
system.mem_ctrls.rdPerTurnAround::256-511 116.658806
system.mem_ctrls.rdPerTurnAround::512-767 16.197956
system.mem_ctrls.rdPerTurnAround::768-1023 4.093768
system.mem_ctrls.rdPerTurnAround::1024-1279 2.117476
system.mem_ctrls.rdPerTurnAround::1280-1535 1.234808
system.mem_ctrls.rdPerTurnAround::1536-1791 0.9514859999999999
system.mem_ctrls.rdPerTurnAround::1792-2047 0.492504
system.mem_ctrls.rdPerTurnAround::2048-2303 0.452296
system.mem_ctrls.rdPerTurnAround::2304-2559 0.2639
system.mem_ctrls.rdPerTurnAround::2560-2815 0.246252
system.mem_ctrls.rdPerTurnAround::2816-3071 0.170748
system.mem_ctrls.rdPerTurnAround::3072-3327 0.24165799999999998
system.mem_ctrls.rdPerTurnAround::3328-3583 0.167928
system.mem_ctrls.rdPerTurnAround::3584-3839 0.14464
system.mem_ctrls.rdPerTurnAround::3840-4095 0.170748
system.mem_ctrls.rdPerTurnAround::4096-4351 0.140046
system.mem_ctrls.rdPerTurnAround::4352-4607 0.10547799999999999
system.mem_ctrls.rdPerTurnAround::4608-4863 0.128766
system.mem_ctrls.rdPerTurnAround::4864-5119 0.031748
system.mem_ctrls.rdPerTurnAround::5120-5375 0.07654999999999999
system.mem_ctrls.rdPerTurnAround::6144-6399 0.015874
system.mem_ctrls.rdPerTurnAround::22528-23551 0.013054
system.mem_ctrls.rdPerTurnAround::5376-5631 0.013054
CPI 4.370250258875013

Per-Address PND Load Violations:
