<html><head><meta charset="utf-8"><title>lithography</title>
<style>.cards { display:block; }
.card {
  border: 1px solid #e2e2e2;
  border-radius: 12px;
  padding: 12px 14px;
  margin: 10px 0;
  box-shadow: 0 1px 2px rgba(0,0,0,0.04);
}
.card-title {
  margin: 0 0 6px 0;
  font-weight: 600;
  font-size: 1.05rem;
  line-height: 1.3;
}
.card-title a { text-decoration: none; }
.card-image { margin: 6px 0 8px 0; }
.card-image img { display:block; max-width:100%; height:auto; border-radius: 8px; }
.card-excerpt {
  margin: 0;
  font-size: .9rem;
  color: #444;
}
.nav {
  margin: 0 0 12px 0;
  font-size: .9rem;
}
.nav a { text-decoration: none; }
</style></head><body>
<div class="nav">⟵ <a href="index.html">Up</a> &nbsp;|&nbsp; <a href="index.html">Index</a></div>
<h1>lithography</h1>
<div class="cards">
  <div class="card">
    <div class="card-title"><a href="https://blogs.nvidia.com/blog/tsmc-culitho-computational-lithography?es_id=5b01b96bd3&network=linkedin&source=everyonesocial&userID=cb2942a0-183f-4109-a412-0c64128275c3">TSMC and NVIDIA Transform Semiconductor Manufacturing With Accelerated Computing | NVIDIA Blog</a></div>
    <div class="card-image"><a href="https://blogs.nvidia.com/blog/tsmc-culitho-computational-lithography?es_id=5b01b96bd3&network=linkedin&source=everyonesocial&userID=cb2942a0-183f-4109-a412-0c64128275c3"><img src="https://blogs.nvidia.com/wp-content/uploads/2024/10/tsmc-chip.jpg" alt=""></a></div>
    <p class="card-excerpt">TSMC is moving to production with the NVIDIA cuLitho computational lithography platform to accelerate manufacturing of advanced semiconductor chips.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://newsroom.lamresearch.com/reducing-transistor-capacitance">Reducing Transistor Capacitance At The 5nm Node Using A Source/Drain Contact Recess</a></div>
    <p class="card-excerpt">On how to reduce transistor capacitance at the 5nm node using a source/drain contact recess.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiwiki.com/lithography/341439-application-specific-lithography-avoiding-stochastic-defects-and-image-imbalance-in-6-track-cells">Application Specific Lithography: Avoiding Stochastic Defects and Image Imb</a></div>
    <div class="card-image"><a href="https://semiwiki.com/lithography/341439-application-specific-lithography-avoiding-stochastic-defects-and-image-imbalance-in-6-track-cells"><img src="https://semiwiki.com/wp-content/uploads/2024/01/Application-Specific-Lithography-1200x776.png" alt=""></a></div>
    <p class="card-excerpt">The discussion of any particular lithographic application often refers to…</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.tomshardware.com/news/nvidia-tackles-chipmaking-process-claims-40x-speed-up-with-culitho">Nvidia Tackles Chipmaking Process, Claims 40X Speed Up with cuLitho</a></div>
    <div class="card-image"><a href="https://www.tomshardware.com/news/nvidia-tackles-chipmaking-process-claims-40x-speed-up-with-culitho"><img src="https://cdn.mos.cms.futurecdn.net/Vu6N9RDjut8Yy6FiGKNSCB-1200-80.png" alt=""></a></div>
    <p class="card-excerpt">Faster masks, less power.</p>
  </div>
</div>
</body></html>
