<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/IvyBridgeMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_ivy_bridge_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">IvyBridgeMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PLATFORM_INFO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PPIN_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o__1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PLATFORM_INFO_1_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_ERROR_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TEMPERATURE_TARGET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___i_a32___m_c6___m_i_s_c___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_IA32_MC6_MISC_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PEBS_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a117504540216e732a4dc708f7a4b02a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a117504540216e732a4dc708f7a4b02a3">IS_IVY_BRIDGE_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:a117504540216e732a4dc708f7a4b02a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3c3fd6f33caeebc589de107e28a8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a6e3c3fd6f33caeebc589de107e28a8a0">MSR_IVY_BRIDGE_PLATFORM_INFO</a>&#160;&#160;&#160;0x000000CE</td></tr>
<tr class="separator:a6e3c3fd6f33caeebc589de107e28a8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe368979840e2f29d98ca40a67d97355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#afe368979840e2f29d98ca40a67d97355">MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL</a>&#160;&#160;&#160;0x000000E2</td></tr>
<tr class="separator:afe368979840e2f29d98ca40a67d97355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf240e796462af78223ef54171ba030c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#adf240e796462af78223ef54171ba030c">MSR_IVY_BRIDGE_PP0_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000639</td></tr>
<tr class="separator:adf240e796462af78223ef54171ba030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2dbc641fd4cd193727bfc63718391d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ace2dbc641fd4cd193727bfc63718391d">MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL</a>&#160;&#160;&#160;0x00000648</td></tr>
<tr class="separator:ace2dbc641fd4cd193727bfc63718391d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8e8edaf92ae3ed289086495263e9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a3e8e8edaf92ae3ed289086495263e9f6">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1</a>&#160;&#160;&#160;0x00000649</td></tr>
<tr class="separator:a3e8e8edaf92ae3ed289086495263e9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60fc77e4eb0fe6c8486899b72cf394da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a60fc77e4eb0fe6c8486899b72cf394da">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2</a>&#160;&#160;&#160;0x0000064A</td></tr>
<tr class="separator:a60fc77e4eb0fe6c8486899b72cf394da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82dd8b33f36432bda2be5a23101d47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ac82dd8b33f36432bda2be5a23101d47b">MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL</a>&#160;&#160;&#160;0x0000064B</td></tr>
<tr class="separator:ac82dd8b33f36432bda2be5a23101d47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b552db2dc88ed9b42846fb585f45d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a5b552db2dc88ed9b42846fb585f45d52">MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO</a>&#160;&#160;&#160;0x0000064C</td></tr>
<tr class="separator:a5b552db2dc88ed9b42846fb585f45d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0966cdfe2c9c9012bf7e7236a9a6e8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a0966cdfe2c9c9012bf7e7236a9a6e8a7">MSR_IVY_BRIDGE_PPIN_CTL</a>&#160;&#160;&#160;0x0000004E</td></tr>
<tr class="separator:a0966cdfe2c9c9012bf7e7236a9a6e8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1c29492e430ed4fa3cbda1919cb5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aba1c29492e430ed4fa3cbda1919cb5f1">MSR_IVY_BRIDGE_PPIN</a>&#160;&#160;&#160;0x0000004F</td></tr>
<tr class="separator:aba1c29492e430ed4fa3cbda1919cb5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e86730d5c4c5ea868cd82d63491d0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a6e86730d5c4c5ea868cd82d63491d0f4">MSR_IVY_BRIDGE_PLATFORM_INFO_1</a>&#160;&#160;&#160;0x000000CE</td></tr>
<tr class="separator:a6e86730d5c4c5ea868cd82d63491d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b6d724429d0426fca95ce2cf7976c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a59b6d724429d0426fca95ce2cf7976c1">MSR_IVY_BRIDGE_ERROR_CONTROL</a>&#160;&#160;&#160;0x0000017F</td></tr>
<tr class="separator:a59b6d724429d0426fca95ce2cf7976c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ecee3ae93b44bc8572189ee7a967e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a8ecee3ae93b44bc8572189ee7a967e36">MSR_IVY_BRIDGE_TEMPERATURE_TARGET</a>&#160;&#160;&#160;0x000001A2</td></tr>
<tr class="separator:a8ecee3ae93b44bc8572189ee7a967e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32507e0a12660a262ad63e191ba7477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ac32507e0a12660a262ad63e191ba7477">MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1</a>&#160;&#160;&#160;0x000001AE</td></tr>
<tr class="separator:ac32507e0a12660a262ad63e191ba7477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50bbe0c07b263d0629138ba4c73b7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aa50bbe0c07b263d0629138ba4c73b7c8">MSR_IVY_BRIDGE_IA32_MC6_MISC</a>&#160;&#160;&#160;0x0000041B</td></tr>
<tr class="separator:aa50bbe0c07b263d0629138ba4c73b7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74ff4b270874daf5fe54cf802572bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aa74ff4b270874daf5fe54cf802572bac">MSR_IVY_BRIDGE_PKG_PERF_STATUS</a>&#160;&#160;&#160;0x00000613</td></tr>
<tr class="separator:aa74ff4b270874daf5fe54cf802572bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3eccd9673ceb16040392213d63d8160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ad3eccd9673ceb16040392213d63d8160">MSR_IVY_BRIDGE_DRAM_POWER_LIMIT</a>&#160;&#160;&#160;0x00000618</td></tr>
<tr class="separator:ad3eccd9673ceb16040392213d63d8160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6266938e135e693932a9657df9d63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a3e6266938e135e693932a9657df9d63b">MSR_IVY_BRIDGE_DRAM_ENERGY_STATUS</a>&#160;&#160;&#160;0x00000619</td></tr>
<tr class="separator:a3e6266938e135e693932a9657df9d63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1be6b1fced21449b4862723af0bc67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aa1be6b1fced21449b4862723af0bc67f">MSR_IVY_BRIDGE_DRAM_PERF_STATUS</a>&#160;&#160;&#160;0x0000061B</td></tr>
<tr class="separator:aa1be6b1fced21449b4862723af0bc67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f7e214f7f0685ae063c70d82bb30e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ab5f7e214f7f0685ae063c70d82bb30e5">MSR_IVY_BRIDGE_DRAM_POWER_INFO</a>&#160;&#160;&#160;0x0000061C</td></tr>
<tr class="separator:ab5f7e214f7f0685ae063c70d82bb30e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff8da407bfc4616dbca6041d8861039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aaff8da407bfc4616dbca6041d8861039">MSR_IVY_BRIDGE_PEBS_ENABLE</a>&#160;&#160;&#160;0x000003F1</td></tr>
<tr class="separator:aaff8da407bfc4616dbca6041d8861039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1853c74828c4e501b058d17c634b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a6a1853c74828c4e501b058d17c634b31">MSR_IVY_BRIDGE_PMON_GLOBAL_CTL</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr class="separator:a6a1853c74828c4e501b058d17c634b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71291ad03ad73003d4e7009cd127621e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a71291ad03ad73003d4e7009cd127621e">MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS</a>&#160;&#160;&#160;0x00000C01</td></tr>
<tr class="separator:a71291ad03ad73003d4e7009cd127621e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d41a6b0d48cf4b25ddb5cfca44bff6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a3d41a6b0d48cf4b25ddb5cfca44bff6f">MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG</a>&#160;&#160;&#160;0x00000C06</td></tr>
<tr class="separator:a3d41a6b0d48cf4b25ddb5cfca44bff6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1b69f11e231c013ca0a3744e2b1e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a7c1b69f11e231c013ca0a3744e2b1e5d">MSR_IVY_BRIDGE_U_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000C15</td></tr>
<tr class="separator:a7c1b69f11e231c013ca0a3744e2b1e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24cca3c4f2f55dd24a1ee5e83d11a2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a24cca3c4f2f55dd24a1ee5e83d11a2b7">MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000C35</td></tr>
<tr class="separator:a24cca3c4f2f55dd24a1ee5e83d11a2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa258ba9b778adb11898706e2ccd9f526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aa258ba9b778adb11898706e2ccd9f526">MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000D1A</td></tr>
<tr class="separator:aa258ba9b778adb11898706e2ccd9f526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa71983c793afd57387d7b9e9b31f5e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aaa71983c793afd57387d7b9e9b31f5e3">MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000D3A</td></tr>
<tr class="separator:aaa71983c793afd57387d7b9e9b31f5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1597047fa4a60fba206e7db5d942b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#af1597047fa4a60fba206e7db5d942b39">MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000D5A</td></tr>
<tr class="separator:af1597047fa4a60fba206e7db5d942b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6afa74b72a8ee9fb95f7f8d2d2995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a1e6afa74b72a8ee9fb95f7f8d2d2995e">MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000D7A</td></tr>
<tr class="separator:a1e6afa74b72a8ee9fb95f7f8d2d2995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c53e4104204c5d0f7a09e4b5229a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ad94c53e4104204c5d0f7a09e4b5229a8">MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000D9A</td></tr>
<tr class="separator:ad94c53e4104204c5d0f7a09e4b5229a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5174253c4aea65464a5c820b3566e4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a5174253c4aea65464a5c820b3566e4c3">MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000DBA</td></tr>
<tr class="separator:a5174253c4aea65464a5c820b3566e4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c27495beeef2b6d289b4abdda911f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a58c27495beeef2b6d289b4abdda911f2">MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000DDA</td></tr>
<tr class="separator:a58c27495beeef2b6d289b4abdda911f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9162f1cc2f5d92d3d00296c1ccb61094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a9162f1cc2f5d92d3d00296c1ccb61094">MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000DFA</td></tr>
<tr class="separator:a9162f1cc2f5d92d3d00296c1ccb61094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449ffb36430e49ec77986bc5da67232d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a449ffb36430e49ec77986bc5da67232d">MSR_IVY_BRIDGE_C8_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E04</td></tr>
<tr class="separator:a449ffb36430e49ec77986bc5da67232d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687d0e26b75356895e6301a10d21fbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a687d0e26b75356895e6301a10d21fbfe">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E10</td></tr>
<tr class="separator:a687d0e26b75356895e6301a10d21fbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0222371aad883aa6150c792fabd4542b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a0222371aad883aa6150c792fabd4542b">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E11</td></tr>
<tr class="separator:a0222371aad883aa6150c792fabd4542b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e454f30633a8fe1aeef1f7208df9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a2e454f30633a8fe1aeef1f7208df9f66">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E12</td></tr>
<tr class="separator:a2e454f30633a8fe1aeef1f7208df9f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87363840acaec958d9d0c91d39939956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a87363840acaec958d9d0c91d39939956">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E13</td></tr>
<tr class="separator:a87363840acaec958d9d0c91d39939956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89afc0bd34945b00b5457050f79ef0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a89afc0bd34945b00b5457050f79ef0d8">MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000E14</td></tr>
<tr class="separator:a89afc0bd34945b00b5457050f79ef0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7245c8b70e54182acdcae0f243584be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ac7245c8b70e54182acdcae0f243584be">MSR_IVY_BRIDGE_C8_PMON_CTR0</a>&#160;&#160;&#160;0x00000E16</td></tr>
<tr class="separator:ac7245c8b70e54182acdcae0f243584be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10614d14bad1a325a67c4f995f2b5d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ac10614d14bad1a325a67c4f995f2b5d6">MSR_IVY_BRIDGE_C8_PMON_CTR1</a>&#160;&#160;&#160;0x00000E17</td></tr>
<tr class="separator:ac10614d14bad1a325a67c4f995f2b5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22fe19c80015e130e2df5ff8b0819977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a22fe19c80015e130e2df5ff8b0819977">MSR_IVY_BRIDGE_C8_PMON_CTR2</a>&#160;&#160;&#160;0x00000E18</td></tr>
<tr class="separator:a22fe19c80015e130e2df5ff8b0819977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e813595bbabbf542360c188df3ae4cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a4e813595bbabbf542360c188df3ae4cc">MSR_IVY_BRIDGE_C8_PMON_CTR3</a>&#160;&#160;&#160;0x00000E19</td></tr>
<tr class="separator:a4e813595bbabbf542360c188df3ae4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab045be6b6a40ecdff158e6a5c88e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aaab045be6b6a40ecdff158e6a5c88e46">MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E1A</td></tr>
<tr class="separator:aaab045be6b6a40ecdff158e6a5c88e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ab2f83637ceb4cad7a3f3240e27499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a43ab2f83637ceb4cad7a3f3240e27499">MSR_IVY_BRIDGE_C9_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E24</td></tr>
<tr class="separator:a43ab2f83637ceb4cad7a3f3240e27499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc5e023dd6b3b435be785949570315d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#abdc5e023dd6b3b435be785949570315d">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E30</td></tr>
<tr class="separator:abdc5e023dd6b3b435be785949570315d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36093a09f315820442bbc09f4c7a3be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a36093a09f315820442bbc09f4c7a3be5">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E31</td></tr>
<tr class="separator:a36093a09f315820442bbc09f4c7a3be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd0687b9ab010d4d6179da26f1d6bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a5dd0687b9ab010d4d6179da26f1d6bda">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E32</td></tr>
<tr class="separator:a5dd0687b9ab010d4d6179da26f1d6bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07eff2c3a353ae4efddfbde89df2cc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a07eff2c3a353ae4efddfbde89df2cc76">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E33</td></tr>
<tr class="separator:a07eff2c3a353ae4efddfbde89df2cc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6acfd077e93ad33a0d46721c357f421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a6acfd077e93ad33a0d46721c357f421e">MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000E34</td></tr>
<tr class="separator:a6acfd077e93ad33a0d46721c357f421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c32ec97df1cb43d23b4531b5c0b8c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a6c32ec97df1cb43d23b4531b5c0b8c2a">MSR_IVY_BRIDGE_C9_PMON_CTR0</a>&#160;&#160;&#160;0x00000E36</td></tr>
<tr class="separator:a6c32ec97df1cb43d23b4531b5c0b8c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f8669184495ff7c6a7fd253a4752fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#af2f8669184495ff7c6a7fd253a4752fd">MSR_IVY_BRIDGE_C9_PMON_CTR1</a>&#160;&#160;&#160;0x00000E37</td></tr>
<tr class="separator:af2f8669184495ff7c6a7fd253a4752fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2250be2a993e857f7ba750159cafa527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a2250be2a993e857f7ba750159cafa527">MSR_IVY_BRIDGE_C9_PMON_CTR2</a>&#160;&#160;&#160;0x00000E38</td></tr>
<tr class="separator:a2250be2a993e857f7ba750159cafa527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61273fa11cd5e9f61e0fd0a5b790072d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a61273fa11cd5e9f61e0fd0a5b790072d">MSR_IVY_BRIDGE_C9_PMON_CTR3</a>&#160;&#160;&#160;0x00000E39</td></tr>
<tr class="separator:a61273fa11cd5e9f61e0fd0a5b790072d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19bcce6bac1e66ad50d0c41d5530aaad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a19bcce6bac1e66ad50d0c41d5530aaad">MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E3A</td></tr>
<tr class="separator:a19bcce6bac1e66ad50d0c41d5530aaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd9acfd1ad1914185b5ba702fc138b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a0bd9acfd1ad1914185b5ba702fc138b6">MSR_IVY_BRIDGE_C10_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E44</td></tr>
<tr class="separator:a0bd9acfd1ad1914185b5ba702fc138b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ffeb2ece8d45c7fa7b5adaf36701ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a1ffeb2ece8d45c7fa7b5adaf36701ba4">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E50</td></tr>
<tr class="separator:a1ffeb2ece8d45c7fa7b5adaf36701ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7697db7d16ba00bd9d32b7fa7ea7a1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a7697db7d16ba00bd9d32b7fa7ea7a1c3">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E51</td></tr>
<tr class="separator:a7697db7d16ba00bd9d32b7fa7ea7a1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3a07ce9a0155ab77e4fd4a01e3fe10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a6d3a07ce9a0155ab77e4fd4a01e3fe10">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E52</td></tr>
<tr class="separator:a6d3a07ce9a0155ab77e4fd4a01e3fe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ebf57e91c86101a7d4849a161e8aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ad6ebf57e91c86101a7d4849a161e8aff">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E53</td></tr>
<tr class="separator:ad6ebf57e91c86101a7d4849a161e8aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816e3eaa5b251bc5d908c56f38bff8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a816e3eaa5b251bc5d908c56f38bff8e3">MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000E54</td></tr>
<tr class="separator:a816e3eaa5b251bc5d908c56f38bff8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c185178b973438c77b89105a1e52e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aa9c185178b973438c77b89105a1e52e7">MSR_IVY_BRIDGE_C10_PMON_CTR0</a>&#160;&#160;&#160;0x00000E56</td></tr>
<tr class="separator:aa9c185178b973438c77b89105a1e52e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bedd04aeab67faa7a72ad51fb9a062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a04bedd04aeab67faa7a72ad51fb9a062">MSR_IVY_BRIDGE_C10_PMON_CTR1</a>&#160;&#160;&#160;0x00000E57</td></tr>
<tr class="separator:a04bedd04aeab67faa7a72ad51fb9a062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e005e6b2ab4677131627087a0be702e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a8e005e6b2ab4677131627087a0be702e">MSR_IVY_BRIDGE_C10_PMON_CTR2</a>&#160;&#160;&#160;0x00000E58</td></tr>
<tr class="separator:a8e005e6b2ab4677131627087a0be702e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8b4646811828181f660b41642ef4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aae8b4646811828181f660b41642ef4ad">MSR_IVY_BRIDGE_C10_PMON_CTR3</a>&#160;&#160;&#160;0x00000E59</td></tr>
<tr class="separator:aae8b4646811828181f660b41642ef4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac47edeacfe1af076b4aa81c04e22df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a6ac47edeacfe1af076b4aa81c04e22df">MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E5A</td></tr>
<tr class="separator:a6ac47edeacfe1af076b4aa81c04e22df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433d987e00d02a59ebc8bc9841614cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a433d987e00d02a59ebc8bc9841614cde">MSR_IVY_BRIDGE_C11_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E64</td></tr>
<tr class="separator:a433d987e00d02a59ebc8bc9841614cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a8958a3f3bf68ab8002afbfe8fd2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a24a8958a3f3bf68ab8002afbfe8fd2ba">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E70</td></tr>
<tr class="separator:a24a8958a3f3bf68ab8002afbfe8fd2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f61918ec2e2ffd3cfa5fe34dc7c064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a86f61918ec2e2ffd3cfa5fe34dc7c064">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E71</td></tr>
<tr class="separator:a86f61918ec2e2ffd3cfa5fe34dc7c064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958b62edfd2d4e4c797d610a2fbd613b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a958b62edfd2d4e4c797d610a2fbd613b">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E72</td></tr>
<tr class="separator:a958b62edfd2d4e4c797d610a2fbd613b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e03486bc973c93c458fa83e00a58f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a15e03486bc973c93c458fa83e00a58f8">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E73</td></tr>
<tr class="separator:a15e03486bc973c93c458fa83e00a58f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39a783d72cd8f19932f2f862af7ee84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ae39a783d72cd8f19932f2f862af7ee84">MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000E74</td></tr>
<tr class="separator:ae39a783d72cd8f19932f2f862af7ee84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8442af010b4f39b3e68cb1a31b9e8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ae8442af010b4f39b3e68cb1a31b9e8bf">MSR_IVY_BRIDGE_C11_PMON_CTR0</a>&#160;&#160;&#160;0x00000E76</td></tr>
<tr class="separator:ae8442af010b4f39b3e68cb1a31b9e8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda419be53fee1296c475810f51e0ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#acda419be53fee1296c475810f51e0ad7">MSR_IVY_BRIDGE_C11_PMON_CTR1</a>&#160;&#160;&#160;0x00000E77</td></tr>
<tr class="separator:acda419be53fee1296c475810f51e0ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8877a18b8b2f4cf6bdd0d080beb8472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ad8877a18b8b2f4cf6bdd0d080beb8472">MSR_IVY_BRIDGE_C11_PMON_CTR2</a>&#160;&#160;&#160;0x00000E78</td></tr>
<tr class="separator:ad8877a18b8b2f4cf6bdd0d080beb8472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109398f67e3f92fb5e080614976e6dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a109398f67e3f92fb5e080614976e6dc9">MSR_IVY_BRIDGE_C11_PMON_CTR3</a>&#160;&#160;&#160;0x00000E79</td></tr>
<tr class="separator:a109398f67e3f92fb5e080614976e6dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85017acc8b95e15fe0cb627ba3ceec70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a85017acc8b95e15fe0cb627ba3ceec70">MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E7A</td></tr>
<tr class="separator:a85017acc8b95e15fe0cb627ba3ceec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748ddce7a0e348c92d54c51a9f2c4b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a748ddce7a0e348c92d54c51a9f2c4b3a">MSR_IVY_BRIDGE_C12_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000E84</td></tr>
<tr class="separator:a748ddce7a0e348c92d54c51a9f2c4b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107536402d29c2ea60bd12b903ca99a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a107536402d29c2ea60bd12b903ca99a8">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000E90</td></tr>
<tr class="separator:a107536402d29c2ea60bd12b903ca99a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab357fa3bf8c61948175ad61473555e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ab357fa3bf8c61948175ad61473555e83">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000E91</td></tr>
<tr class="separator:ab357fa3bf8c61948175ad61473555e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24c23badbfdad8dd6e7f1db3bde2cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ab24c23badbfdad8dd6e7f1db3bde2cdf">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000E92</td></tr>
<tr class="separator:ab24c23badbfdad8dd6e7f1db3bde2cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dc6a29c116105092d19cad5117627c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a51dc6a29c116105092d19cad5117627c">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000E93</td></tr>
<tr class="separator:a51dc6a29c116105092d19cad5117627c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571b2829c525004071ce52f00066d3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a571b2829c525004071ce52f00066d3d1">MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000E94</td></tr>
<tr class="separator:a571b2829c525004071ce52f00066d3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93ad20667067e2ea81f3c0c07dd3519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ac93ad20667067e2ea81f3c0c07dd3519">MSR_IVY_BRIDGE_C12_PMON_CTR0</a>&#160;&#160;&#160;0x00000E96</td></tr>
<tr class="separator:ac93ad20667067e2ea81f3c0c07dd3519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a2d24f537f77307a81d35599d38e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a64a2d24f537f77307a81d35599d38e2f">MSR_IVY_BRIDGE_C12_PMON_CTR1</a>&#160;&#160;&#160;0x00000E97</td></tr>
<tr class="separator:a64a2d24f537f77307a81d35599d38e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ca5d7af76c0a12a885aee19ac8687d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a84ca5d7af76c0a12a885aee19ac8687d">MSR_IVY_BRIDGE_C12_PMON_CTR2</a>&#160;&#160;&#160;0x00000E98</td></tr>
<tr class="separator:a84ca5d7af76c0a12a885aee19ac8687d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8f63f6e798570133bfd6a0d8d8fcd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a2f8f63f6e798570133bfd6a0d8d8fcd9">MSR_IVY_BRIDGE_C12_PMON_CTR3</a>&#160;&#160;&#160;0x00000E99</td></tr>
<tr class="separator:a2f8f63f6e798570133bfd6a0d8d8fcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1290cf6b916c4062dd9aa2721c6b40b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a1290cf6b916c4062dd9aa2721c6b40b0">MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000E9A</td></tr>
<tr class="separator:a1290cf6b916c4062dd9aa2721c6b40b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd7386b55492c08429bce80681db27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a0fd7386b55492c08429bce80681db27b">MSR_IVY_BRIDGE_C13_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000EA4</td></tr>
<tr class="separator:a0fd7386b55492c08429bce80681db27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c29f6e0efb0c0698adb0e4b313e505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ac1c29f6e0efb0c0698adb0e4b313e505">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000EB0</td></tr>
<tr class="separator:ac1c29f6e0efb0c0698adb0e4b313e505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a253da95a608e338f9bbb399baa4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a17a253da95a608e338f9bbb399baa4b9">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000EB1</td></tr>
<tr class="separator:a17a253da95a608e338f9bbb399baa4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8a92bef2ccf5e410ce5dddefa51747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a8b8a92bef2ccf5e410ce5dddefa51747">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000EB2</td></tr>
<tr class="separator:a8b8a92bef2ccf5e410ce5dddefa51747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ae998000f6c32bbd2ed8ab034ac850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#af7ae998000f6c32bbd2ed8ab034ac850">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000EB3</td></tr>
<tr class="separator:af7ae998000f6c32bbd2ed8ab034ac850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0738bf6644ce2432d918a6bae80080a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a0738bf6644ce2432d918a6bae80080a1">MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000EB4</td></tr>
<tr class="separator:a0738bf6644ce2432d918a6bae80080a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0708894abfe9667ca972ec2cb1df6053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a0708894abfe9667ca972ec2cb1df6053">MSR_IVY_BRIDGE_C13_PMON_CTR0</a>&#160;&#160;&#160;0x00000EB6</td></tr>
<tr class="separator:a0708894abfe9667ca972ec2cb1df6053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb45807a03f347451bdab998f8a639ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#acb45807a03f347451bdab998f8a639ed">MSR_IVY_BRIDGE_C13_PMON_CTR1</a>&#160;&#160;&#160;0x00000EB7</td></tr>
<tr class="separator:acb45807a03f347451bdab998f8a639ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10465984883076dc16ff90c4dde0113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a10465984883076dc16ff90c4dde0113b">MSR_IVY_BRIDGE_C13_PMON_CTR2</a>&#160;&#160;&#160;0x00000EB8</td></tr>
<tr class="separator:a10465984883076dc16ff90c4dde0113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9ce05ae1df056eed58703a23edde15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a8c9ce05ae1df056eed58703a23edde15">MSR_IVY_BRIDGE_C13_PMON_CTR3</a>&#160;&#160;&#160;0x00000EB9</td></tr>
<tr class="separator:a8c9ce05ae1df056eed58703a23edde15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d91089fa3e346ed5f4d2aa607e13824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a4d91089fa3e346ed5f4d2aa607e13824">MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000EBA</td></tr>
<tr class="separator:a4d91089fa3e346ed5f4d2aa607e13824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bad401605c69d7181b126720c70d049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a2bad401605c69d7181b126720c70d049">MSR_IVY_BRIDGE_C14_PMON_BOX_CTL</a>&#160;&#160;&#160;0x00000EC4</td></tr>
<tr class="separator:a2bad401605c69d7181b126720c70d049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6442177dd805d3b1c33bba75f740963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#af6442177dd805d3b1c33bba75f740963">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0</a>&#160;&#160;&#160;0x00000ED0</td></tr>
<tr class="separator:af6442177dd805d3b1c33bba75f740963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2cd96ef4c417b8ca90fd7f9c57106c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ae2cd96ef4c417b8ca90fd7f9c57106c8">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1</a>&#160;&#160;&#160;0x00000ED1</td></tr>
<tr class="separator:ae2cd96ef4c417b8ca90fd7f9c57106c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd37c6e93d8711824bd64452409463d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#abd37c6e93d8711824bd64452409463d6">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2</a>&#160;&#160;&#160;0x00000ED2</td></tr>
<tr class="separator:abd37c6e93d8711824bd64452409463d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ebc0315a3ecbf032837c98e2bb91da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a8ebc0315a3ecbf032837c98e2bb91da8">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3</a>&#160;&#160;&#160;0x00000ED3</td></tr>
<tr class="separator:a8ebc0315a3ecbf032837c98e2bb91da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7d125a8d3a6ab4f6ecfb5695b4f46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a2f7d125a8d3a6ab4f6ecfb5695b4f46d">MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER</a>&#160;&#160;&#160;0x00000ED4</td></tr>
<tr class="separator:a2f7d125a8d3a6ab4f6ecfb5695b4f46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f6d37bff1fd68ad98b3b961bf4da7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a39f6d37bff1fd68ad98b3b961bf4da7e">MSR_IVY_BRIDGE_C14_PMON_CTR0</a>&#160;&#160;&#160;0x00000ED6</td></tr>
<tr class="separator:a39f6d37bff1fd68ad98b3b961bf4da7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b52bd44941114038bd39c310247f531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a8b52bd44941114038bd39c310247f531">MSR_IVY_BRIDGE_C14_PMON_CTR1</a>&#160;&#160;&#160;0x00000ED7</td></tr>
<tr class="separator:a8b52bd44941114038bd39c310247f531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49132c55c341f0183a2a11f7ae80d727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a49132c55c341f0183a2a11f7ae80d727">MSR_IVY_BRIDGE_C14_PMON_CTR2</a>&#160;&#160;&#160;0x00000ED8</td></tr>
<tr class="separator:a49132c55c341f0183a2a11f7ae80d727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e4610235eb7efa3febe023031d48f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a34e4610235eb7efa3febe023031d48f4">MSR_IVY_BRIDGE_C14_PMON_CTR3</a>&#160;&#160;&#160;0x00000ED9</td></tr>
<tr class="separator:a34e4610235eb7efa3febe023031d48f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedae825ed9554b57600edde6295571ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#aedae825ed9554b57600edde6295571ad">MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1</a>&#160;&#160;&#160;0x00000EDA</td></tr>
<tr class="separator:aedae825ed9554b57600edde6295571ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ad5abf920d2827a7a6155cf9d76446b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ad5abf920d2827a7a6155cf9d76446b36">MSR_IVY_BRIDGE_IA32_MC29_CTL</a>&#160;&#160;&#160;0x00000474</td></tr>
<tr class="separator:ad5abf920d2827a7a6155cf9d76446b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485e889819787c065b8134d8f60f742b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a485e889819787c065b8134d8f60f742b">MSR_IVY_BRIDGE_IA32_MC30_CTL</a>&#160;&#160;&#160;0x00000478</td></tr>
<tr class="separator:a485e889819787c065b8134d8f60f742b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd59f34464687d7b0d36b8c8b19a144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#afbd59f34464687d7b0d36b8c8b19a144">MSR_IVY_BRIDGE_IA32_MC31_CTL</a>&#160;&#160;&#160;0x0000047C</td></tr>
<tr class="separator:afbd59f34464687d7b0d36b8c8b19a144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a60b2cce5c514648d6fbb910c3c51eca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a60b2cce5c514648d6fbb910c3c51eca6">MSR_IVY_BRIDGE_IA32_MC29_STATUS</a>&#160;&#160;&#160;0x00000475</td></tr>
<tr class="separator:a60b2cce5c514648d6fbb910c3c51eca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35bfec91f7a3e81d05efe2652376c643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a35bfec91f7a3e81d05efe2652376c643">MSR_IVY_BRIDGE_IA32_MC30_STATUS</a>&#160;&#160;&#160;0x00000479</td></tr>
<tr class="separator:a35bfec91f7a3e81d05efe2652376c643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb0f8e31923f379b2ef1803554655fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a6eb0f8e31923f379b2ef1803554655fd">MSR_IVY_BRIDGE_IA32_MC31_STATUS</a>&#160;&#160;&#160;0x0000047D</td></tr>
<tr class="separator:a6eb0f8e31923f379b2ef1803554655fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:adf62fcc00bc01c963d289ab7455ff145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#adf62fcc00bc01c963d289ab7455ff145">MSR_IVY_BRIDGE_IA32_MC29_ADDR</a>&#160;&#160;&#160;0x00000476</td></tr>
<tr class="separator:adf62fcc00bc01c963d289ab7455ff145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f4f80a25e8f889a7f63649ce5b0c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#ab6f4f80a25e8f889a7f63649ce5b0c87">MSR_IVY_BRIDGE_IA32_MC30_ADDR</a>&#160;&#160;&#160;0x0000047A</td></tr>
<tr class="separator:ab6f4f80a25e8f889a7f63649ce5b0c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4a3327607b927fe1f6be2eb5febbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#abb4a3327607b927fe1f6be2eb5febbf1">MSR_IVY_BRIDGE_IA32_MC31_ADDR</a>&#160;&#160;&#160;0x0000047E</td></tr>
<tr class="separator:abb4a3327607b927fe1f6be2eb5febbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a50288f7953aafe922e44186d1714d557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a50288f7953aafe922e44186d1714d557">MSR_IVY_BRIDGE_IA32_MC29_MISC</a>&#160;&#160;&#160;0x00000477</td></tr>
<tr class="separator:a50288f7953aafe922e44186d1714d557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e5efd0df43273b0b52de37006bd6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a34e5efd0df43273b0b52de37006bd6e1">MSR_IVY_BRIDGE_IA32_MC30_MISC</a>&#160;&#160;&#160;0x0000047B</td></tr>
<tr class="separator:a34e5efd0df43273b0b52de37006bd6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8ac1678d3c944576a30d047fb78e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_ivy_bridge_msr_8h.html#a7d8ac1678d3c944576a30d047fb78e40">MSR_IVY_BRIDGE_IA32_MC31_MISC</a>&#160;&#160;&#160;0x0000047F</td></tr>
<tr class="separator:a7d8ac1678d3c944576a30d047fb78e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel processors based on the Ivy Bridge microarchitecture.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a117504540216e732a4dc708f7a4b02a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_IVY_BRIDGE_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x3A || \</div>
<div class="line">    DisplayModel == 0x3E    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel processors based on the Ivy Bridge microarchitecture?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aa258ba9b778adb11898706e2ccd9f526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000D1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1 (0x00000D1A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aa258ba9b778adb11898706e2ccd9f526">MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aa258ba9b778adb11898706e2ccd9f526">MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1 is defined as MSR_C0_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0bd9acfd1ad1914185b5ba702fc138b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_BOX_CTL&#160;&#160;&#160;0x00000E44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_BOX_CTL (0x00000E44) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0bd9acfd1ad1914185b5ba702fc138b6">MSR_IVY_BRIDGE_C10_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0bd9acfd1ad1914185b5ba702fc138b6">MSR_IVY_BRIDGE_C10_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_BOX_CTL is defined as MSR_C10_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a816e3eaa5b251bc5d908c56f38bff8e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER&#160;&#160;&#160;0x00000E54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon box wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER (0x00000E54) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a816e3eaa5b251bc5d908c56f38bff8e3">MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a816e3eaa5b251bc5d908c56f38bff8e3">MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER is defined as MSR_C10_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6ac47edeacfe1af076b4aa81c04e22df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E5A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1 (0x00000E5A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6ac47edeacfe1af076b4aa81c04e22df">MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6ac47edeacfe1af076b4aa81c04e22df">MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1 is defined as MSR_C10_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa9c185178b973438c77b89105a1e52e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_CTR0&#160;&#160;&#160;0x00000E56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_CTR0 (0x00000E56) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aa9c185178b973438c77b89105a1e52e7">MSR_IVY_BRIDGE_C10_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aa9c185178b973438c77b89105a1e52e7">MSR_IVY_BRIDGE_C10_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_CTR0 is defined as MSR_C10_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a04bedd04aeab67faa7a72ad51fb9a062"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_CTR1&#160;&#160;&#160;0x00000E57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_CTR1 (0x00000E57) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a04bedd04aeab67faa7a72ad51fb9a062">MSR_IVY_BRIDGE_C10_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a04bedd04aeab67faa7a72ad51fb9a062">MSR_IVY_BRIDGE_C10_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_CTR1 is defined as MSR_C10_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e005e6b2ab4677131627087a0be702e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_CTR2&#160;&#160;&#160;0x00000E58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_CTR2 (0x00000E58) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8e005e6b2ab4677131627087a0be702e">MSR_IVY_BRIDGE_C10_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8e005e6b2ab4677131627087a0be702e">MSR_IVY_BRIDGE_C10_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_CTR2 is defined as MSR_C10_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aae8b4646811828181f660b41642ef4ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_CTR3&#160;&#160;&#160;0x00000E59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_CTR3 (0x00000E59) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aae8b4646811828181f660b41642ef4ad">MSR_IVY_BRIDGE_C10_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aae8b4646811828181f660b41642ef4ad">MSR_IVY_BRIDGE_C10_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_CTR3 is defined as MSR_C10_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ffeb2ece8d45c7fa7b5adaf36701ba4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon event select for C-box 10 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0 (0x00000E50) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a1ffeb2ece8d45c7fa7b5adaf36701ba4">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a1ffeb2ece8d45c7fa7b5adaf36701ba4">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0 is defined as MSR_C10_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7697db7d16ba00bd9d32b7fa7ea7a1c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon event select for C-box 10 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1 (0x00000E51) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a7697db7d16ba00bd9d32b7fa7ea7a1c3">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a7697db7d16ba00bd9d32b7fa7ea7a1c3">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1 is defined as MSR_C10_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6d3a07ce9a0155ab77e4fd4a01e3fe10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon event select for C-box 10 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2 (0x00000E52) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6d3a07ce9a0155ab77e4fd4a01e3fe10">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6d3a07ce9a0155ab77e4fd4a01e3fe10">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2 is defined as MSR_C10_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad6ebf57e91c86101a7d4849a161e8aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 10 perfmon event select for C-box 10 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3 (0x00000E53) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad6ebf57e91c86101a7d4849a161e8aff">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad6ebf57e91c86101a7d4849a161e8aff">MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3 is defined as MSR_C10_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a433d987e00d02a59ebc8bc9841614cde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_BOX_CTL&#160;&#160;&#160;0x00000E64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_BOX_CTL (0x00000E64) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a433d987e00d02a59ebc8bc9841614cde">MSR_IVY_BRIDGE_C11_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a433d987e00d02a59ebc8bc9841614cde">MSR_IVY_BRIDGE_C11_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_BOX_CTL is defined as MSR_C11_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae39a783d72cd8f19932f2f862af7ee84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER&#160;&#160;&#160;0x00000E74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon box wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER (0x00000E74) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ae39a783d72cd8f19932f2f862af7ee84">MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ae39a783d72cd8f19932f2f862af7ee84">MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER is defined as MSR_C11_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a85017acc8b95e15fe0cb627ba3ceec70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E7A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1 (0x00000E7A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a85017acc8b95e15fe0cb627ba3ceec70">MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a85017acc8b95e15fe0cb627ba3ceec70">MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1 is defined as MSR_C11_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae8442af010b4f39b3e68cb1a31b9e8bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_CTR0&#160;&#160;&#160;0x00000E76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_CTR0 (0x00000E76) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ae8442af010b4f39b3e68cb1a31b9e8bf">MSR_IVY_BRIDGE_C11_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ae8442af010b4f39b3e68cb1a31b9e8bf">MSR_IVY_BRIDGE_C11_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_CTR0 is defined as MSR_C11_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acda419be53fee1296c475810f51e0ad7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_CTR1&#160;&#160;&#160;0x00000E77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_CTR1 (0x00000E77) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#acda419be53fee1296c475810f51e0ad7">MSR_IVY_BRIDGE_C11_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#acda419be53fee1296c475810f51e0ad7">MSR_IVY_BRIDGE_C11_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_CTR1 is defined as MSR_C11_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad8877a18b8b2f4cf6bdd0d080beb8472"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_CTR2&#160;&#160;&#160;0x00000E78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_CTR2 (0x00000E78) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad8877a18b8b2f4cf6bdd0d080beb8472">MSR_IVY_BRIDGE_C11_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad8877a18b8b2f4cf6bdd0d080beb8472">MSR_IVY_BRIDGE_C11_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_CTR2 is defined as MSR_C11_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a109398f67e3f92fb5e080614976e6dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_CTR3&#160;&#160;&#160;0x00000E79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_CTR3 (0x00000E79) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a109398f67e3f92fb5e080614976e6dc9">MSR_IVY_BRIDGE_C11_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a109398f67e3f92fb5e080614976e6dc9">MSR_IVY_BRIDGE_C11_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_CTR3 is defined as MSR_C11_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a24a8958a3f3bf68ab8002afbfe8fd2ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon event select for C-box 11 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0 (0x00000E70) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a24a8958a3f3bf68ab8002afbfe8fd2ba">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a24a8958a3f3bf68ab8002afbfe8fd2ba">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0 is defined as MSR_C11_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a86f61918ec2e2ffd3cfa5fe34dc7c064"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon event select for C-box 11 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1 (0x00000E71) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a86f61918ec2e2ffd3cfa5fe34dc7c064">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a86f61918ec2e2ffd3cfa5fe34dc7c064">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1 is defined as MSR_C11_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a958b62edfd2d4e4c797d610a2fbd613b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon event select for C-box 11 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2 (0x00000E72) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a958b62edfd2d4e4c797d610a2fbd613b">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a958b62edfd2d4e4c797d610a2fbd613b">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2 is defined as MSR_C11_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a15e03486bc973c93c458fa83e00a58f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 11 perfmon event select for C-box 11 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3 (0x00000E73) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a15e03486bc973c93c458fa83e00a58f8">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a15e03486bc973c93c458fa83e00a58f8">MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3 is defined as MSR_C11_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a748ddce7a0e348c92d54c51a9f2c4b3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_BOX_CTL&#160;&#160;&#160;0x00000E84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_BOX_CTL (0x00000E84) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a748ddce7a0e348c92d54c51a9f2c4b3a">MSR_IVY_BRIDGE_C12_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a748ddce7a0e348c92d54c51a9f2c4b3a">MSR_IVY_BRIDGE_C12_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_BOX_CTL is defined as MSR_C12_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a571b2829c525004071ce52f00066d3d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER&#160;&#160;&#160;0x00000E94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon box wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER (0x00000E94) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a571b2829c525004071ce52f00066d3d1">MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a571b2829c525004071ce52f00066d3d1">MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER is defined as MSR_C12_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1290cf6b916c4062dd9aa2721c6b40b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E9A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1 (0x00000E9A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a1290cf6b916c4062dd9aa2721c6b40b0">MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a1290cf6b916c4062dd9aa2721c6b40b0">MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1 is defined as MSR_C12_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac93ad20667067e2ea81f3c0c07dd3519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_CTR0&#160;&#160;&#160;0x00000E96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_CTR0 (0x00000E96) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac93ad20667067e2ea81f3c0c07dd3519">MSR_IVY_BRIDGE_C12_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac93ad20667067e2ea81f3c0c07dd3519">MSR_IVY_BRIDGE_C12_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_CTR0 is defined as MSR_C12_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a64a2d24f537f77307a81d35599d38e2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_CTR1&#160;&#160;&#160;0x00000E97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_CTR1 (0x00000E97) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a64a2d24f537f77307a81d35599d38e2f">MSR_IVY_BRIDGE_C12_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a64a2d24f537f77307a81d35599d38e2f">MSR_IVY_BRIDGE_C12_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_CTR1 is defined as MSR_C12_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a84ca5d7af76c0a12a885aee19ac8687d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_CTR2&#160;&#160;&#160;0x00000E98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_CTR2 (0x00000E98) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a84ca5d7af76c0a12a885aee19ac8687d">MSR_IVY_BRIDGE_C12_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a84ca5d7af76c0a12a885aee19ac8687d">MSR_IVY_BRIDGE_C12_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_CTR2 is defined as MSR_C12_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2f8f63f6e798570133bfd6a0d8d8fcd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_CTR3&#160;&#160;&#160;0x00000E99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_CTR3 (0x00000E99) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2f8f63f6e798570133bfd6a0d8d8fcd9">MSR_IVY_BRIDGE_C12_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2f8f63f6e798570133bfd6a0d8d8fcd9">MSR_IVY_BRIDGE_C12_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_CTR3 is defined as MSR_C12_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a107536402d29c2ea60bd12b903ca99a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon event select for C-box 12 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0 (0x00000E90) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a107536402d29c2ea60bd12b903ca99a8">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a107536402d29c2ea60bd12b903ca99a8">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0 is defined as MSR_C12_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab357fa3bf8c61948175ad61473555e83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon event select for C-box 12 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1 (0x00000E91) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ab357fa3bf8c61948175ad61473555e83">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ab357fa3bf8c61948175ad61473555e83">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1 is defined as MSR_C12_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab24c23badbfdad8dd6e7f1db3bde2cdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon event select for C-box 12 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2 (0x00000E92) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ab24c23badbfdad8dd6e7f1db3bde2cdf">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ab24c23badbfdad8dd6e7f1db3bde2cdf">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2 is defined as MSR_C12_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a51dc6a29c116105092d19cad5117627c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 12 perfmon event select for C-box 12 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3 (0x00000E93) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a51dc6a29c116105092d19cad5117627c">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a51dc6a29c116105092d19cad5117627c">MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3 is defined as MSR_C12_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0fd7386b55492c08429bce80681db27b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_BOX_CTL&#160;&#160;&#160;0x00000EA4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_BOX_CTL (0x00000EA4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0fd7386b55492c08429bce80681db27b">MSR_IVY_BRIDGE_C13_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0fd7386b55492c08429bce80681db27b">MSR_IVY_BRIDGE_C13_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_BOX_CTL is defined as MSR_C13_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0738bf6644ce2432d918a6bae80080a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER&#160;&#160;&#160;0x00000EB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon box wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER (0x00000EB4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0738bf6644ce2432d918a6bae80080a1">MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0738bf6644ce2432d918a6bae80080a1">MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER is defined as MSR_C13_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4d91089fa3e346ed5f4d2aa607e13824"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000EBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1 (0x00000EBA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a4d91089fa3e346ed5f4d2aa607e13824">MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a4d91089fa3e346ed5f4d2aa607e13824">MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1 is defined as MSR_C13_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0708894abfe9667ca972ec2cb1df6053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_CTR0&#160;&#160;&#160;0x00000EB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_CTR0 (0x00000EB6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0708894abfe9667ca972ec2cb1df6053">MSR_IVY_BRIDGE_C13_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0708894abfe9667ca972ec2cb1df6053">MSR_IVY_BRIDGE_C13_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_CTR0 is defined as MSR_C13_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acb45807a03f347451bdab998f8a639ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_CTR1&#160;&#160;&#160;0x00000EB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_CTR1 (0x00000EB7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#acb45807a03f347451bdab998f8a639ed">MSR_IVY_BRIDGE_C13_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#acb45807a03f347451bdab998f8a639ed">MSR_IVY_BRIDGE_C13_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_CTR1 is defined as MSR_C13_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a10465984883076dc16ff90c4dde0113b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_CTR2&#160;&#160;&#160;0x00000EB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_CTR2 (0x00000EB8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a10465984883076dc16ff90c4dde0113b">MSR_IVY_BRIDGE_C13_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a10465984883076dc16ff90c4dde0113b">MSR_IVY_BRIDGE_C13_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_CTR2 is defined as MSR_C13_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8c9ce05ae1df056eed58703a23edde15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_CTR3&#160;&#160;&#160;0x00000EB9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_CTR3 (0x00000EB9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8c9ce05ae1df056eed58703a23edde15">MSR_IVY_BRIDGE_C13_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8c9ce05ae1df056eed58703a23edde15">MSR_IVY_BRIDGE_C13_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_CTR3 is defined as MSR_C13_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac1c29f6e0efb0c0698adb0e4b313e505"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0&#160;&#160;&#160;0x00000EB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon event select for C-box 13 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0 (0x00000EB0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac1c29f6e0efb0c0698adb0e4b313e505">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac1c29f6e0efb0c0698adb0e4b313e505">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0 is defined as MSR_C13_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a17a253da95a608e338f9bbb399baa4b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1&#160;&#160;&#160;0x00000EB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon event select for C-box 13 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1 (0x00000EB1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a17a253da95a608e338f9bbb399baa4b9">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a17a253da95a608e338f9bbb399baa4b9">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1 is defined as MSR_C13_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8b8a92bef2ccf5e410ce5dddefa51747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2&#160;&#160;&#160;0x00000EB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon event select for C-box 13 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2 (0x00000EB2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8b8a92bef2ccf5e410ce5dddefa51747">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8b8a92bef2ccf5e410ce5dddefa51747">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2 is defined as MSR_C13_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af7ae998000f6c32bbd2ed8ab034ac850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3&#160;&#160;&#160;0x00000EB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 13 perfmon event select for C-box 13 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3 (0x00000EB3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#af7ae998000f6c32bbd2ed8ab034ac850">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#af7ae998000f6c32bbd2ed8ab034ac850">MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3 is defined as MSR_C13_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2bad401605c69d7181b126720c70d049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_BOX_CTL&#160;&#160;&#160;0x00000EC4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_BOX_CTL (0x00000EC4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2bad401605c69d7181b126720c70d049">MSR_IVY_BRIDGE_C14_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2bad401605c69d7181b126720c70d049">MSR_IVY_BRIDGE_C14_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_BOX_CTL is defined as MSR_C14_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2f7d125a8d3a6ab4f6ecfb5695b4f46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER&#160;&#160;&#160;0x00000ED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon box wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER (0x00000ED4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2f7d125a8d3a6ab4f6ecfb5695b4f46d">MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2f7d125a8d3a6ab4f6ecfb5695b4f46d">MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER is defined as MSR_C14_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aedae825ed9554b57600edde6295571ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000EDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1 (0x00000EDA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aedae825ed9554b57600edde6295571ad">MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aedae825ed9554b57600edde6295571ad">MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1 is defined as MSR_C14_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a39f6d37bff1fd68ad98b3b961bf4da7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_CTR0&#160;&#160;&#160;0x00000ED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_CTR0 (0x00000ED6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a39f6d37bff1fd68ad98b3b961bf4da7e">MSR_IVY_BRIDGE_C14_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a39f6d37bff1fd68ad98b3b961bf4da7e">MSR_IVY_BRIDGE_C14_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_CTR0 is defined as MSR_C14_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8b52bd44941114038bd39c310247f531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_CTR1&#160;&#160;&#160;0x00000ED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_CTR1 (0x00000ED7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8b52bd44941114038bd39c310247f531">MSR_IVY_BRIDGE_C14_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8b52bd44941114038bd39c310247f531">MSR_IVY_BRIDGE_C14_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_CTR1 is defined as MSR_C14_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a49132c55c341f0183a2a11f7ae80d727"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_CTR2&#160;&#160;&#160;0x00000ED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_CTR2 (0x00000ED8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a49132c55c341f0183a2a11f7ae80d727">MSR_IVY_BRIDGE_C14_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a49132c55c341f0183a2a11f7ae80d727">MSR_IVY_BRIDGE_C14_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_CTR2 is defined as MSR_C14_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a34e4610235eb7efa3febe023031d48f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_CTR3&#160;&#160;&#160;0x00000ED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_CTR3 (0x00000ED9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a34e4610235eb7efa3febe023031d48f4">MSR_IVY_BRIDGE_C14_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a34e4610235eb7efa3febe023031d48f4">MSR_IVY_BRIDGE_C14_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_CTR3 is defined as MSR_C14_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af6442177dd805d3b1c33bba75f740963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0&#160;&#160;&#160;0x00000ED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon event select for C-box 14 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0 (0x00000ED0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#af6442177dd805d3b1c33bba75f740963">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#af6442177dd805d3b1c33bba75f740963">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0 is defined as MSR_C14_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae2cd96ef4c417b8ca90fd7f9c57106c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1&#160;&#160;&#160;0x00000ED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon event select for C-box 14 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1 (0x00000ED1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ae2cd96ef4c417b8ca90fd7f9c57106c8">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ae2cd96ef4c417b8ca90fd7f9c57106c8">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1 is defined as MSR_C14_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abd37c6e93d8711824bd64452409463d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2&#160;&#160;&#160;0x00000ED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon event select for C-box 14 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2 (0x00000ED2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#abd37c6e93d8711824bd64452409463d6">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#abd37c6e93d8711824bd64452409463d6">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2 is defined as MSR_C14_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8ebc0315a3ecbf032837c98e2bb91da8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3&#160;&#160;&#160;0x00000ED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 14 perfmon event select for C-box 14 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3 (0x00000ED3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8ebc0315a3ecbf032837c98e2bb91da8">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8ebc0315a3ecbf032837c98e2bb91da8">MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3 is defined as MSR_C14_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaa71983c793afd57387d7b9e9b31f5e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000D3A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1 (0x00000D3A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aaa71983c793afd57387d7b9e9b31f5e3">MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aaa71983c793afd57387d7b9e9b31f5e3">MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1 is defined as MSR_C1_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af1597047fa4a60fba206e7db5d942b39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000D5A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1 (0x00000D5A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#af1597047fa4a60fba206e7db5d942b39">MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#af1597047fa4a60fba206e7db5d942b39">MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1 is defined as MSR_C2_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1e6afa74b72a8ee9fb95f7f8d2d2995e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000D7A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1 (0x00000D7A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a1e6afa74b72a8ee9fb95f7f8d2d2995e">MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a1e6afa74b72a8ee9fb95f7f8d2d2995e">MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1 is defined as MSR_C3_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad94c53e4104204c5d0f7a09e4b5229a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000D9A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1 (0x00000D9A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad94c53e4104204c5d0f7a09e4b5229a8">MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad94c53e4104204c5d0f7a09e4b5229a8">MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1 is defined as MSR_C4_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5174253c4aea65464a5c820b3566e4c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000DBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1 (0x00000DBA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a5174253c4aea65464a5c820b3566e4c3">MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a5174253c4aea65464a5c820b3566e4c3">MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1 is defined as MSR_C5_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a58c27495beeef2b6d289b4abdda911f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000DDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1 (0x00000DDA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a58c27495beeef2b6d289b4abdda911f2">MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a58c27495beeef2b6d289b4abdda911f2">MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1 is defined as MSR_C6_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9162f1cc2f5d92d3d00296c1ccb61094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000DFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1 (0x00000DFA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a9162f1cc2f5d92d3d00296c1ccb61094">MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a9162f1cc2f5d92d3d00296c1ccb61094">MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1 is defined as MSR_C7_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a449ffb36430e49ec77986bc5da67232d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_BOX_CTL&#160;&#160;&#160;0x00000E04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_BOX_CTL (0x00000E04) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a449ffb36430e49ec77986bc5da67232d">MSR_IVY_BRIDGE_C8_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a449ffb36430e49ec77986bc5da67232d">MSR_IVY_BRIDGE_C8_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_BOX_CTL is defined as MSR_C8_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a89afc0bd34945b00b5457050f79ef0d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER&#160;&#160;&#160;0x00000E14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon box wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER (0x00000E14) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a89afc0bd34945b00b5457050f79ef0d8">MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a89afc0bd34945b00b5457050f79ef0d8">MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER is defined as MSR_C8_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaab045be6b6a40ecdff158e6a5c88e46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1 (0x00000E1A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aaab045be6b6a40ecdff158e6a5c88e46">MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aaab045be6b6a40ecdff158e6a5c88e46">MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1 is defined as MSR_C8_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac7245c8b70e54182acdcae0f243584be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_CTR0&#160;&#160;&#160;0x00000E16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_CTR0 (0x00000E16) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac7245c8b70e54182acdcae0f243584be">MSR_IVY_BRIDGE_C8_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac7245c8b70e54182acdcae0f243584be">MSR_IVY_BRIDGE_C8_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_CTR0 is defined as MSR_C8_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac10614d14bad1a325a67c4f995f2b5d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_CTR1&#160;&#160;&#160;0x00000E17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_CTR1 (0x00000E17) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac10614d14bad1a325a67c4f995f2b5d6">MSR_IVY_BRIDGE_C8_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac10614d14bad1a325a67c4f995f2b5d6">MSR_IVY_BRIDGE_C8_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_CTR1 is defined as MSR_C8_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a22fe19c80015e130e2df5ff8b0819977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_CTR2&#160;&#160;&#160;0x00000E18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_CTR2 (0x00000E18) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a22fe19c80015e130e2df5ff8b0819977">MSR_IVY_BRIDGE_C8_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a22fe19c80015e130e2df5ff8b0819977">MSR_IVY_BRIDGE_C8_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_CTR2 is defined as MSR_C8_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4e813595bbabbf542360c188df3ae4cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_CTR3&#160;&#160;&#160;0x00000E19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_CTR3 (0x00000E19) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a4e813595bbabbf542360c188df3ae4cc">MSR_IVY_BRIDGE_C8_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a4e813595bbabbf542360c188df3ae4cc">MSR_IVY_BRIDGE_C8_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_CTR3 is defined as MSR_C8_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a687d0e26b75356895e6301a10d21fbfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select for C-box 8 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0 (0x00000E10) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a687d0e26b75356895e6301a10d21fbfe">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a687d0e26b75356895e6301a10d21fbfe">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0 is defined as MSR_C8_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0222371aad883aa6150c792fabd4542b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select for C-box 8 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1 (0x00000E11) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0222371aad883aa6150c792fabd4542b">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0222371aad883aa6150c792fabd4542b">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1 is defined as MSR_C8_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2e454f30633a8fe1aeef1f7208df9f66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select for C-box 8 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2 (0x00000E12) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2e454f30633a8fe1aeef1f7208df9f66">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2e454f30633a8fe1aeef1f7208df9f66">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2 is defined as MSR_C8_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a87363840acaec958d9d0c91d39939956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 8 perfmon event select for C-box 8 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3 (0x00000E13) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a87363840acaec958d9d0c91d39939956">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a87363840acaec958d9d0c91d39939956">MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3 is defined as MSR_C8_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a43ab2f83637ceb4cad7a3f3240e27499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_BOX_CTL&#160;&#160;&#160;0x00000E24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon local box wide control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_BOX_CTL (0x00000E24) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a43ab2f83637ceb4cad7a3f3240e27499">MSR_IVY_BRIDGE_C9_PMON_BOX_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a43ab2f83637ceb4cad7a3f3240e27499">MSR_IVY_BRIDGE_C9_PMON_BOX_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_BOX_CTL is defined as MSR_C9_PMON_BOX_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6acfd077e93ad33a0d46721c357f421e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER&#160;&#160;&#160;0x00000E34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon box wide filter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER (0x00000E34) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6acfd077e93ad33a0d46721c357f421e">MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6acfd077e93ad33a0d46721c357f421e">MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER is defined as MSR_C9_PMON_BOX_FILTER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a19bcce6bac1e66ad50d0c41d5530aaad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1&#160;&#160;&#160;0x00000E3A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon box wide filter1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1 (0x00000E3A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a19bcce6bac1e66ad50d0c41d5530aaad">MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a19bcce6bac1e66ad50d0c41d5530aaad">MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1 is defined as MSR_C9_PMON_BOX_FILTER1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6c32ec97df1cb43d23b4531b5c0b8c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_CTR0&#160;&#160;&#160;0x00000E36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_CTR0 (0x00000E36) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6c32ec97df1cb43d23b4531b5c0b8c2a">MSR_IVY_BRIDGE_C9_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6c32ec97df1cb43d23b4531b5c0b8c2a">MSR_IVY_BRIDGE_C9_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_CTR0 is defined as MSR_C9_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af2f8669184495ff7c6a7fd253a4752fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_CTR1&#160;&#160;&#160;0x00000E37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_CTR1 (0x00000E37) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#af2f8669184495ff7c6a7fd253a4752fd">MSR_IVY_BRIDGE_C9_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#af2f8669184495ff7c6a7fd253a4752fd">MSR_IVY_BRIDGE_C9_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_CTR1 is defined as MSR_C9_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2250be2a993e857f7ba750159cafa527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_CTR2&#160;&#160;&#160;0x00000E38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_CTR2 (0x00000E38) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2250be2a993e857f7ba750159cafa527">MSR_IVY_BRIDGE_C9_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a2250be2a993e857f7ba750159cafa527">MSR_IVY_BRIDGE_C9_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_CTR2 is defined as MSR_C9_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a61273fa11cd5e9f61e0fd0a5b790072d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_CTR3&#160;&#160;&#160;0x00000E39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_CTR3 (0x00000E39) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a61273fa11cd5e9f61e0fd0a5b790072d">MSR_IVY_BRIDGE_C9_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a61273fa11cd5e9f61e0fd0a5b790072d">MSR_IVY_BRIDGE_C9_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_CTR3 is defined as MSR_C9_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abdc5e023dd6b3b435be785949570315d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0&#160;&#160;&#160;0x00000E30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select for C-box 9 counter 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0 (0x00000E30) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#abdc5e023dd6b3b435be785949570315d">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#abdc5e023dd6b3b435be785949570315d">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0 is defined as MSR_C9_PMON_EVNTSEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a36093a09f315820442bbc09f4c7a3be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1&#160;&#160;&#160;0x00000E31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select for C-box 9 counter 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1 (0x00000E31) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a36093a09f315820442bbc09f4c7a3be5">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a36093a09f315820442bbc09f4c7a3be5">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1 is defined as MSR_C9_PMON_EVNTSEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5dd0687b9ab010d4d6179da26f1d6bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2&#160;&#160;&#160;0x00000E32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select for C-box 9 counter 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2 (0x00000E32) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a5dd0687b9ab010d4d6179da26f1d6bda">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a5dd0687b9ab010d4d6179da26f1d6bda">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2 is defined as MSR_C9_PMON_EVNTSEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a07eff2c3a353ae4efddfbde89df2cc76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3&#160;&#160;&#160;0x00000E33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 9 perfmon event select for C-box 9 counter 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3 (0x00000E33) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a07eff2c3a353ae4efddfbde89df2cc76">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a07eff2c3a353ae4efddfbde89df2cc76">MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3 is defined as MSR_C9_PMON_EVNTSEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac82dd8b33f36432bda2be5a23101d47b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL&#160;&#160;&#160;0x0000064B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL (0x0000064B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a56e817c9cb8c231188dd7f1078e5e4b5">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac82dd8b33f36432bda2be5a23101d47b">MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac82dd8b33f36432bda2be5a23101d47b">MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a56e817c9cb8c231188dd7f1078e5e4b5">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL is defined as MSR_CONFIG_TDP_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3e8e8edaf92ae3ed289086495263e9f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1&#160;&#160;&#160;0x00000649</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Level 1 ratio and power level (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1 (0x00000649) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l1___r_e_g_i_s_t_e_r.html#ae473e490094e3a22e4e40eb308aff2c2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a3e8e8edaf92ae3ed289086495263e9f6">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1 is defined as MSR_CONFIG_TDP_LEVEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a60fc77e4eb0fe6c8486899b72cf394da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2&#160;&#160;&#160;0x0000064A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Level 2 ratio and power level (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2 (0x0000064A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___l_e_v_e_l2___r_e_g_i_s_t_e_r.html#a8cc8c60139e24c8bbc1fc1b42144c782">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a60fc77e4eb0fe6c8486899b72cf394da">MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2 is defined as MSR_CONFIG_TDP_LEVEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ace2dbc641fd4cd193727bfc63718391d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL&#160;&#160;&#160;0x00000648</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Base TDP Ratio (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL (0x00000648) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___c_o_n_f_i_g___t_d_p___n_o_m_i_n_a_l___r_e_g_i_s_t_e_r.html#a089b0e50e64be15a2373666a28d0f40a">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ace2dbc641fd4cd193727bfc63718391d">MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL is defined as MSR_CONFIG_TDP_NOMINAL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3e6266938e135e693932a9657df9d63b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_DRAM_ENERGY_STATUS&#160;&#160;&#160;0x00000619</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Energy Status (R/O) See Section 14.9.5, "DRAM RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_DRAM_ENERGY_STATUS (0x00000619) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a3e6266938e135e693932a9657df9d63b">MSR_IVY_BRIDGE_DRAM_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_DRAM_ENERGY_STATUS is defined as MSR_DRAM_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa1be6b1fced21449b4862723af0bc67f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_DRAM_PERF_STATUS&#160;&#160;&#160;0x0000061B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM
RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_DRAM_PERF_STATUS (0x0000061B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aa1be6b1fced21449b4862723af0bc67f">MSR_IVY_BRIDGE_DRAM_PERF_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_DRAM_PERF_STATUS is defined as MSR_DRAM_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab5f7e214f7f0685ae063c70d82bb30e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_DRAM_POWER_INFO&#160;&#160;&#160;0x0000061C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Parameters (R/W) See Section 14.9.5, "DRAM RAPL Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_DRAM_POWER_INFO (0x0000061C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ab5f7e214f7f0685ae063c70d82bb30e5">MSR_IVY_BRIDGE_DRAM_POWER_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ab5f7e214f7f0685ae063c70d82bb30e5">MSR_IVY_BRIDGE_DRAM_POWER_INFO</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_DRAM_POWER_INFO is defined as MSR_DRAM_POWER_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad3eccd9673ceb16040392213d63d8160"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_DRAM_POWER_LIMIT&#160;&#160;&#160;0x00000618</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. DRAM RAPL Power Limit Control (R/W) See Section 14.9.5, "DRAM RAPL
Domain.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_DRAM_POWER_LIMIT (0x00000618) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad3eccd9673ceb16040392213d63d8160">MSR_IVY_BRIDGE_DRAM_POWER_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad3eccd9673ceb16040392213d63d8160">MSR_IVY_BRIDGE_DRAM_POWER_LIMIT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_DRAM_POWER_LIMIT is defined as MSR_DRAM_POWER_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a59b6d724429d0426fca95ce2cf7976c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_ERROR_CONTROL&#160;&#160;&#160;0x0000017F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. MC Bank Error Configuration (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_ERROR_CONTROL (0x0000017F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_ERROR_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_ERROR_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_ERROR_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a7376fc5758b9dfeeaedee2c0380597a4">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a59b6d724429d0426fca95ce2cf7976c1">MSR_IVY_BRIDGE_ERROR_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a59b6d724429d0426fca95ce2cf7976c1">MSR_IVY_BRIDGE_ERROR_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___e_r_r_o_r___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a7376fc5758b9dfeeaedee2c0380597a4">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_ERROR_CONTROL is defined as MSR_ERROR_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adf62fcc00bc01c963d289ab7455ff145"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC29_ADDR&#160;&#160;&#160;0x00000476</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#adf62fcc00bc01c963d289ab7455ff145">MSR_IVY_BRIDGE_IA32_MC29_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#adf62fcc00bc01c963d289ab7455ff145">MSR_IVY_BRIDGE_IA32_MC29_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_ADDR is defined as IA32_MC29_ADDR in SDM. MSR_IVY_BRIDGE_IA32_MC30_ADDR is defined as IA32_MC30_ADDR in SDM. MSR_IVY_BRIDGE_IA32_MC31_ADDR is defined as IA32_MC31_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad5abf920d2827a7a6155cf9d76446b36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC29_CTL&#160;&#160;&#160;0x00000474</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad5abf920d2827a7a6155cf9d76446b36">MSR_IVY_BRIDGE_IA32_MC29_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad5abf920d2827a7a6155cf9d76446b36">MSR_IVY_BRIDGE_IA32_MC29_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_CTL is defined as IA32_MC29_CTL in SDM. MSR_IVY_BRIDGE_IA32_MC30_CTL is defined as IA32_MC30_CTL in SDM. MSR_IVY_BRIDGE_IA32_MC31_CTL is defined as IA32_MC31_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a50288f7953aafe922e44186d1714d557"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC29_MISC&#160;&#160;&#160;0x00000477</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a50288f7953aafe922e44186d1714d557">MSR_IVY_BRIDGE_IA32_MC29_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a50288f7953aafe922e44186d1714d557">MSR_IVY_BRIDGE_IA32_MC29_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_MISC is defined as IA32_MC29_MISC in SDM. MSR_IVY_BRIDGE_IA32_MC30_MISC is defined as IA32_MC30_MISC in SDM. MSR_IVY_BRIDGE_IA32_MC31_MISC is defined as IA32_MC31_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a60b2cce5c514648d6fbb910c3c51eca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC29_STATUS&#160;&#160;&#160;0x00000475</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a60b2cce5c514648d6fbb910c3c51eca6">MSR_IVY_BRIDGE_IA32_MC29_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a60b2cce5c514648d6fbb910c3c51eca6">MSR_IVY_BRIDGE_IA32_MC29_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_STATUS is defined as IA32_MC29_STATUS in SDM. MSR_IVY_BRIDGE_IA32_MC30_STATUS is defined as IA32_MC30_STATUS in SDM. MSR_IVY_BRIDGE_IA32_MC31_STATUS is defined as IA32_MC31_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6f4f80a25e8f889a7f63649ce5b0c87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC30_ADDR&#160;&#160;&#160;0x0000047A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#adf62fcc00bc01c963d289ab7455ff145">MSR_IVY_BRIDGE_IA32_MC29_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#adf62fcc00bc01c963d289ab7455ff145">MSR_IVY_BRIDGE_IA32_MC29_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_ADDR is defined as IA32_MC29_ADDR in SDM. MSR_IVY_BRIDGE_IA32_MC30_ADDR is defined as IA32_MC30_ADDR in SDM. MSR_IVY_BRIDGE_IA32_MC31_ADDR is defined as IA32_MC31_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a485e889819787c065b8134d8f60f742b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC30_CTL&#160;&#160;&#160;0x00000478</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad5abf920d2827a7a6155cf9d76446b36">MSR_IVY_BRIDGE_IA32_MC29_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad5abf920d2827a7a6155cf9d76446b36">MSR_IVY_BRIDGE_IA32_MC29_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_CTL is defined as IA32_MC29_CTL in SDM. MSR_IVY_BRIDGE_IA32_MC30_CTL is defined as IA32_MC30_CTL in SDM. MSR_IVY_BRIDGE_IA32_MC31_CTL is defined as IA32_MC31_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a34e5efd0df43273b0b52de37006bd6e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC30_MISC&#160;&#160;&#160;0x0000047B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a50288f7953aafe922e44186d1714d557">MSR_IVY_BRIDGE_IA32_MC29_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a50288f7953aafe922e44186d1714d557">MSR_IVY_BRIDGE_IA32_MC29_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_MISC is defined as IA32_MC29_MISC in SDM. MSR_IVY_BRIDGE_IA32_MC30_MISC is defined as IA32_MC30_MISC in SDM. MSR_IVY_BRIDGE_IA32_MC31_MISC is defined as IA32_MC31_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a35bfec91f7a3e81d05efe2652376c643"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC30_STATUS&#160;&#160;&#160;0x00000479</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a60b2cce5c514648d6fbb910c3c51eca6">MSR_IVY_BRIDGE_IA32_MC29_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a60b2cce5c514648d6fbb910c3c51eca6">MSR_IVY_BRIDGE_IA32_MC29_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_STATUS is defined as IA32_MC29_STATUS in SDM. MSR_IVY_BRIDGE_IA32_MC30_STATUS is defined as IA32_MC30_STATUS in SDM. MSR_IVY_BRIDGE_IA32_MC31_STATUS is defined as IA32_MC31_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abb4a3327607b927fe1f6be2eb5febbf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC31_ADDR&#160;&#160;&#160;0x0000047E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_ADDR </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#adf62fcc00bc01c963d289ab7455ff145">MSR_IVY_BRIDGE_IA32_MC29_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#adf62fcc00bc01c963d289ab7455ff145">MSR_IVY_BRIDGE_IA32_MC29_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_ADDR is defined as IA32_MC29_ADDR in SDM. MSR_IVY_BRIDGE_IA32_MC30_ADDR is defined as IA32_MC30_ADDR in SDM. MSR_IVY_BRIDGE_IA32_MC31_ADDR is defined as IA32_MC31_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afbd59f34464687d7b0d36b8c8b19a144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC31_CTL&#160;&#160;&#160;0x0000047C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_CTL </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad5abf920d2827a7a6155cf9d76446b36">MSR_IVY_BRIDGE_IA32_MC29_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ad5abf920d2827a7a6155cf9d76446b36">MSR_IVY_BRIDGE_IA32_MC29_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_CTL is defined as IA32_MC29_CTL in SDM. MSR_IVY_BRIDGE_IA32_MC30_CTL is defined as IA32_MC30_CTL in SDM. MSR_IVY_BRIDGE_IA32_MC31_CTL is defined as IA32_MC31_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7d8ac1678d3c944576a30d047fb78e40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC31_MISC&#160;&#160;&#160;0x0000047F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_MISC </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a50288f7953aafe922e44186d1714d557">MSR_IVY_BRIDGE_IA32_MC29_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a50288f7953aafe922e44186d1714d557">MSR_IVY_BRIDGE_IA32_MC29_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_MISC is defined as IA32_MC29_MISC in SDM. MSR_IVY_BRIDGE_IA32_MC30_MISC is defined as IA32_MC30_MISC in SDM. MSR_IVY_BRIDGE_IA32_MC31_MISC is defined as IA32_MC31_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6eb0f8e31923f379b2ef1803554655fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC31_STATUS&#160;&#160;&#160;0x0000047D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".</p>
<p>Bank MC29 through MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MCi_STATUS </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a60b2cce5c514648d6fbb910c3c51eca6">MSR_IVY_BRIDGE_IA32_MC29_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a60b2cce5c514648d6fbb910c3c51eca6">MSR_IVY_BRIDGE_IA32_MC29_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC29_STATUS is defined as IA32_MC29_STATUS in SDM. MSR_IVY_BRIDGE_IA32_MC30_STATUS is defined as IA32_MC30_STATUS in SDM. MSR_IVY_BRIDGE_IA32_MC31_STATUS is defined as IA32_MC31_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa50bbe0c07b263d0629138ba4c73b7c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_IA32_MC6_MISC&#160;&#160;&#160;0x0000041B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Misc MAC information of Integrated I/O. (R/O) see Section 15.3.2.4.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_IA32_MC6_MISC (0x0000041B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___i_a32___m_c6___m_i_s_c___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_IA32_MC6_MISC_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___i_a32___m_c6___m_i_s_c___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_IA32_MC6_MISC_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___i_a32___m_c6___m_i_s_c___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_IA32_MC6_MISC_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___i_a32___m_c6___m_i_s_c___r_e_g_i_s_t_e_r.html#a6b3eaa91f5fdb10f11beb079bbbe6033">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aa50bbe0c07b263d0629138ba4c73b7c8">MSR_IVY_BRIDGE_IA32_MC6_MISC</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a24cca3c4f2f55dd24a1ee5e83d11a2b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS&#160;&#160;&#160;0x00000C35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore PCU perfmon box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS (0x00000C35) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a24cca3c4f2f55dd24a1ee5e83d11a2b7">MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a24cca3c4f2f55dd24a1ee5e83d11a2b7">MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS is defined as MSR_PCU_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaff8da407bfc4616dbca6041d8861039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PEBS_ENABLE&#160;&#160;&#160;0x000003F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. See Section 18.3.1.1.1, "Processor Event Based Sampling (PEBS).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PEBS_ENABLE (0x000003F1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PEBS_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PEBS_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PEBS_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a32f53554bea4fae711fea91d99f372e2">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aaff8da407bfc4616dbca6041d8861039">MSR_IVY_BRIDGE_PEBS_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aaff8da407bfc4616dbca6041d8861039">MSR_IVY_BRIDGE_PEBS_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a32f53554bea4fae711fea91d99f372e2">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PEBS_ENABLE is defined as MSR_PEBS_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afe368979840e2f29d98ca40a67d97355"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL&#160;&#160;&#160;0x000000E2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL (0x000000E2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a72f746bc00b33433e57a63705b697be0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#afe368979840e2f29d98ca40a67d97355">MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#afe368979840e2f29d98ca40a67d97355">MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#a72f746bc00b33433e57a63705b697be0">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL is defined as MSR_PKG_CST_CONFIG_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa74ff4b270874daf5fe54cf802572bac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PKG_PERF_STATUS&#160;&#160;&#160;0x00000613</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Package RAPL Perf Status (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PKG_PERF_STATUS (0x00000613) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aa74ff4b270874daf5fe54cf802572bac">MSR_IVY_BRIDGE_PKG_PERF_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PKG_PERF_STATUS is defined as MSR_PKG_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6e3c3fd6f33caeebc589de107e28a8a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PLATFORM_INFO&#160;&#160;&#160;0x000000CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PLATFORM_INFO (0x000000CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PLATFORM_INFO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PLATFORM_INFO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PLATFORM_INFO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a872346d5c7e2c6211e0d3a71d0e5e9c8">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6e3c3fd6f33caeebc589de107e28a8a0">MSR_IVY_BRIDGE_PLATFORM_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6e3c3fd6f33caeebc589de107e28a8a0">MSR_IVY_BRIDGE_PLATFORM_INFO</a>, Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a872346d5c7e2c6211e0d3a71d0e5e9c8">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PLATFORM_INFO is defined as MSR_PLATFORM_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6e86730d5c4c5ea868cd82d63491d0f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PLATFORM_INFO_1&#160;&#160;&#160;0x000000CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PLATFORM_INFO_1 (0x000000CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o__1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PLATFORM_INFO_1_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o__1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PLATFORM_INFO_1_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o__1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PLATFORM_INFO_1_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o__1___r_e_g_i_s_t_e_r.html#a19067ec71f32aaec5a551b8d43a572f4">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6e86730d5c4c5ea868cd82d63491d0f4">MSR_IVY_BRIDGE_PLATFORM_INFO_1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6e86730d5c4c5ea868cd82d63491d0f4">MSR_IVY_BRIDGE_PLATFORM_INFO_1</a>, Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_l_a_t_f_o_r_m___i_n_f_o__1___r_e_g_i_s_t_e_r.html#a19067ec71f32aaec5a551b8d43a572f4">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PLATFORM_INFO_1 is defined as MSR_PLATFORM_INFO_1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3d41a6b0d48cf4b25ddb5cfca44bff6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG&#160;&#160;&#160;0x00000C06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore perfmon per-socket global configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG (0x00000C06) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a3d41a6b0d48cf4b25ddb5cfca44bff6f">MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a3d41a6b0d48cf4b25ddb5cfca44bff6f">MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG is defined as MSR_PMON_GLOBAL_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6a1853c74828c4e501b058d17c634b31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PMON_GLOBAL_CTL&#160;&#160;&#160;0x00000C00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore perfmon per-socket global control.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PMON_GLOBAL_CTL (0x00000C00) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6a1853c74828c4e501b058d17c634b31">MSR_IVY_BRIDGE_PMON_GLOBAL_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a6a1853c74828c4e501b058d17c634b31">MSR_IVY_BRIDGE_PMON_GLOBAL_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PMON_GLOBAL_CTL is defined as MSR_PMON_GLOBAL_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a71291ad03ad73003d4e7009cd127621e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS&#160;&#160;&#160;0x00000C01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore perfmon per-socket global status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS (0x00000C01) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a71291ad03ad73003d4e7009cd127621e">MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a71291ad03ad73003d4e7009cd127621e">MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS is defined as MSR_PMON_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adf240e796462af78223ef54171ba030c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PP0_ENERGY_STATUS&#160;&#160;&#160;0x00000639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. PP0 Energy Status (R/O) See Section 14.9.4, "PP0/PP1 RAPL
Domains.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PP0_ENERGY_STATUS (0x00000639) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#adf240e796462af78223ef54171ba030c">MSR_IVY_BRIDGE_PP0_ENERGY_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PP0_ENERGY_STATUS is defined as MSR_PP0_ENERGY_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aba1c29492e430ed4fa3cbda1919cb5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PPIN&#160;&#160;&#160;0x0000004F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Protected Processor Inventory Number (R/O). Protected Processor Inventory Number (R/O) A unique value within a given CPUID family/model/stepping signature that a privileged inventory initialization agent can access to identify each physical processor, when access to MSR_PPIN is enabled. Access to MSR_PPIN is permitted only if MSR_PPIN_CTL[bits 1:0] = '10b'.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PPIN (0x0000004F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#aba1c29492e430ed4fa3cbda1919cb5f1">MSR_IVY_BRIDGE_PPIN</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PPIN is defined as MSR_PPIN in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0966cdfe2c9c9012bf7e7236a9a6e8a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_PPIN_CTL&#160;&#160;&#160;0x0000004E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Protected Processor Inventory Number Enable Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_PPIN_CTL (0x0000004E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PPIN_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PPIN_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_PPIN_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html#a1aca866010dccb5bd002e51bbc054b69">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0966cdfe2c9c9012bf7e7236a9a6e8a7">MSR_IVY_BRIDGE_PPIN_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a0966cdfe2c9c9012bf7e7236a9a6e8a7">MSR_IVY_BRIDGE_PPIN_CTL</a>, Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___p_p_i_n___c_t_l___r_e_g_i_s_t_e_r.html#a1aca866010dccb5bd002e51bbc054b69">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_PPIN_CTL is defined as MSR_PPIN_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8ecee3ae93b44bc8572189ee7a967e36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_TEMPERATURE_TARGET&#160;&#160;&#160;0x000001A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_TEMPERATURE_TARGET (0x000001A2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TEMPERATURE_TARGET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TEMPERATURE_TARGET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TEMPERATURE_TARGET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#a669ee5c6db74c3f3bf1fc1726f174d33">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8ecee3ae93b44bc8572189ee7a967e36">MSR_IVY_BRIDGE_TEMPERATURE_TARGET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a8ecee3ae93b44bc8572189ee7a967e36">MSR_IVY_BRIDGE_TEMPERATURE_TARGET</a>, Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#a669ee5c6db74c3f3bf1fc1726f174d33">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_TEMPERATURE_TARGET is defined as MSR_TEMPERATURE_TARGET in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b552db2dc88ed9b42846fb585f45d52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO&#160;&#160;&#160;0x0000064C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. ConfigTDP Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO (0x0000064C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html#a9584518793de1a02a1e512433afe7540">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a5b552db2dc88ed9b42846fb585f45d52">MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a5b552db2dc88ed9b42846fb585f45d52">MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO</a>, Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___a_c_t_i_v_a_t_i_o_n___r_a_t_i_o___r_e_g_i_s_t_e_r.html#a9584518793de1a02a1e512433afe7540">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO is defined as MSR_TURBO_ACTIVATION_RATIO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac32507e0a12660a262ad63e191ba7477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1&#160;&#160;&#160;0x000001AE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1 (0x000001AE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html">MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___i_v_y___b_r_i_d_g_e___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t1___r_e_g_i_s_t_e_r.html#ab1582ccf1b1f1ebaf2ea7b59ba22a119">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#ac32507e0a12660a262ad63e191ba7477">MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1 is defined as MSR_TURBO_RATIO_LIMIT1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7c1b69f11e231c013ca0a3744e2b1e5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_IVY_BRIDGE_U_PMON_BOX_STATUS&#160;&#160;&#160;0x00000C15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon U-box wide status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_IVY_BRIDGE_U_PMON_BOX_STATUS (0x00000C15) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a7c1b69f11e231c013ca0a3744e2b1e5d">MSR_IVY_BRIDGE_U_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_ivy_bridge_msr_8h.html#a7c1b69f11e231c013ca0a3744e2b1e5d">MSR_IVY_BRIDGE_U_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_IVY_BRIDGE_U_PMON_BOX_STATUS is defined as MSR_U_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_ivy_bridge_msr_8h.html">IvyBridgeMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 02:59:37 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
