// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sep_convolution_filter,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=41.666668,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=30.048125,HLS_SYN_LAT=310606,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=14,HLS_SYN_FF=2071,HLS_SYN_LUT=2202}" *)

module sep_convolution_filter (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_img_V_TDATA,
        in_img_V_TVALID,
        in_img_V_TREADY,
        out_img_V_TDATA,
        out_img_V_TVALID,
        out_img_V_TREADY,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP
);

parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st39_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv64_31 = 64'b110001;
parameter    ap_const_lv64_32 = 64'b110010;
parameter    ap_const_lv64_33 = 64'b110011;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv19_4BD29 = 19'b1001011110100101001;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv19_283 = 19'b1010000011;
parameter    ap_const_lv10_283 = 10'b1010000011;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv19_31 = 19'b110001;
parameter    ap_const_lv19_32 = 19'b110010;
parameter    ap_const_lv19_33 = 19'b110011;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_2 = 32'b10;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_img_V_TDATA;
input   in_img_V_TVALID;
output   in_img_V_TREADY;
output  [7:0] out_img_V_TDATA;
output   out_img_V_TVALID;
input   out_img_V_TREADY;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_img_V_TREADY;
reg out_img_V_TVALID;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
reg   [5:0] kernel_config_V_address0;
reg    kernel_config_V_ce0;
wire   [7:0] kernel_config_V_q0;
reg   [7:0] kernel_h_V_0;
reg   [7:0] kernel_v_V_0;
reg   [7:0] kernel_sum_V;
reg   [7:0] kernel_off_V;
reg   [7:0] kernel_bit_shift_V;
wire   [9:0] line_buffer_V_0_address0;
reg    line_buffer_V_0_ce0;
wire   [7:0] line_buffer_V_0_q0;
reg    line_buffer_V_0_ce1;
reg    line_buffer_V_0_we1;
reg   [7:0] window_V_0;
wire   [9:0] line_buffer_V_1_address0;
reg    line_buffer_V_1_ce0;
wire   [7:0] line_buffer_V_1_q0;
reg    line_buffer_V_1_ce1;
reg    line_buffer_V_1_we1;
reg   [7:0] window_V_1;
wire   [9:0] line_buffer_V_2_address0;
reg    line_buffer_V_2_ce0;
wire   [7:0] line_buffer_V_2_q0;
reg    line_buffer_V_2_ce1;
reg    line_buffer_V_2_we1;
reg   [7:0] window_V_2;
wire   [9:0] line_buffer_V_3_address0;
reg    line_buffer_V_3_ce0;
wire   [7:0] line_buffer_V_3_q0;
reg    line_buffer_V_3_ce1;
reg    line_buffer_V_3_we1;
reg   [7:0] window_V_3;
wire   [9:0] line_buffer_V_4_address0;
reg    line_buffer_V_4_ce0;
wire   [7:0] line_buffer_V_4_q0;
reg    line_buffer_V_4_ce1;
reg    line_buffer_V_4_we1;
reg   [7:0] window_V_4;
wire   [9:0] line_buffer_V_5_address0;
reg    line_buffer_V_5_ce0;
wire   [7:0] line_buffer_V_5_q0;
wire   [9:0] line_buffer_V_5_address1;
reg    line_buffer_V_5_ce1;
reg    line_buffer_V_5_we1;
reg   [7:0] window_V_5;
reg   [7:0] window_V_6;
reg   [7:0] kernel_v_V_1;
reg  signed [7:0] kernel_v_V_2;
reg  signed [7:0] kernel_v_V_3;
reg  signed [7:0] kernel_v_V_4;
reg   [7:0] kernel_v_V_5;
reg  signed [7:0] kernel_v_V_6;
reg  signed [18:0] convolution_buffer_V_1;
reg  signed [18:0] convolution_buffer_V_2;
reg  signed [18:0] convolution_buffer_V_3;
reg  signed [18:0] convolution_buffer_V_4;
reg  signed [18:0] convolution_buffer_V_5;
reg  signed [18:0] convolution_buffer_V_6;
reg  signed [7:0] kernel_h_V_1;
reg  signed [7:0] kernel_h_V_2;
reg  signed [7:0] kernel_h_V_3;
reg  signed [7:0] kernel_h_V_4;
reg  signed [7:0] kernel_h_V_5;
reg  signed [7:0] kernel_h_V_6;
reg    in_img_V_TDATA_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_144;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
reg    ap_reg_ppiten_pp0_it22;
reg    ap_reg_ppiten_pp0_it23;
reg    ap_reg_ppiten_pp0_it24;
reg    ap_reg_ppiten_pp0_it25;
reg    ap_reg_ppiten_pp0_it26;
reg    ap_reg_ppiten_pp0_it27;
reg    ap_reg_ppiten_pp0_it28;
reg    ap_reg_ppiten_pp0_it29;
reg    ap_reg_ppiten_pp0_it30;
reg    ap_reg_ppiten_pp0_it31;
reg    ap_reg_ppiten_pp0_it32;
reg    ap_reg_ppiten_pp0_it33;
reg    ap_reg_ppiten_pp0_it34;
reg    ap_reg_ppiten_pp0_it35;
reg    ap_reg_ppiten_pp0_it36;
wire   [0:0] exitcond_flatten_fu_437_p2;
wire   [0:0] or_cond_fu_644_p2;
reg    out_img_V_TDATA_blk_n;
reg   [0:0] or_cond1_reg_1477;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35;
reg   [18:0] indvar_flatten_reg_354;
reg   [18:0] sep_mulconvolution_filter_ap_int_reg_365;
reg   [8:0] row_reg_376;
reg   [18:0] sep_convolution_filter_ap_int_3_reg_387;
reg   [9:0] col_reg_398;
reg   [7:0] reg_414;
reg    ap_sig_284;
reg    ap_sig_ioackin_out_img_V_TREADY;
reg   [0:0] tmp_4_reg_1417;
reg   [0:0] tmp_8_reg_1433;
reg   [0:0] tmp_s_reg_1437;
wire   [18:0] indvar_flatten_next_fu_443_p2;
wire   [9:0] col_mid2_fu_469_p3;
reg   [9:0] col_mid2_reg_1401;
reg   [9:0] ap_reg_ppstg_col_mid2_reg_1401_pp0_iter1;
wire   [18:0] sep_convolution_filter_ap_int_7_fu_523_p3;
wire   [8:0] row_mid2_fu_531_p3;
wire   [0:0] tmp_4_fu_539_p2;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1;
wire   [0:0] tmp_6_fu_545_p2;
reg   [0:0] tmp_6_reg_1421;
wire   [0:0] tmp_9_fu_551_p2;
reg   [0:0] tmp_9_reg_1425;
wire   [0:0] tmp_12_fu_557_p2;
reg   [0:0] tmp_12_reg_1429;
wire   [0:0] tmp_8_fu_598_p2;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1;
wire   [0:0] grp_fu_409_p2;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1;
wire   [2:0] tmp_26_fu_609_p1;
reg   [2:0] tmp_26_reg_1446;
reg   [2:0] ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1;
wire   [2:0] tmp_23_fu_618_p1;
reg   [2:0] tmp_23_reg_1455;
reg   [2:0] ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1;
reg   [0:0] tmp_10_reg_1459;
reg   [0:0] ap_reg_ppstg_tmp_10_reg_1459_pp0_iter1;
wire   [0:0] tmp_15_fu_638_p2;
reg   [0:0] tmp_15_reg_1463;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1;
reg   [0:0] or_cond_reg_1467;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1467_pp0_iter1;
reg   [7:0] in_temp_V_reg_1471;
reg   [7:0] ap_reg_ppstg_in_temp_V_reg_1471_pp0_iter1;
wire   [0:0] or_cond1_fu_656_p2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter1;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter3;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter4;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter5;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter6;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter8;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter9;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter10;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter11;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter12;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter13;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter14;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter15;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter16;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter17;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter18;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter19;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter20;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter21;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter22;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter23;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter24;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter25;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter26;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter27;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter28;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter29;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter30;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter31;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter32;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter33;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1477_pp0_iter34;
wire   [18:0] tmp_25_fu_662_p2;
wire   [9:0] col_1_fu_668_p2;
reg   [9:0] line_buffer_V_0_addr_reg_1491;
reg   [9:0] line_buffer_V_1_addr_reg_1497;
reg   [9:0] line_buffer_V_2_addr_reg_1503;
reg   [9:0] line_buffer_V_3_addr_reg_1509;
reg   [9:0] line_buffer_V_4_addr_reg_1515;
reg  signed [7:0] kernel_h_V_0_loc_1_load_reg_1526;
reg   [7:0] kernel_off_V_load_reg_1531;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter3;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter4;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter5;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter6;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter7;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter8;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter9;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter10;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter11;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter12;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter13;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter14;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter15;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter16;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter17;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter18;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter19;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter20;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter21;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter22;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter23;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter24;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter25;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter26;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter27;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter28;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter29;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter30;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter31;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter32;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter33;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter34;
reg   [7:0] ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter35;
wire   [7:0] r_V_3_fu_897_p3;
reg  signed [7:0] r_V_3_reg_1536;
wire   [63:0] tmp_11_fu_604_p1;
wire   [63:0] tmp_3_fu_613_p1;
wire   [63:0] tmp_16_fu_703_p1;
wire   [63:0] tmp_17_fu_840_p1;
wire  signed [18:0] temp_v_V_6_fu_1069_p2;
reg   [7:0] kernel_h_V_0_loc_1_fu_182;
reg   [31:0] sep_convolution_filter_ap_int_2_fu_186;
wire   [31:0] tmp_14_fu_622_p2;
reg   [31:0] sep_convolution_filter_ap_int_1_fu_190;
wire   [31:0] sel_SEBB_fu_581_p3;
reg    ap_reg_ioackin_out_img_V_TREADY;
wire   [31:0] sel_SEBB1_fu_589_p3;
wire   [0:0] exitcond_fu_455_p2;
wire   [18:0] tmp_1_fu_449_p2;
wire   [8:0] row_s_fu_477_p2;
wire   [0:0] tmp_mid1_fu_483_p2;
wire   [0:0] tmp_fu_489_p2;
wire   [0:0] tmp_2_mid1_fu_503_p2;
wire   [0:0] tmp_2_fu_509_p2;
wire   [18:0] sep_convolution_filter_ap_int_6_fu_461_p3;
wire   [0:0] tmp_5_fu_569_p2;
wire   [31:0] tmp_7_fu_575_p2;
wire   [0:0] tmp_mid2_fu_495_p3;
wire   [0:0] tmp_2_mid2_fu_515_p3;
wire   [0:0] tmp_18_fu_650_p2;
wire   [7:0] sh_V_1_fu_867_p2;
wire  signed [31:0] tmp_19_fu_873_p1;
wire   [31:0] tmp_21_fu_883_p1;
wire   [31:0] tmp_22_fu_887_p2;
wire   [0:0] tmp_27_fu_859_p3;
wire   [7:0] tmp_20_fu_877_p2;
wire   [7:0] tmp_28_fu_893_p1;
wire  signed [7:0] r_V_fu_921_p0;
wire   [7:0] r_V_fu_921_p1;
wire  signed [15:0] r_V_fu_921_p2;
wire  signed [7:0] r_V_s_fu_947_p0;
wire   [7:0] r_V_s_fu_947_p1;
wire  signed [15:0] r_V_s_fu_947_p2;
wire  signed [7:0] r_V_5_fu_1021_p0;
wire   [7:0] r_V_5_fu_1021_p1;
wire  signed [15:0] r_V_5_fu_1021_p2;
wire  signed [16:0] grp_fu_1291_p3;
wire  signed [17:0] grp_fu_1264_p3;
wire  signed [16:0] grp_fu_1282_p3;
wire  signed [16:0] grp_fu_1273_p3;
wire  signed [17:0] tmp9_cast_fu_1056_p1;
wire  signed [17:0] tmp8_cast_fu_1053_p1;
wire   [17:0] tmp7_fu_1059_p2;
wire  signed [18:0] tmp7_cast_fu_1065_p1;
wire  signed [18:0] tmp5_cast_fu_1050_p1;
wire  signed [26:0] r_V_2_1_fu_1332_p2;
wire  signed [26:0] r_V_2_3_fu_1317_p2;
wire  signed [27:0] grp_fu_1346_p3;
wire  signed [26:0] grp_fu_1300_p3;
wire  signed [27:0] tmp14_cast_fu_1217_p1;
wire  signed [27:0] grp_fu_1308_p3;
(* use_dsp48 = "no" *) wire   [27:0] tmp10_fu_1220_p2;
wire  signed [28:0] tmp12_cast_fu_1225_p1;
wire  signed [28:0] tmp10_cast_fu_1214_p1;
wire   [28:0] temp_h_V_fu_1229_p2;
wire  signed [29:0] grp_fu_1248_p0;
wire   [29:0] grp_fu_1248_p2;
wire   [7:0] tmp_29_fu_1254_p1;
wire   [7:0] grp_fu_1264_p1;
wire   [7:0] grp_fu_1273_p1;
wire   [7:0] grp_fu_1282_p1;
wire   [7:0] grp_fu_1291_p1;
wire  signed [26:0] r_V_2_5_fu_1339_p2;
wire  signed [27:0] grp_fu_1324_p3;
reg    grp_fu_1248_ce;
reg    ap_sig_cseq_ST_st39_fsm_2;
reg    ap_sig_1337;
reg   [2:0] ap_NS_fsm;
wire   [15:0] grp_fu_1264_p10;
wire   [15:0] grp_fu_1273_p10;
wire   [15:0] grp_fu_1282_p10;
wire   [15:0] grp_fu_1291_p10;
wire   [15:0] r_V_5_fu_1021_p10;
wire   [15:0] r_V_fu_921_p10;
wire   [15:0] r_V_s_fu_947_p10;
reg    ap_sig_1380;
reg    ap_sig_235;
reg    ap_sig_1386;
reg    ap_sig_1388;
reg    ap_sig_1390;
reg    ap_sig_1393;
reg    ap_sig_1395;
reg    ap_sig_1383;
reg    ap_sig_1400;
reg    ap_sig_1402;
reg    ap_sig_1398;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'b1;
#0 kernel_h_V_0 = 8'b00000000;
#0 kernel_v_V_0 = 8'b00000000;
#0 kernel_sum_V = 8'b1;
#0 kernel_off_V = 8'b00000000;
#0 kernel_bit_shift_V = 8'b00000000;
#0 window_V_0 = 8'b00000000;
#0 window_V_1 = 8'b00000000;
#0 window_V_2 = 8'b00000000;
#0 window_V_3 = 8'b00000000;
#0 window_V_4 = 8'b00000000;
#0 window_V_5 = 8'b00000000;
#0 window_V_6 = 8'b00000000;
#0 kernel_v_V_1 = 8'b00000000;
#0 kernel_v_V_2 = 8'b00000000;
#0 kernel_v_V_3 = 8'b00000000;
#0 kernel_v_V_4 = 8'b00000000;
#0 kernel_v_V_5 = 8'b00000000;
#0 kernel_v_V_6 = 8'b00000000;
#0 convolution_buffer_V_1 = 19'b0000000000000000000;
#0 convolution_buffer_V_2 = 19'b0000000000000000000;
#0 convolution_buffer_V_3 = 19'b0000000000000000000;
#0 convolution_buffer_V_4 = 19'b0000000000000000000;
#0 convolution_buffer_V_5 = 19'b0000000000000000000;
#0 convolution_buffer_V_6 = 19'b0000000000000000000;
#0 kernel_h_V_1 = 8'b00000000;
#0 kernel_h_V_2 = 8'b00000000;
#0 kernel_h_V_3 = 8'b00000000;
#0 kernel_h_V_4 = 8'b00000000;
#0 kernel_h_V_5 = 8'b00000000;
#0 kernel_h_V_6 = 8'b00000000;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
#0 ap_reg_ppiten_pp0_it22 = 1'b0;
#0 ap_reg_ppiten_pp0_it23 = 1'b0;
#0 ap_reg_ppiten_pp0_it24 = 1'b0;
#0 ap_reg_ppiten_pp0_it25 = 1'b0;
#0 ap_reg_ppiten_pp0_it26 = 1'b0;
#0 ap_reg_ppiten_pp0_it27 = 1'b0;
#0 ap_reg_ppiten_pp0_it28 = 1'b0;
#0 ap_reg_ppiten_pp0_it29 = 1'b0;
#0 ap_reg_ppiten_pp0_it30 = 1'b0;
#0 ap_reg_ppiten_pp0_it31 = 1'b0;
#0 ap_reg_ppiten_pp0_it32 = 1'b0;
#0 ap_reg_ppiten_pp0_it33 = 1'b0;
#0 ap_reg_ppiten_pp0_it34 = 1'b0;
#0 ap_reg_ppiten_pp0_it35 = 1'b0;
#0 ap_reg_ppiten_pp0_it36 = 1'b0;
#0 ap_reg_ioackin_out_img_V_TREADY = 1'b0;
end

sep_convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_0_address0),
    .ce0(line_buffer_V_0_ce0),
    .q0(line_buffer_V_0_q0),
    .address1(line_buffer_V_0_addr_reg_1491),
    .ce1(line_buffer_V_0_ce1),
    .we1(line_buffer_V_0_we1),
    .d1(line_buffer_V_1_q0)
);

sep_convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_1_address0),
    .ce0(line_buffer_V_1_ce0),
    .q0(line_buffer_V_1_q0),
    .address1(line_buffer_V_1_addr_reg_1497),
    .ce1(line_buffer_V_1_ce1),
    .we1(line_buffer_V_1_we1),
    .d1(line_buffer_V_2_q0)
);

sep_convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_2_address0),
    .ce0(line_buffer_V_2_ce0),
    .q0(line_buffer_V_2_q0),
    .address1(line_buffer_V_2_addr_reg_1503),
    .ce1(line_buffer_V_2_ce1),
    .we1(line_buffer_V_2_we1),
    .d1(line_buffer_V_3_q0)
);

sep_convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_3_address0),
    .ce0(line_buffer_V_3_ce0),
    .q0(line_buffer_V_3_q0),
    .address1(line_buffer_V_3_addr_reg_1509),
    .ce1(line_buffer_V_3_ce1),
    .we1(line_buffer_V_3_we1),
    .d1(line_buffer_V_4_q0)
);

sep_convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_4_address0),
    .ce0(line_buffer_V_4_ce0),
    .q0(line_buffer_V_4_q0),
    .address1(line_buffer_V_4_addr_reg_1515),
    .ce1(line_buffer_V_4_ce1),
    .we1(line_buffer_V_4_we1),
    .d1(line_buffer_V_5_q0)
);

sep_convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_5_address0),
    .ce0(line_buffer_V_5_ce0),
    .q0(line_buffer_V_5_q0),
    .address1(line_buffer_V_5_address1),
    .ce1(line_buffer_V_5_ce1),
    .we1(line_buffer_V_5_we1),
    .d1(ap_reg_ppstg_in_temp_V_reg_1471_pp0_iter1)
);

sep_convolution_filter_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
sep_convolution_filter_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .kernel_config_V_address0(kernel_config_V_address0),
    .kernel_config_V_ce0(kernel_config_V_ce0),
    .kernel_config_V_q0(kernel_config_V_q0)
);

sep_convolution_filter_sdiv_30s_8s_30_34 #(
    .ID( 1 ),
    .NUM_STAGE( 34 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 30 ))
sep_convolution_filter_sdiv_30s_8s_30_34_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1248_p0),
    .din1(r_V_3_reg_1536),
    .ce(grp_fu_1248_ce),
    .dout(grp_fu_1248_p2)
);

sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1_U1(
    .din0(kernel_v_V_4),
    .din1(grp_fu_1264_p1),
    .din2(grp_fu_1291_p3),
    .dout(grp_fu_1264_p3)
);

sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_U2(
    .din0(kernel_v_V_6),
    .din1(grp_fu_1273_p1),
    .din2(r_V_s_fu_947_p2),
    .dout(grp_fu_1273_p3)
);

sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_U3(
    .din0(kernel_v_V_2),
    .din1(grp_fu_1282_p1),
    .din2(r_V_fu_921_p2),
    .dout(grp_fu_1282_p3)
);

sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1_U4(
    .din0(kernel_v_V_3),
    .din1(grp_fu_1291_p1),
    .din2(r_V_5_fu_1021_p2),
    .dout(grp_fu_1291_p3)
);

sep_convolution_filter_mac_muladd_19s_8s_27s_27_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
sep_convolution_filter_mac_muladd_19s_8s_27s_27_1_U5(
    .din0(temp_v_V_6_fu_1069_p2),
    .din1(kernel_h_V_6),
    .din2(r_V_2_5_fu_1339_p2),
    .dout(grp_fu_1300_p3)
);

sep_convolution_filter_mac_muladd_19s_8s_27s_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_U6(
    .din0(convolution_buffer_V_5),
    .din1(kernel_h_V_4),
    .din2(r_V_2_3_fu_1317_p2),
    .dout(grp_fu_1308_p3)
);

sep_convolution_filter_mul_mul_19s_8s_27_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 27 ))
sep_convolution_filter_mul_mul_19s_8s_27_1_U7(
    .din0(convolution_buffer_V_4),
    .din1(kernel_h_V_3),
    .dout(r_V_2_3_fu_1317_p2)
);

sep_convolution_filter_mac_muladd_19s_8s_27s_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
sep_convolution_filter_mac_muladd_19s_8s_27s_28_1_U8(
    .din0(convolution_buffer_V_3),
    .din1(kernel_h_V_2),
    .din2(r_V_2_1_fu_1332_p2),
    .dout(grp_fu_1324_p3)
);

sep_convolution_filter_mul_mul_19s_8s_27_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 27 ))
sep_convolution_filter_mul_mul_19s_8s_27_1_U9(
    .din0(convolution_buffer_V_2),
    .din1(kernel_h_V_1),
    .dout(r_V_2_1_fu_1332_p2)
);

sep_convolution_filter_mul_mul_19s_8s_27_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 27 ))
sep_convolution_filter_mul_mul_19s_8s_27_1_U10(
    .din0(convolution_buffer_V_6),
    .din1(kernel_h_V_5),
    .dout(r_V_2_5_fu_1339_p2)
);

sep_convolution_filter_mac_muladd_19s_8s_28s_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
sep_convolution_filter_mac_muladd_19s_8s_28s_28_1_U11(
    .din0(convolution_buffer_V_1),
    .din1(kernel_h_V_0_loc_1_load_reg_1526),
    .din2(grp_fu_1324_p3),
    .dout(grp_fu_1346_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
    end else begin
        if (ap_sig_235) begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
            end else if (ap_sig_1380) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(exitcond_flatten_fu_437_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(exitcond_flatten_fu_437_p2 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it36 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        col_reg_398 <= col_1_fu_668_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        col_reg_398 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        indvar_flatten_reg_354 <= indvar_flatten_next_fu_443_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_354 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_reg_1417) & ~(1'b0 == tmp_8_reg_1433) & (tmp_23_reg_1455 == ap_const_lv3_0))) begin
        kernel_h_V_0_loc_1_fu_182 <= kernel_config_V_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        kernel_h_V_0_loc_1_fu_182 <= kernel_h_V_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1398) begin
        if (ap_sig_1402) begin
            kernel_v_V_0 <= kernel_h_V_0_loc_1_fu_182;
        end else if (ap_sig_1400) begin
            kernel_v_V_0 <= reg_414;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        row_reg_376 <= row_mid2_fu_531_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        row_reg_376 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_539_p2))) begin
        sep_convolution_filter_ap_int_1_fu_190 <= sel_SEBB_fu_581_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        sep_convolution_filter_ap_int_1_fu_190 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_539_p2))) begin
        sep_convolution_filter_ap_int_2_fu_186 <= tmp_14_fu_622_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        sep_convolution_filter_ap_int_2_fu_186 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        sep_convolution_filter_ap_int_3_reg_387 <= tmp_25_fu_662_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        sep_convolution_filter_ap_int_3_reg_387 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        sep_mulconvolution_filter_ap_int_reg_365 <= sep_convolution_filter_ap_int_7_fu_523_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        sep_mulconvolution_filter_ap_int_reg_365 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        ap_reg_ppstg_col_mid2_reg_1401_pp0_iter1 <= col_mid2_reg_1401;
        ap_reg_ppstg_in_temp_V_reg_1471_pp0_iter1 <= in_temp_V_reg_1471;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter1 <= or_cond1_reg_1477;
        ap_reg_ppstg_or_cond_reg_1467_pp0_iter1 <= or_cond_reg_1467;
        ap_reg_ppstg_tmp_10_reg_1459_pp0_iter1 <= tmp_10_reg_1459;
        ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1 <= tmp_15_reg_1463;
        ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 <= tmp_23_reg_1455;
        ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 <= tmp_26_reg_1446;
        ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1 <= tmp_4_reg_1417;
        ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1 <= tmp_8_reg_1433;
        ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1 <= tmp_s_reg_1437;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter10 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter9;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter11 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter10;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter12 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter11;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter13 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter12;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter14 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter13;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter15 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter14;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter16 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter15;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter17 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter16;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter18 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter17;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter19 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter18;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter20 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter19;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter21 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter20;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter22 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter21;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter23 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter22;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter24 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter23;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter25 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter24;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter26 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter25;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter27 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter26;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter28 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter27;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter29 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter28;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter3 <= kernel_off_V_load_reg_1531;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter30 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter29;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter31 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter30;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter32 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter31;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter33 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter32;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter34 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter33;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter35 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter34;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter4 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter3;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter5 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter4;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter6 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter5;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter7 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter6;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter8 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter7;
        ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter9 <= ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter8;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter10 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter9;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter11 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter10;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter12 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter11;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter13 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter12;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter14 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter13;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter15 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter14;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter16 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter15;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter17 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter16;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter18 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter17;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter19 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter18;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter2 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter1;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter20 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter19;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter21 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter20;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter22 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter21;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter23 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter22;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter24 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter23;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter25 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter24;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter26 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter25;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter27 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter26;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter28 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter27;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter29 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter28;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter3 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter2;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter30 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter29;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter31 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter30;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter32 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter31;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter33 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter32;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter34 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter33;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter34;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter4 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter3;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter5 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter4;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter6 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter5;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter7 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter6;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter8 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter7;
        ap_reg_ppstg_or_cond1_reg_1477_pp0_iter9 <= ap_reg_ppstg_or_cond1_reg_1477_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        col_mid2_reg_1401 <= col_mid2_fu_469_p3;
        or_cond1_reg_1477 <= or_cond1_fu_656_p2;
        or_cond_reg_1467 <= or_cond_fu_644_p2;
        tmp_15_reg_1463 <= tmp_15_fu_638_p2;
        tmp_4_reg_1417 <= tmp_4_fu_539_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter2))) begin
        convolution_buffer_V_1 <= convolution_buffer_V_2;
        convolution_buffer_V_2 <= convolution_buffer_V_3;
        convolution_buffer_V_3 <= convolution_buffer_V_4;
        convolution_buffer_V_4 <= convolution_buffer_V_5;
        convolution_buffer_V_5 <= convolution_buffer_V_6;
        convolution_buffer_V_6 <= temp_v_V_6_fu_1069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(1'b0 == or_cond_fu_644_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        in_temp_V_reg_1471 <= in_img_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_reg_1417) & (1'b0 == tmp_6_reg_1421) & (1'b0 == tmp_9_reg_1425) & ~(1'b0 == tmp_12_reg_1429))) begin
        kernel_bit_shift_V <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_reg_1417) & ~(1'b0 == tmp_8_reg_1433) & (tmp_23_reg_1455 == ap_const_lv3_0))) begin
        kernel_h_V_0 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter1))) begin
        kernel_h_V_0_loc_1_load_reg_1526 <= kernel_h_V_0_loc_1_fu_182;
        kernel_off_V_load_reg_1531 <= kernel_off_V;
        r_V_3_reg_1536 <= r_V_3_fu_897_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 == ap_const_lv3_1))) begin
        kernel_h_V_1 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 == ap_const_lv3_2))) begin
        kernel_h_V_2 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 == ap_const_lv3_3))) begin
        kernel_h_V_3 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 == ap_const_lv3_4))) begin
        kernel_h_V_4 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 == ap_const_lv3_5))) begin
        kernel_h_V_5 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ((~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 == ap_const_lv3_6)) | (~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & (ap_reg_ppstg_tmp_23_reg_1455_pp0_iter1 == ap_const_lv3_7))))) begin
        kernel_h_V_6 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_reg_1417) & (1'b0 == tmp_6_reg_1421) & ~(1'b0 == tmp_9_reg_1425))) begin
        kernel_off_V <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_reg_1417) & ~(1'b0 == tmp_6_reg_1421))) begin
        kernel_sum_V <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1) & (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 == ap_const_lv3_1))) begin
        kernel_v_V_1 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1) & (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 == ap_const_lv3_2))) begin
        kernel_v_V_2 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1) & (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 == ap_const_lv3_3))) begin
        kernel_v_V_3 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1) & (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 == ap_const_lv3_4))) begin
        kernel_v_V_4 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1) & (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 == ap_const_lv3_5))) begin
        kernel_v_V_5 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ((~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1) & (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 == ap_const_lv3_6)) | (~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1) & (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 == ap_const_lv3_7))))) begin
        kernel_v_V_6 <= reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_15_reg_1463))) begin
        line_buffer_V_0_addr_reg_1491 <= tmp_16_fu_703_p1;
        line_buffer_V_1_addr_reg_1497 <= tmp_16_fu_703_p1;
        line_buffer_V_2_addr_reg_1503 <= tmp_16_fu_703_p1;
        line_buffer_V_3_addr_reg_1509 <= tmp_16_fu_703_p1;
        line_buffer_V_4_addr_reg_1515 <= tmp_16_fu_703_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_reg_1417) & (1'b0 == tmp_8_reg_1433) & ~(1'b0 == tmp_s_reg_1437)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_reg_1417) & ~(1'b0 == tmp_8_reg_1433)))) begin
        reg_414 <= kernel_config_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_539_p2) & ~(1'b0 == tmp_8_fu_598_p2))) begin
        tmp_10_reg_1459 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_6_fu_545_p2) & (1'b0 == tmp_9_fu_551_p2))) begin
        tmp_12_reg_1429 <= tmp_12_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_539_p2) & ~(1'b0 == tmp_8_fu_598_p2))) begin
        tmp_23_reg_1455 <= tmp_23_fu_618_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_8_fu_598_p2) & ~(1'b0 == grp_fu_409_p2))) begin
        tmp_26_reg_1446 <= tmp_26_fu_609_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_539_p2))) begin
        tmp_6_reg_1421 <= tmp_6_fu_545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_539_p2))) begin
        tmp_8_reg_1433 <= tmp_8_fu_598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_6_fu_545_p2))) begin
        tmp_9_reg_1425 <= tmp_9_fu_551_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_8_fu_598_p2))) begin
        tmp_s_reg_1437 <= grp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))) begin
        window_V_0 <= line_buffer_V_0_q0;
        window_V_1 <= line_buffer_V_1_q0;
        window_V_2 <= line_buffer_V_2_q0;
        window_V_3 <= line_buffer_V_3_q0;
        window_V_4 <= line_buffer_V_4_q0;
        window_V_5 <= line_buffer_V_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_1467_pp0_iter1))) begin
        window_V_6 <= ap_reg_ppstg_in_temp_V_reg_1471_pp0_iter1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_144) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1337) begin
        ap_sig_cseq_ST_st39_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_out_img_V_TREADY)) begin
        ap_sig_ioackin_out_img_V_TREADY = out_img_V_TREADY;
    end else begin
        ap_sig_ioackin_out_img_V_TREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        grp_fu_1248_ce = 1'b1;
    end else begin
        grp_fu_1248_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(1'b0 == or_cond_fu_644_p2))) begin
        in_img_V_TDATA_blk_n = in_img_V_TVALID;
    end else begin
        in_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(1'b0 == or_cond_fu_644_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        in_img_V_TREADY = 1'b1;
    end else begin
        in_img_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1383) begin
        if (ap_sig_1395) begin
            kernel_config_V_address0 = tmp_3_fu_613_p1;
        end else if (ap_sig_1393) begin
            kernel_config_V_address0 = tmp_11_fu_604_p1;
        end else if (ap_sig_1390) begin
            kernel_config_V_address0 = ap_const_lv64_31;
        end else if (ap_sig_1388) begin
            kernel_config_V_address0 = ap_const_lv64_32;
        end else if (ap_sig_1386) begin
            kernel_config_V_address0 = ap_const_lv64_33;
        end else begin
            kernel_config_V_address0 = 'bx;
        end
    end else begin
        kernel_config_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_539_p2) & ~(1'b0 == tmp_8_fu_598_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_6_fu_545_p2) & (1'b0 == tmp_9_fu_551_p2) & ~(1'b0 == tmp_12_fu_557_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_6_fu_545_p2) & ~(1'b0 == tmp_9_fu_551_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == tmp_4_fu_539_p2) & ~(1'b0 == tmp_6_fu_545_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_8_fu_598_p2) & ~(1'b0 == grp_fu_409_p2)))) begin
        kernel_config_V_ce0 = 1'b1;
    end else begin
        kernel_config_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))) begin
        line_buffer_V_0_we1 = 1'b1;
    end else begin
        line_buffer_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_1_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_1_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))) begin
        line_buffer_V_1_we1 = 1'b1;
    end else begin
        line_buffer_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_2_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_2_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))) begin
        line_buffer_V_2_we1 = 1'b1;
    end else begin
        line_buffer_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_3_ce0 = 1'b1;
    end else begin
        line_buffer_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_3_ce1 = 1'b1;
    end else begin
        line_buffer_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))) begin
        line_buffer_V_3_we1 = 1'b1;
    end else begin
        line_buffer_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_4_ce0 = 1'b1;
    end else begin
        line_buffer_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_4_ce1 = 1'b1;
    end else begin
        line_buffer_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_15_reg_1463_pp0_iter1))) begin
        line_buffer_V_4_we1 = 1'b1;
    end else begin
        line_buffer_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_5_ce0 = 1'b1;
    end else begin
        line_buffer_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_5_ce1 = 1'b1;
    end else begin
        line_buffer_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_1467_pp0_iter1))) begin
        line_buffer_V_5_we1 = 1'b1;
    end else begin
        line_buffer_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35))) begin
        out_img_V_TDATA_blk_n = out_img_V_TREADY;
    end else begin
        out_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) & (1'b0 == ap_reg_ioackin_out_img_V_TREADY))) begin
        out_img_V_TVALID = 1'b1;
    end else begin
        out_img_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it36) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it35)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(exitcond_flatten_fu_437_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it36) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it35)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(exitcond_flatten_fu_437_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st39_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st39_fsm_2 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_1337 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_1380 = (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) & (1'b1 == out_img_V_TREADY));
end

always @ (*) begin
    ap_sig_1383 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_437_p2 == 1'b0));
end

always @ (*) begin
    ap_sig_1386 = ((1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_6_fu_545_p2) & (1'b0 == tmp_9_fu_551_p2) & ~(1'b0 == tmp_12_fu_557_p2));
end

always @ (*) begin
    ap_sig_1388 = ((1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_6_fu_545_p2) & ~(1'b0 == tmp_9_fu_551_p2));
end

always @ (*) begin
    ap_sig_1390 = ((1'b0 == tmp_4_fu_539_p2) & ~(1'b0 == tmp_6_fu_545_p2));
end

always @ (*) begin
    ap_sig_1393 = (~(1'b0 == tmp_4_fu_539_p2) & (1'b0 == tmp_8_fu_598_p2) & ~(1'b0 == grp_fu_409_p2));
end

always @ (*) begin
    ap_sig_1395 = (~(1'b0 == tmp_4_fu_539_p2) & ~(1'b0 == tmp_8_fu_598_p2));
end

always @ (*) begin
    ap_sig_1398 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_284) | ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_4_reg_1417_pp0_iter1));
end

always @ (*) begin
    ap_sig_1400 = ((1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_s_reg_1437_pp0_iter1) & (ap_reg_ppstg_tmp_26_reg_1446_pp0_iter1 == ap_const_lv3_0));
end

always @ (*) begin
    ap_sig_1402 = (~(1'b0 == ap_reg_ppstg_tmp_8_reg_1433_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_10_reg_1459_pp0_iter1));
end

always @ (*) begin
    ap_sig_144 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_235 = ((1'b1 == ap_reg_ppiten_pp0_it36) & ~(1'b0 == ap_reg_ppstg_or_cond1_reg_1477_pp0_iter35));
end

always @ (*) begin
    ap_sig_284 = ((exitcond_flatten_fu_437_p2 == 1'b0) & ~(1'b0 == or_cond_fu_644_p2) & (in_img_V_TVALID == 1'b0));
end

assign col_1_fu_668_p2 = (col_mid2_fu_469_p3 + ap_const_lv10_1);

assign col_mid2_fu_469_p3 = ((exitcond_fu_455_p2[0:0] === 1'b1) ? ap_const_lv10_0 : col_reg_398);

assign exitcond_flatten_fu_437_p2 = ((indvar_flatten_reg_354 == ap_const_lv19_4BD29) ? 1'b1 : 1'b0);

assign exitcond_fu_455_p2 = ((col_reg_398 == ap_const_lv10_283) ? 1'b1 : 1'b0);

assign grp_fu_1248_p0 = $signed(temp_h_V_fu_1229_p2);

assign grp_fu_1264_p1 = grp_fu_1264_p10;

assign grp_fu_1264_p10 = window_V_4;

assign grp_fu_1273_p1 = grp_fu_1273_p10;

assign grp_fu_1273_p10 = window_V_6;

assign grp_fu_1282_p1 = grp_fu_1282_p10;

assign grp_fu_1282_p10 = window_V_2;

assign grp_fu_1291_p1 = grp_fu_1291_p10;

assign grp_fu_1291_p10 = window_V_3;

assign grp_fu_409_p2 = ((sel_SEBB1_fu_589_p3 == ap_const_lv32_0) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_443_p2 = (indvar_flatten_reg_354 + ap_const_lv19_1);

assign line_buffer_V_0_address0 = tmp_16_fu_703_p1;

assign line_buffer_V_1_address0 = tmp_16_fu_703_p1;

assign line_buffer_V_2_address0 = tmp_16_fu_703_p1;

assign line_buffer_V_3_address0 = tmp_16_fu_703_p1;

assign line_buffer_V_4_address0 = tmp_16_fu_703_p1;

assign line_buffer_V_5_address0 = tmp_16_fu_703_p1;

assign line_buffer_V_5_address1 = tmp_17_fu_840_p1;

assign or_cond1_fu_656_p2 = (tmp_2_mid2_fu_515_p3 & tmp_18_fu_650_p2);

assign or_cond_fu_644_p2 = (tmp_15_fu_638_p2 & tmp_mid2_fu_495_p3);

assign out_img_V_TDATA = (tmp_29_fu_1254_p1 + ap_reg_ppstg_kernel_off_V_load_reg_1531_pp0_iter35);

assign r_V_3_fu_897_p3 = ((tmp_27_fu_859_p3[0:0] === 1'b1) ? tmp_20_fu_877_p2 : tmp_28_fu_893_p1);

assign r_V_5_fu_1021_p0 = kernel_v_V_5;

assign r_V_5_fu_1021_p1 = r_V_5_fu_1021_p10;

assign r_V_5_fu_1021_p10 = window_V_5;

assign r_V_5_fu_1021_p2 = ($signed(r_V_5_fu_1021_p0) * $signed({{1'b0}, {r_V_5_fu_1021_p1}}));

assign r_V_fu_921_p0 = kernel_v_V_0;

assign r_V_fu_921_p1 = r_V_fu_921_p10;

assign r_V_fu_921_p10 = window_V_0;

assign r_V_fu_921_p2 = ($signed(r_V_fu_921_p0) * $signed({{1'b0}, {r_V_fu_921_p1}}));

assign r_V_s_fu_947_p0 = kernel_v_V_1;

assign r_V_s_fu_947_p1 = r_V_s_fu_947_p10;

assign r_V_s_fu_947_p10 = window_V_1;

assign r_V_s_fu_947_p2 = ($signed(r_V_s_fu_947_p0) * $signed({{1'b0}, {r_V_s_fu_947_p1}}));

assign row_mid2_fu_531_p3 = ((exitcond_fu_455_p2[0:0] === 1'b1) ? row_s_fu_477_p2 : row_reg_376);

assign row_s_fu_477_p2 = (row_reg_376 + ap_const_lv9_1);

assign sel_SEBB1_fu_589_p3 = ((tmp_5_fu_569_p2[0:0] === 1'b1) ? ap_const_lv32_0 : sep_convolution_filter_ap_int_2_fu_186);

assign sel_SEBB_fu_581_p3 = ((tmp_5_fu_569_p2[0:0] === 1'b1) ? tmp_7_fu_575_p2 : sep_convolution_filter_ap_int_1_fu_190);

assign sep_convolution_filter_ap_int_6_fu_461_p3 = ((exitcond_fu_455_p2[0:0] === 1'b1) ? tmp_1_fu_449_p2 : sep_convolution_filter_ap_int_3_reg_387);

assign sep_convolution_filter_ap_int_7_fu_523_p3 = ((exitcond_fu_455_p2[0:0] === 1'b1) ? tmp_1_fu_449_p2 : sep_mulconvolution_filter_ap_int_reg_365);

assign sh_V_1_fu_867_p2 = (ap_const_lv8_0 - kernel_bit_shift_V);

assign temp_h_V_fu_1229_p2 = ($signed(tmp12_cast_fu_1225_p1) + $signed(tmp10_cast_fu_1214_p1));

assign temp_v_V_6_fu_1069_p2 = ($signed(tmp7_cast_fu_1065_p1) + $signed(tmp5_cast_fu_1050_p1));

assign tmp10_cast_fu_1214_p1 = grp_fu_1346_p3;

assign tmp10_fu_1220_p2 = ($signed(tmp14_cast_fu_1217_p1) + $signed(grp_fu_1308_p3));

assign tmp12_cast_fu_1225_p1 = $signed(tmp10_fu_1220_p2);

assign tmp14_cast_fu_1217_p1 = grp_fu_1300_p3;

assign tmp5_cast_fu_1050_p1 = grp_fu_1264_p3;

assign tmp7_cast_fu_1065_p1 = $signed(tmp7_fu_1059_p2);

assign tmp7_fu_1059_p2 = ($signed(tmp9_cast_fu_1056_p1) + $signed(tmp8_cast_fu_1053_p1));

assign tmp8_cast_fu_1053_p1 = grp_fu_1282_p3;

assign tmp9_cast_fu_1056_p1 = grp_fu_1273_p3;

assign tmp_11_fu_604_p1 = sep_convolution_filter_ap_int_6_fu_461_p3;

assign tmp_12_fu_557_p2 = ((sep_convolution_filter_ap_int_6_fu_461_p3 == ap_const_lv19_33) ? 1'b1 : 1'b0);

assign tmp_14_fu_622_p2 = (sel_SEBB1_fu_589_p3 + ap_const_lv32_1);

assign tmp_15_fu_638_p2 = ((col_mid2_fu_469_p3 < ap_const_lv10_280) ? 1'b1 : 1'b0);

assign tmp_16_fu_703_p1 = col_mid2_reg_1401;

assign tmp_17_fu_840_p1 = ap_reg_ppstg_col_mid2_reg_1401_pp0_iter1;

assign tmp_18_fu_650_p2 = ((col_mid2_fu_469_p3 > ap_const_lv10_2) ? 1'b1 : 1'b0);

assign tmp_19_fu_873_p1 = $signed(kernel_sum_V);

assign tmp_1_fu_449_p2 = (sep_mulconvolution_filter_ap_int_reg_365 + ap_const_lv19_283);

assign tmp_20_fu_877_p2 = $signed(kernel_sum_V) >>> sh_V_1_fu_867_p2;

assign tmp_21_fu_883_p1 = kernel_bit_shift_V;

assign tmp_22_fu_887_p2 = tmp_19_fu_873_p1 << tmp_21_fu_883_p1;

assign tmp_23_fu_618_p1 = sel_SEBB1_fu_589_p3[2:0];

assign tmp_25_fu_662_p2 = (sep_convolution_filter_ap_int_6_fu_461_p3 + ap_const_lv19_1);

assign tmp_26_fu_609_p1 = sel_SEBB_fu_581_p3[2:0];

assign tmp_27_fu_859_p3 = kernel_bit_shift_V[ap_const_lv32_7];

assign tmp_28_fu_893_p1 = tmp_22_fu_887_p2[7:0];

assign tmp_29_fu_1254_p1 = grp_fu_1248_p2[7:0];

assign tmp_2_fu_509_p2 = ((row_reg_376 > ap_const_lv9_2) ? 1'b1 : 1'b0);

assign tmp_2_mid1_fu_503_p2 = ((row_s_fu_477_p2 > ap_const_lv9_2) ? 1'b1 : 1'b0);

assign tmp_2_mid2_fu_515_p3 = ((exitcond_fu_455_p2[0:0] === 1'b1) ? tmp_2_mid1_fu_503_p2 : tmp_2_fu_509_p2);

assign tmp_3_fu_613_p1 = sep_convolution_filter_ap_int_6_fu_461_p3;

assign tmp_4_fu_539_p2 = ((sep_convolution_filter_ap_int_6_fu_461_p3 < ap_const_lv19_31) ? 1'b1 : 1'b0);

assign tmp_5_fu_569_p2 = (($signed(sep_convolution_filter_ap_int_2_fu_186) > $signed(32'b110)) ? 1'b1 : 1'b0);

assign tmp_6_fu_545_p2 = ((sep_convolution_filter_ap_int_6_fu_461_p3 == ap_const_lv19_31) ? 1'b1 : 1'b0);

assign tmp_7_fu_575_p2 = (sep_convolution_filter_ap_int_1_fu_190 + ap_const_lv32_1);

assign tmp_8_fu_598_p2 = ((sel_SEBB_fu_581_p3 == ap_const_lv32_0) ? 1'b1 : 1'b0);

assign tmp_9_fu_551_p2 = ((sep_convolution_filter_ap_int_6_fu_461_p3 == ap_const_lv19_32) ? 1'b1 : 1'b0);

assign tmp_fu_489_p2 = ((row_reg_376 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_483_p2 = ((row_s_fu_477_p2 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_495_p3 = ((exitcond_fu_455_p2[0:0] === 1'b1) ? tmp_mid1_fu_483_p2 : tmp_fu_489_p2);

endmodule //sep_convolution_filter
