Info: Starting: Create simulation model
Info: qsys-generate C:\Intel_trn\Baraev\Q_PD\Lab2\Lab2_1.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Intel_trn\Baraev\Q_PD\Lab2\Lab2_1\simulation --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Lab2/Lab2_1.qsys
Progress: Reading input file
Progress: Adding MyST_sink_0 [MyST_sink 1.0]
Progress: Parameterizing module MyST_sink_0
Progress: Adding MyST_source_0 [MyST_source 1.0]
Progress: Parameterizing module MyST_source_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding sc_fifo_0 [altera_avalon_sc_fifo 16.1]
Progress: Parameterizing module sc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab2_1: Generating Lab2_1 "Lab2_1" for SIM_VERILOG
Info: MyST_sink_0: "Lab2_1" instantiated MyST_sink "MyST_sink_0"
Info: MyST_source_0: "Lab2_1" instantiated MyST_source "MyST_source_0"
Info: sc_fifo_0: "Lab2_1" instantiated altera_avalon_sc_fifo "sc_fifo_0"
Info: Lab2_1: Done "Lab2_1" with 4 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Intel_trn\Baraev\Q_PD\Lab2\Lab2_1\Lab2_1.spd --output-directory=C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Intel_trn\Baraev\Q_PD\Lab2\Lab2_1\Lab2_1.spd --output-directory=C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	3 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Intel_trn\Baraev\Q_PD\Lab2\Lab2_1.qsys --synthesis=VERILOG --output-directory=C:\Intel_trn\Baraev\Q_PD\Lab2\Lab2_1\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Lab2/Lab2_1.qsys
Progress: Reading input file
Progress: Adding MyST_sink_0 [MyST_sink 1.0]
Progress: Parameterizing module MyST_sink_0
Progress: Adding MyST_source_0 [MyST_source 1.0]
Progress: Parameterizing module MyST_source_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding sc_fifo_0 [altera_avalon_sc_fifo 16.1]
Progress: Parameterizing module sc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab2_1: Generating Lab2_1 "Lab2_1" for QUARTUS_SYNTH
Info: MyST_sink_0: "Lab2_1" instantiated MyST_sink "MyST_sink_0"
Info: MyST_source_0: "Lab2_1" instantiated MyST_source "MyST_source_0"
Info: sc_fifo_0: "Lab2_1" instantiated altera_avalon_sc_fifo "sc_fifo_0"
Info: Lab2_1: Done "Lab2_1" with 4 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
