// Seed: 4229024735
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    output tri id_4,
    input uwire id_5,
    output uwire id_6,
    output tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri0 id_11
);
  assign id_2 = !id_9;
  assign id_0 = 1;
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
  assign id_6 = 1;
  assign id_6 = 1 | id_8;
endmodule
