<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Using the RTL Kernel in a Vitis IDE Project &mdash; Vitis™ Tutorials 2022.1 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../README.html" class="icon icon-home"> Vitis™ Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2022.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">日本語版</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/master/docs-jp/README.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Getting Started Pathway</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis/README.html">Vitis Flow 101 Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis_HLS/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Hardware Accelerators</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Design_Tutorials/02-bloom/README.html">Optimizing Accelerated FPGA Applications: Bloom Filter Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Design_Tutorials/01-convolution-tutorial/README.html">Optimizing Accelerated FPGA Applications: Convolution Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Design_Tutorials/03-rtl_stream_kernel_integration/README.html">Mixed Kernels Design Tutorial with AXI Stream and Vitis</a></li>
<li class="toctree-l1"><a class="reference internal" href="README.html">Getting Started with RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../02-mixing-c-rtl-kernels/README.html">Mixing C++ and RTL Kernels</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Runtime and System Optimization</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/01-host-code-opt/README.html">Host Code Optimization</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/02-ivas-ml/README.html">IVAS ZCU104 ML Acceleration Reference Release</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/01-mult-ddr-banks/README.html">Using Multiple DDR Banks</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/02-using-multiple-cu/README.html">Using Multiple Compute Units</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/03-controlling-vivado-implementation/README.html">Controlling Vivado Implementation</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Vitis Platform Creation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/01-Overview/README.html">Platform Creation Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/README.html">Vitis Custom Embedded Platform Creation Example on ZCU104</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/">Main</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../README.html">Vitis™ Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../README.html" class="icon icon-home"></a> &raquo;</li>
      <li>Using the RTL Kernel in a Vitis IDE Project</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/Hardware_Accelerators/Feature_Tutorials/01-rtl_kernel_workflow/using_the_rtl_kernel.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <table class="sphinxhide">
 <tr>
   <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>2020.1 Vitis™ Application Acceleration Development Flow Tutorials</h1>
   <a href="https://github.com/Xilinx/Vitis-Tutorials/branches/all">See 2019.2 Vitis Application Acceleration Development Flow Tutorials</a>
   </td>
 </tr>
 <tr>
 <td>
 </td>
 </tr>
</table><div class="section" id="using-the-rtl-kernel-in-a-vitis-ide-project">
<h1>Using the RTL Kernel in a Vitis IDE Project<a class="headerlink" href="#using-the-rtl-kernel-in-a-vitis-ide-project" title="Permalink to this heading">¶</a></h1>
<blockquote>
<div><p><strong>TIP</strong>: You can use the RTL kernel you created in the Package IP lab in the Vitis IDE.</p>
</div></blockquote>
<div class="section" id="delete-and-import-host-code">
<h2>Delete and Import Host Code<a class="headerlink" href="#delete-and-import-host-code" title="Permalink to this heading">¶</a></h2>
<p>After exiting the Vivado tool, the following files are added to the Project Explorer in the Vitis IDE:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">Vadd_A_B.xo</span></code>: Compiled kernel object file.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">host_example.cpp</span></code>: Example host application file.</p></li>
</ul>
<ol>
<li><p>In the Project Explorer view, expand <code class="docutils literal notranslate"><span class="pre">src</span></code> as shown in the following figure.<br /><img alt="Project Explorer" src="../../../../_images/192_vitis_project_explorer.PNG" /></p>
<blockquote>
<div><p><strong>NOTE</strong>: <code class="docutils literal notranslate"><span class="pre">Vadd_A_B.xo</span></code> is displayed with a lightning bolt icon. In the Vitis IDE, this indicates a hardware function. The IDE recognizes the RTL kernel and marks it as an accelerated function.</p>
</div></blockquote>
</li>
<li><p>Select and delete <code class="docutils literal notranslate"><span class="pre">host_example.cpp</span></code>.</p>
<p>At this point, import the host application provided for this tutorial.</p>
</li>
<li><p>In the Project Explorer view, right-click the tutorial project, and click <strong>Import Sources</strong>.</p></li>
<li><p>In the From directory field, click <strong>Browse…</strong>, navigate to <code class="docutils literal notranslate"><span class="pre">reference-files/src/host</span></code>, and click <strong>OK</strong>.</p></li>
<li><p>Select <code class="docutils literal notranslate"><span class="pre">host.cpp</span></code> to add the host application code to your project.</p></li>
<li><p>In the Into folder field, click <strong>Browse…</strong> and navigate to <code class="docutils literal notranslate"><span class="pre">rtl_ke_t2/src/vitis_rtl_kernel/Vadd_A_B</span></code>, and click <strong>OK</strong>.</p></li>
<li><p>Click <strong>Finish</strong>.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">host.cpp</span></code> file is added in the <code class="docutils literal notranslate"><span class="pre">src/vitis_rtl_kernel/Vadd_A_B</span></code> folder.</p>
</li>
<li><p>Double-click <code class="docutils literal notranslate"><span class="pre">host.cpp</span></code>, which opens it in the Code Editor window.</p></li>
</ol>
</div>
<div class="section" id="host-code-structure">
<h2>Host Code Structure<a class="headerlink" href="#host-code-structure" title="Permalink to this heading">¶</a></h2>
<p>The structure of the host code is divided into three sections:</p>
<ol class="simple">
<li><p>Setting up the OpenCL runtime environment</p></li>
<li><p>Execution of kernels</p></li>
<li><p>Post-processing and release of FPGA device</p></li>
</ol>
<p>Here are some of the important OpenCL API calls allowing the host application to interact with the FPGA:</p>
<ul>
<li><p>A handle to the kernel is created (line 239).</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="w"> </span><span class="n">clCreateKernel</span><span class="p">(</span><span class="n">program</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Vadd_A_B&quot;</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">err</span><span class="p">);</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p>Buffers are created to transfer data back and forth between the host and the FPGA (line 256).</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">clCreateBuffer</span><span class="p">(</span><span class="n">context</span><span class="p">,</span><span class="w"> </span><span class="n">CL_MEM_READ_WRITE</span><span class="p">,</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">number_of_words</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">);</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p>Values (A and B) are written into the buffers, and the buffers transferred to the FPGA (lines 266 and 274).</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">clEnqueueWriteBuffer</span><span class="p">(</span><span class="n">commands</span><span class="p">,</span><span class="w"> </span><span class="n">dev_mem_ptr</span><span class="p">,</span><span class="w"> </span><span class="n">CL_TRUE</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">number_of_words</span><span class="p">,</span><span class="w"> </span><span class="n">host_mem_ptr</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">);</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p>After A and B have been transferred to the device, the kernel can be executed (line 299).</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">clEnqueueTask</span><span class="p">(</span><span class="n">command_queue</span><span class="p">,</span><span class="w"> </span><span class="n">kernel</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">);</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p>After the kernel completes, the host application reads back the buffer with the new value of B (line 312).</p>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="n">clEnqueueReadBuffer</span><span class="p">(</span><span class="n">command_queue</span><span class="p">,</span><span class="w"> </span><span class="n">dev_mem_ptr</span><span class="p">,</span><span class="w"> </span><span class="n">CL_TRUE</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="o">*</span><span class="n">number_of_words</span><span class="p">,</span><span class="n">host_mem_output_ptr</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="nb">NULL</span><span class="p">,</span><span class="w"> </span><span class="o">&amp;</span><span class="n">readevent</span><span class="w"> </span><span class="p">);</span><span class="w"></span>
</pre></div>
</div>
</li>
</ul>
<p>The structure and requirements of the host application are discussed in greater detail in <a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.1%3Bt=vitis+doc%3Bd=lhv1569273988420.html">Developing Applications</a> in the Application Acceleration Development flow of the Vitis Unified Software Platform Documentation (UG1416).</p>
</div>
<div class="section" id="add-the-hardware-function">
<h2>Add the Hardware Function<a class="headerlink" href="#add-the-hardware-function" title="Permalink to this heading">¶</a></h2>
<p>With the host application code (<code class="docutils literal notranslate"><span class="pre">host.cpp</span></code>) and the RTL kernel code (<code class="docutils literal notranslate"><span class="pre">Vadd_A_B.xo</span></code>) added to the project, you need to define the hardware function to generate the device binary or <code class="docutils literal notranslate"><span class="pre">.xclbin</span></code> file.</p>
<ol class="simple">
<li><p>In the Project Editor, in the Hardware Functions window, click <img alt="Hardware Function" src="../../../../_images/lightning_icon.PNG" /> to add hardware functions into the project.</p></li>
<li><p>Select the <code class="docutils literal notranslate"><span class="pre">Vadd_A_B</span></code> function.</p></li>
</ol>
</div>
<div class="section" id="build-the-project">
<h2>Build the Project<a class="headerlink" href="#build-the-project" title="Permalink to this heading">¶</a></h2>
<p>With the host application code (<code class="docutils literal notranslate"><span class="pre">host.cpp</span></code>) and the RTL kernel code (<code class="docutils literal notranslate"><span class="pre">Vadd_A_B.xo</span></code>) added to the project, you are ready to build and run the project.</p>
<blockquote>
<div><p><strong>TIP</strong>: You can also use the RTL kernel you created in the Package IP/Package XO lab in the Vitis IDE.</p>
</div></blockquote>
<ol>
<li><p>In the Vitis Application Project Settings, change <strong>Active build configuration</strong> to <strong>Emulation-HW</strong>.<br />The Hardware Emulation target is useful for:</p>
<ul class="simple">
<li><p>Verifying the functionality of the logic that will go into the FPGA.</p></li>
<li><p>Retrieving the initial performance estimates of the accelerator and host application.</p></li>
</ul>
<blockquote>
<div><p><strong>TIP</strong>: For Software Emulation, the RTL kernel flow requires a C/C++ software model of the kernel. In this tutorial, you have not been provided such a model, so you will not be able to run a Software Emulation build.</p>
</div></blockquote>
</li>
<li><p>Using the <strong>Run</strong> button, select <strong>Run Configurations</strong>.</p>
<p><img alt="RTL Kernel" src="../../../../_images/rtl_kernel.PNG" /></p>
<p>You will see that the rtl_ke_t2-Default configuration has already been created by the system. The host code needs to read the <code class="docutils literal notranslate"><span class="pre">xclbin</span></code> file, which should be provided as an input argument in the argument list.
<img alt="XCLBIN" src="../../../../_images/xclbin.PNG" /></p>
</li>
<li><p>Select <strong>Automatically add binary container(s) to arguments</strong>.<br />The option will automatically search and include the <code class="docutils literal notranslate"><span class="pre">xclbin</span></code>. Add <code class="docutils literal notranslate"><span class="pre">xilinx_u200_xdma_201830_2</span></code> after the <code class="docutils literal notranslate"><span class="pre">xclbin</span></code> filename as the second input argument when executing host code.</p></li>
<li><p>Build and run the Hardware Emulation configuration, and then verify the results.</p></li>
</ol>
<div class="section" id="optional-build-and-run-the-hardware-on-the-target-platform">
<h3>(Optional) Build and Run the Hardware on the Target Platform<a class="headerlink" href="#optional-build-and-run-the-hardware-on-the-target-platform" title="Permalink to this heading">¶</a></h3>
<ol class="simple">
<li><p>In the Vitis Application Project Settings, change <strong>Active build configuration</strong> to <strong>Hardware</strong>.<br />In the system configuration, the kernel code is implemented onto the FPGA, resulting in a binary that will run on the selected platform card.</p></li>
<li><p>If you have an available hardware platform, build and run the hardware build, and then verify the results.</p></li>
</ol>
</div>
</div>
</div>
<div class="section" id="summary">
<h1>Summary<a class="headerlink" href="#summary" title="Permalink to this heading">¶</a></h1>
<ol class="simple">
<li><p>You used the RTL Kernel Wizard from the Vitis IDE to specify the name and interfaces of a new RTL kernel (based on an existing RTL IP).</p>
<ul class="simple">
<li><p>The RTL Kernel Wizard created an XML template according to your specifications, automatically generated files for an example RTL kernel matching these specifications, and then launched the Vivado Design Suite.</p></li>
</ul>
</li>
<li><p>In the Vivado Design Suite, you removed the example RTL files and added in your own RTL IP files.</p></li>
<li><p>You simulated the IP using a test bench to incorporate the AXI Verification IP (AXI VIP).</p></li>
<li><p>You packaged the RTL IP project into the compiled XO file needed by the Vitis IDE.</p></li>
<li><p>You added the RTL kernel to a host application and built the Hardware Emulation configuration.</p>
<ul class="simple">
<li><p>In the Vitis IDE, a binary container was created using the XO file, and a <code class="docutils literal notranslate"><span class="pre">xclbin</span></code> file was compiled.</p></li>
</ul>
</li>
</ol>
</br>
<hr/>
<p align="center" class="sphinxhide"><b><a href="/README.md">Return to Getting Started Pathway</a> — <a href="./README.md">Return to Start of Tutorial</a></b></p><p align="center" class="sphinxhide"><sup>Copyright&copy; 2020 Xilinx</sup></p></div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on May 16, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>