	.arch armv8-a
	.arch_extension crc
	.arm
	.data
	.global size
	.align 4
	.size size, 40
size:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.global to
	.align 4
	.size to, 400
to:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.global cap
	.align 4
	.size cap, 400
cap:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.global rev
	.align 4
	.size rev, 400
rev:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.global used
	.align 4
	.size used, 40
used:
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.section .rodata
	.global INF
	.align 4
	.size INF, 4
INF:
	.word 1879048192
	.text
	.global my_memset
	.type my_memset , %function
my_memset:
	push {r4, r5, r6, r7, r8, fp, lr}
	mov fp, sp
	sub sp, sp, #16
.L194:
	str r0, [fp, #-16]
	str r1, [fp, #-12]
	str r2, [fp, #-8]
	ldr r4, =0
	str r4, [fp, #-4]
	b .L199
.L199:
	ldr r5, [fp, #-4]
	ldr r4, [fp, #-8]
	cmp r5, r4
	movlt r6, #1
	movge r6, #0
	blt .L200
	b .L204
.L200:
	ldr r7, [fp, #-12]
	ldr r4, [fp, #-16]
	ldr r5, [fp, #-4]
	ldr r6, =0
	add r8, r6, r5
	mov r5, #4
	mul r6, r8, r5
	add r5, r4, r6
	str r7, [r5]
	ldr r8, [fp, #-4]
	add r4, r8, #1
	str r4, [fp, #-4]
	b .L199
.L201:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, fp, lr}
	bx lr
.L202:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, fp, lr}
	bx lr
.L203:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, fp, lr}
	bx lr
.L204:
	b .L201

	.global add_node
	.type add_node , %function
add_node:
	push {r4, r5, r6, r7, r8, fp, lr}
	mov fp, sp
	sub sp, sp, #12
.L208:
	str r0, [fp, #-12]
	str r1, [fp, #-8]
	str r2, [fp, #-4]
	ldr r4, [fp, #-8]
	ldr r5, [fp, #-12]
	ldr r6, =0
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	ldr r5, [fp, #-12]
	add r5, r6, v30
	mov r6, #4
	mul r6, r5, r6
	ldr r7, addr_to0
	add r5, r7, r6
	str r4, [r5]
	ldr r8, [fp, #-4]
	ldr r4, [fp, #-12]
	ldr r5, =0
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	ldr r4, [fp, #-12]
	add r4, r5, v35
	mov r5, #4
	mul r6, r4, r5
	ldr r5, addr_cap0
	add r4, r5, r6
	str r8, [r4]
	ldr r7, [fp, #-8]
	ldr r4, =0
	add r5, r4, r7
	mov r4, #4
	mul r5, r5, r4
	ldr r4, addr_size0
	add r6, r4, r5
	ldr r4, [r6]
	ldr r5, [fp, #-12]
	ldr r6, =0
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	ldr r5, [fp, #-12]
	add r5, r6, v40
	mov r6, #4
	mul r6, r5, r6
	ldr r5, addr_rev0
	add r7, r5, r6
	str r4, [r7]
	ldr r8, [fp, #-12]
	ldr r4, [fp, #-8]
	ldr r5, =0
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	ldr r4, [fp, #-8]
	add r4, r5, v46
	mov r5, #4
	mul r4, r4, r5
	ldr r6, addr_to0
	add r5, r6, r4
	str r8, [r5]
	ldr r7, [fp, #-8]
	ldr r4, =0
	add r5, r4, r7
	add r4, r5, r7
	add r5, r4, r7
	add r4, r5, r7
	add r5, r4, r7
	add r4, r5, r7
	add r5, r4, r7
	add r4, r5, r7
	add r5, r4, r7
	add r4, r5, r7
	ldr r5, [fp, #-8]
	add r5, r4, v51
	mov r4, #4
	mul r4, r5, r4
	ldr r5, addr_cap0
	add r6, r5, r4
	ldr r4, =0
	str r4, [r6]
	ldr r5, [fp, #-12]
	ldr r4, =0
	add r6, r4, r5
	mov r4, #4
	mul r4, r6, r4
	ldr r6, addr_size0
	add r5, r6, r4
	ldr r4, [r5]
	ldr r5, [fp, #-8]
	ldr r6, =0
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	add r7, r6, r5
	add r6, r7, r5
	ldr r5, [fp, #-8]
	add r5, r6, v55
	mov r6, #4
	mul r6, r5, r6
	ldr r7, addr_rev0
	add r5, r7, r6
	str r4, [r5]
	ldr r8, [fp, #-12]
	ldr r4, =0
	add r5, r4, r8
	mov r4, #4
	mul r6, r5, r4
	ldr r4, addr_size0
	add r5, r4, r6
	ldr r4, [r5]
	add r5, r4, #1
	ldr r4, [fp, #-12]
	ldr r6, =0
	add r7, r6, r4
	mov r4, #4
	mul r7, r7, r4
	ldr r6, addr_size0
	add r4, r6, r7
	str r5, [r4]
	ldr r8, [fp, #-8]
	ldr r4, =0
	add r5, r4, r8
	mov r4, #4
	mul r4, r5, r4
	ldr r5, addr_size0
	add r6, r5, r4
	ldr r4, [r6]
	add r5, r4, #1
	ldr r4, [fp, #-8]
	ldr r6, =0
	add r7, r6, r4
	mov r4, #4
	mul r6, r7, r4
	ldr r7, addr_size0
	add r4, r7, r6
	str r5, [r4]
	add sp, sp, #12
	pop {r4, r5, r6, r7, r8, fp, lr}
	bx lr
	b .F0
.LTORG
addr_INF0:
	.word INF
addr_size0:
	.word size
addr_to0:
	.word to
addr_cap0:
	.word cap
addr_rev0:
	.word rev
addr_used0:
	.word used
.F0:

	.global dfs
	.type dfs , %function
dfs:
	push {r4, r5, r6, r7, r8, r9, fp, lr}
	mov fp, sp
	sub sp, sp, #24
.L240:
	str r0, [fp, #-24]
	str r1, [fp, #-20]
	str r2, [fp, #-16]
	ldr r4, [fp, #-24]
	ldr r5, [fp, #-20]
	cmp r4, r5
	moveq r6, #1
	movne r6, #0
	beq .L244
	b .L248
.L244:
	ldr r7, [fp, #-16]
	mov r0, r7
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L245:
	ldr r8, [fp, #-24]
	ldr r4, =0
	add r5, r4, r8
	mov r4, #4
	mul r4, r5, r4
	ldr r5, addr_used1
	add r6, r5, r4
	ldr r4, =1
	str r4, [r6]
	ldr r5, =0
	str r5, [fp, #-12]
	b .L253
.L246:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L247:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L248:
	b .L245
.L249:
	b .L245
.L253:
	ldr r7, [fp, #-12]
	ldr r4, [fp, #-24]
	ldr r5, =0
	add r6, r5, r4
	mov r4, #4
	mul r5, r6, r4
	ldr r6, addr_size1
	add r4, r6, r5
	ldr r5, [r4]
	cmp r7, r5
	movlt r6, #1
	movge r6, #0
	blt .L254
	b .L261
.L254:
	ldr r8, [fp, #-24]
	ldr r4, =0
	add r5, r4, r8
	add r4, r5, r8
	add r5, r4, r8
	add r4, r5, r8
	add r5, r4, r8
	add r4, r5, r8
	add r5, r4, r8
	add r4, r5, r8
	add r5, r4, r8
	add r4, r5, r8
	ldr r5, [fp, #-24]
	add r5, r4, v87
	mov r4, #4
	mul r5, r5, r4
	ldr r6, addr_to1
	add r4, r6, r5
	ldr r5, [r4]
	ldr r4, =0
	add r6, r4, r5
	mov r4, #4
	mul r4, r6, r4
	ldr r6, addr_used1
	add r5, r6, r4
	ldr r4, [r5]
	ldr r5, =0
	cmp r4, r5
	movne r6, #1
	moveq r6, #0
	bne .L262
	b .L271
.L255:
	ldr r7, =0
	mov r0, r7
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L259:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L260:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L261:
	b .L255
.L262:
	ldr r8, [fp, #-12]
	add r4, r8, #1
	str r4, [fp, #-12]
	b .L253
.L263:
	ldr r5, [fp, #-24]
	ldr r4, =0
	add r6, r4, r5
	add r4, r6, r5
	add r6, r4, r5
	add r4, r6, r5
	add r6, r4, r5
	add r4, r6, r5
	add r6, r4, r5
	add r4, r6, r5
	add r6, r4, r5
	add r4, r6, r5
	ldr r5, [fp, #-24]
	add r5, r4, v95
	mov r4, #4
	mul r4, r5, r4
	ldr r5, addr_cap1
	add r6, r5, r4
	ldr r4, [r6]
	ldr r5, =0
	cmp r4, r5
	movle r6, #1
	movgt r6, #0
	ble .L274
	b .L281
	b .F1
.LTORG
addr_INF1:
	.word INF
addr_size1:
	.word size
addr_to1:
	.word to
addr_cap1:
	.word cap
addr_rev1:
	.word rev
addr_used1:
	.word used
.F1:
.L270:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L271:
	b .L263
.L272:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L273:
	b .L263
.L274:
	ldr r7, [fp, #-12]
	add r4, r7, #1
	str r4, [fp, #-12]
	b .L253
.L275:
	ldr r5, [fp, #-16]
	ldr r4, [fp, #-24]
	ldr r6, =0
	add r7, r6, r4
	add r6, r7, r4
	add r7, r6, r4
	add r6, r7, r4
	add r7, r6, r4
	add r6, r7, r4
	add r7, r6, r4
	add r6, r7, r4
	add r7, r6, r4
	add r6, r7, r4
	ldr r4, [fp, #-24]
	add r4, r6, v104
	mov r6, #4
	mul r7, r4, r6
	ldr r4, addr_cap2
	add r6, r4, r7
	ldr r4, [r6]
	cmp r5, r4
	movlt r7, #1
	movge r7, #0
	blt .L284
	b .L292
.L279:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L280:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L281:
	b .L275
.L282:
	b .L275
.L284:
	ldr r8, [fp, #-16]
	str r8, [fp, #-8]
	b .L286
.L285:
	ldr r9, [fp, #-24]
	ldr r4, =0
	add r5, r4, r9
	add r4, r5, r9
	add r5, r4, r9
	add r4, r5, r9
	add r5, r4, r9
	add r4, r5, r9
	add r5, r4, r9
	add r4, r5, r9
	add r5, r4, r9
	add r4, r5, r9
	ldr r5, [fp, #-24]
	add r5, r4, v111
	mov r4, #4
	mul r5, r5, r4
	ldr r4, addr_cap2
	add r6, r4, r5
	ldr r4, [r6]
	str r4, [fp, #-8]
	b .L286
.L286:
	ldr r5, [fp, #-24]
	ldr r4, =0
	add r6, r4, r5
	add r4, r6, r5
	add r6, r4, r5
	add r4, r6, r5
	add r6, r4, r5
	add r4, r6, r5
	add r6, r4, r5
	add r4, r6, r5
	add r6, r4, r5
	add r4, r6, r5
	ldr r5, [fp, #-24]
	add r5, r4, v114
	mov r4, #4
	mul r6, r5, r4
	ldr r4, addr_to2
	add r5, r4, r6
	ldr r4, [r5]
	ldr r5, [fp, #-20]
	ldr r6, [fp, #-8]
	mov r0, r4
	mov r1, r5
	mov r2, r6
	bl dfs
	mov r7, r0
	str r7, [fp, #-4]
	ldr r8, [fp, #-4]
	ldr r4, =0
	cmp r8, r4
	movgt r5, #1
	movle r5, #0
	bgt .L300
	b .L304
.L290:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L291:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L292:
	b .L285
.L300:
	ldr r6, [fp, #-24]
	ldr r4, =0
	add r5, r4, r6
	add r4, r5, r6
	add r5, r4, r6
	add r4, r5, r6
	add r5, r4, r6
	add r4, r5, r6
	add r5, r4, r6
	add r4, r5, r6
	add r5, r4, r6
	add r4, r5, r6
	ldr r5, [fp, #-24]
	add r5, r4, v126
	mov r4, #4
	mul r4, r5, r4
	ldr r5, addr_cap2
	add r6, r5, r4
	ldr r4, [r6]
	ldr r5, [fp, #-4]
	sub r6, r4, r5
	ldr r4, [fp, #-24]
	ldr r5, =0
	add r7, r5, r4
	add r5, r7, r4
	add r7, r5, r4
	add r5, r7, r4
	add r7, r5, r4
	add r5, r7, r4
	add r7, r5, r4
	add r5, r7, r4
	add r7, r5, r4
	add r5, r7, r4
	ldr r4, [fp, #-24]
	add r4, r5, v123
	mov r5, #4
	mul r5, r4, r5
	ldr r7, addr_cap2
	add r4, r7, r5
	str r6, [r4]
	ldr r8, [fp, #-24]
	ldr r4, =0
	add r5, r4, r8
	add r4, r5, r8
	add r5, r4, r8
	add r4, r5, r8
	add r5, r4, r8
	add r4, r5, r8
	add r5, r4, r8
	add r4, r5, r8
	add r5, r4, r8
	add r4, r5, r8
	ldr r5, [fp, #-24]
	add r5, r4, v138
	mov r4, #4
	mul r4, r5, r4
	ldr r5, addr_to2
	add r6, r5, r4
	ldr r4, [r6]
	ldr r5, =0
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	add r6, r5, r4
	add r5, r6, r4
	ldr r4, [fp, #-24]
	ldr r6, =0
	add r7, r6, r4
	add r6, r7, r4
	add r7, r6, r4
	add r6, r7, r4
	add r7, r6, r4
	add r6, r7, r4
	add r7, r6, r4
	add r6, r7, r4
	add r7, r6, r4
	add r6, r7, r4
	ldr r4, [fp, #-24]
	add r4, r6, v138
	mov r6, #4
	mul r7, r4, r6
	ldr r6, addr_to2
	add r4, r6, r7
	ldr r6, [r4]
	add r4, r5, v142
	mov r5, #4
	mul r4, r4, r5
	ldr r5, addr_cap2
	add r6, r5, r4
	ldr r4, [r6]
	ldr r5, [fp, #-4]
	add r6, r4, r5
	ldr r4, [fp, #-24]
	ldr r5, =0
	add r7, r5, r4
	add r5, r7, r4
	add r7, r5, r4
	add r5, r7, r4
	add r7, r5, r4
	add r5, r7, r4
	add r7, r5, r4
	add r5, r7, r4
	add r7, r5, r4
	add r5, r7, r4
	ldr r4, [fp, #-24]
	add r4, r5, v131
	mov r5, #4
	mul r5, r4, r5
	ldr r7, addr_to2
	add r4, r7, r5
	ldr r5, [r4]
	ldr r4, =0
	add r7, r4, r5
	add r4, r7, r5
	add r7, r4, r5
	add r4, r7, r5
	add r7, r4, r5
	add r4, r7, r5
	add r7, r4, r5
	add r4, r7, r5
	add r7, r4, r5
	add r4, r7, r5
	ldr r5, [fp, #-24]
	ldr r7, =0
	add r8, r7, r5
	add r7, r8, r5
	add r8, r7, r5
	add r7, r8, r5
	add r8, r7, r5
	add r7, r8, r5
	add r8, r7, r5
	add r7, r8, r5
	add r8, r7, r5
	add r7, r8, r5
	ldr r5, [fp, #-24]
	add r5, r7, v131
	mov r7, #4
	mul r7, r5, r7
	ldr r8, addr_to2
	add r5, r8, r7
	ldr r7, [r5]
	add r5, r4, v135
	mov r4, #4
	mul r5, r5, r4
	ldr r7, addr_cap2
	add r4, r7, r5
	str r6, [r4]
	ldr r8, [fp, #-4]
	mov r0, r8
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
	b .F2
.LTORG
addr_INF2:
	.word INF
addr_size2:
	.word size
addr_to2:
	.word to
addr_cap2:
	.word cap
addr_rev2:
	.word rev
addr_used2:
	.word used
.F2:
.L301:
	ldr r9, [fp, #-12]
	add r4, r9, #1
	str r4, [fp, #-12]
	b .L253
.L302:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L303:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L304:
	b .L301
.L327:
	b .L301
.L328:
	add sp, sp, #24
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr

	.global max_flow
	.type max_flow , %function
max_flow:
	push {r4, r5, r6, r7, r8, r9, fp, lr}
	mov fp, sp
	sub sp, sp, #16
.L329:
	str r0, [fp, #-16]
	str r1, [fp, #-12]
	ldr r4, =0
	str r4, [fp, #-8]
	b .L333
.L333:
	ldr r5, =1
	ldr r4, =0
	cmp r5, r4
	movne r6, #1
	moveq r6, #0
	bne .L334
	b .L337
.L334:
	mov r7, #0
	mov r4, #4
	mul r6, r7, r4
	ldr r4, addr_used3
	add r5, r4, r6
	mov r0, r5
	mov r1, #0
	mov r2, #10
	bl my_memset
	ldr r7, [fp, #-16]
	ldr r4, [fp, #-12]
	ldr r5, addr_INF3
	ldr r6, [r5]
	mov r0, r7
	mov r1, r4
	mov r2, r6
	bl dfs
	mov r8, r0
	str r8, [fp, #-4]
	ldr r9, [fp, #-4]
	ldr r4, =0
	cmp r9, r4
	moveq r5, #1
	movne r5, #0
	beq .L340
	b .L344
.L335:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L336:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L337:
	b .L335
.L338:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L340:
	ldr r6, [fp, #-8]
	mov r0, r6
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L341:
	ldr r7, [fp, #-8]
	ldr r4, [fp, #-4]
	add r5, r7, r4
	str r5, [fp, #-8]
	b .L333
.L342:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L343:
	add sp, sp, #16
	pop {r4, r5, r6, r7, r8, r9, fp, lr}
	bx lr
.L344:
	b .L341
.L345:
	b .L341

	.global main
	.type main , %function
main:
	push {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	mov fp, sp
	sub sp, sp, #20
.L346:
	bl getint
	mov r4, r0
	str r4, [fp, #-20]
	bl getint
	mov r5, r0
	str r5, [fp, #-16]
	mov r6, #0
	mov r4, #4
	mul r4, r6, r4
	ldr r6, addr_size3
	add r5, r6, r4
	mov r0, r5
	mov r1, #0
	mov r2, #10
	bl my_memset
	b .L349
.L349:
	ldr r7, [fp, #-16]
	ldr r4, =0
	cmp r7, r4
	movgt r5, #1
	movle r5, #0
	bgt .L350
	b .L354
.L350:
	bl getint
	mov r6, r0
	str r6, [fp, #-12]
	bl getint
	mov r8, r0
	str r8, [fp, #-8]
	bl getint
	mov r9, r0
	str r9, [fp, #-4]
	ldr r10, [fp, #-12]
	ldr r4, [fp, #-8]
	ldr r5, [fp, #-4]
	mov r0, r10
	mov r1, r4
	mov r2, r5
	bl add_node
	ldr r6, [fp, #-16]
	sub r4, r6, #1
	str r4, [fp, #-16]
	b .L349
.L351:
	ldr r5, [fp, #-20]
	mov r0, #1
	mov r1, r5
	bl max_flow
	mov r7, r0
	mov r0, r7
	bl putint
	mov r0, #10
	bl putch
	ldr r8, =0
	mov r0, r8
	add sp, sp, #20
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L352:
	add sp, sp, #20
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L353:
	add sp, sp, #20
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr
.L354:
	b .L351
.L358:
	add sp, sp, #20
	pop {r4, r5, r6, r7, r8, r9, r10, fp, lr}
	bx lr

addr_INF3:
	.word INF
addr_size3:
	.word size
addr_to3:
	.word to
addr_cap3:
	.word cap
addr_rev3:
	.word rev
addr_used3:
	.word used
