

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC3'
================================================================
* Date:           Wed Nov  1 03:31:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      342|      342|  3.420 us|  3.420 us|  342|  342|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      340|      340|        21|          4|          4|    81|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.09>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add52_325 = alloca i32 1"   --->   Operation 24 'alloca' 'add52_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kc = alloca i32 1"   --->   Operation 25 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 26 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln35_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln35_1"   --->   Operation 28 'read' 'zext_ln35_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln31_mid2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln31_mid2"   --->   Operation 29 'read' 'trunc_ln31_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln34_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln34_1"   --->   Operation 30 'read' 'zext_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln42_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln42"   --->   Operation 31 'read' 'select_ln42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27"   --->   Operation 32 'read' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln35_1_cast = zext i8 %zext_ln35_1_read"   --->   Operation 33 'zext' 'zext_ln35_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln34_1_cast = zext i4 %zext_ln34_1_read"   --->   Operation 34 'zext' 'zext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%select_ln42_cast = zext i4 %select_ln42_read"   --->   Operation 35 'zext' 'select_ln42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten30"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kr"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kc"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18, i32 %add52_325"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.3"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i7 %indvar_flatten30" [src/conv1.cpp:38]   --->   Operation 41 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%icmp_ln38 = icmp_eq  i7 %indvar_flatten30_load, i7 81" [src/conv1.cpp:38]   --->   Operation 42 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln38 = add i7 %indvar_flatten30_load, i7 1" [src/conv1.cpp:38]   --->   Operation 43 'add' 'add_ln38' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc53.3, void %for.inc56.3.exitStub" [src/conv1.cpp:38]   --->   Operation 44 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kc_load = load i4 %kc" [src/conv1.cpp:39]   --->   Operation 45 'load' 'kc_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_eq  i4 %kc_load, i4 9" [src/conv1.cpp:39]   --->   Operation 46 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.39ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i4 0, i4 %kc_load" [src/conv1.cpp:38]   --->   Operation 47 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %select_ln38" [src/conv1.cpp:39]   --->   Operation 48 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.76ns)   --->   "%add_ln42_3 = add i9 %zext_ln39, i9 %zext_ln35_1_cast" [src/conv1.cpp:42]   --->   Operation 49 'add' 'add_ln42_3' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [13/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 50 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i9 %add_ln42_3" [src/conv1.cpp:42]   --->   Operation 51 'zext' 'zext_ln42_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.14ns)   --->   "%mul_ln42 = mul i19 %zext_ln42_6, i19 993" [src/conv1.cpp:42]   --->   Operation 52 'mul' 'mul_ln42' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln42, i32 16, i32 17" [src/conv1.cpp:42]   --->   Operation 53 'partselect' 'trunc_ln42_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln39 = add i4 %select_ln38, i4 1" [src/conv1.cpp:39]   --->   Operation 54 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln39 = store i7 %add_ln38, i7 %indvar_flatten30" [src/conv1.cpp:39]   --->   Operation 55 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln39 = store i4 %add_ln39, i4 %kc" [src/conv1.cpp:39]   --->   Operation 56 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 57 [12/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 57 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 58 [11/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 58 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 59 [10/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 59 'urem' 'urem_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.53>
ST_5 : Operation 60 [9/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 60 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.53>
ST_6 : Operation 61 [8/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 61 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.53>
ST_7 : Operation 62 [7/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 62 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.53>
ST_8 : Operation 63 [6/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 63 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.53>
ST_9 : Operation 64 [5/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 64 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.53>
ST_10 : Operation 65 [4/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 65 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.53>
ST_11 : Operation 66 [3/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 66 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 67 [2/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 67 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.27>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%kr_load = load i4 %kr" [src/conv1.cpp:38]   --->   Operation 68 'load' 'kr_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.79ns)   --->   "%add_ln38_1 = add i4 %kr_load, i4 1" [src/conv1.cpp:38]   --->   Operation 69 'add' 'add_ln38_1' <Predicate = (icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.39ns)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i4 %add_ln38_1, i4 %kr_load" [src/conv1.cpp:38]   --->   Operation 70 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i4 %select_ln38_1" [src/conv1.cpp:42]   --->   Operation 71 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln42 = add i5 %select_ln42_cast, i5 %zext_ln42" [src/conv1.cpp:42]   --->   Operation 72 'add' 'add_ln42' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i5 %add_ln42" [src/conv1.cpp:42]   --->   Operation 73 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln42, i3 0" [src/conv1.cpp:42]   --->   Operation 74 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_1 = add i8 %p_shl4, i8 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 75 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 76 [1/1] (0.79ns)   --->   "%add_ln38_2 = add i5 %zext_ln42, i5 %zext_ln34_1_cast" [src/conv1.cpp:38]   --->   Operation 76 'add' 'add_ln38_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln42_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i5.i1, i5 %add_ln38_2, i5 %add_ln38_2, i1 0" [src/conv1.cpp:42]   --->   Operation 77 'bitconcatenate' 'or_ln42_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i4 %select_ln38" [src/conv1.cpp:42]   --->   Operation 78 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln42_2 = add i8 %add_ln42_1, i8 %zext_ln42_2" [src/conv1.cpp:42]   --->   Operation 79 'add' 'add_ln42_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i8 %add_ln42_2" [src/conv1.cpp:42]   --->   Operation 80 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i64 0, i64 %zext_ln42_3" [src/conv1.cpp:42]   --->   Operation 81 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_5 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i64 0, i64 %zext_ln42_3" [src/conv1.cpp:42]   --->   Operation 82 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_6 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i64 0, i64 %zext_ln42_3" [src/conv1.cpp:42]   --->   Operation 83 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i64 0, i64 %zext_ln42_3" [src/conv1.cpp:42]   --->   Operation 84 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_8 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4" [src/conv1.cpp:42]   --->   Operation 85 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_13 : Operation 86 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_9 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5" [src/conv1.cpp:42]   --->   Operation 86 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_13 : Operation 87 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_10 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6" [src/conv1.cpp:42]   --->   Operation 87 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_13 : Operation 88 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_11 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7" [src/conv1.cpp:42]   --->   Operation 88 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_13 : Operation 89 [1/13] (1.53ns)   --->   "%urem_ln42 = urem i9 %add_ln42_3, i9 66" [src/conv1.cpp:42]   --->   Operation 89 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i9 %urem_ln42" [src/conv1.cpp:42]   --->   Operation 90 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln42_4 = add i11 %or_ln42_3, i11 %zext_ln42_4" [src/conv1.cpp:42]   --->   Operation 91 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i11 %add_ln42_4" [src/conv1.cpp:42]   --->   Operation 92 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln42_5" [src/conv1.cpp:42]   --->   Operation 93 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln42_5" [src/conv1.cpp:42]   --->   Operation 94 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln42_5" [src/conv1.cpp:42]   --->   Operation 95 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln42_5" [src/conv1.cpp:42]   --->   Operation 96 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_20 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16" [src/conv1.cpp:42]   --->   Operation 97 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_13 : Operation 98 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_21 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17" [src/conv1.cpp:42]   --->   Operation 98 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_13 : Operation 99 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_22 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18" [src/conv1.cpp:42]   --->   Operation 99 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_13 : Operation 100 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_23 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19" [src/conv1.cpp:42]   --->   Operation 100 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_13 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln39 = store i4 %select_ln38_1, i4 %kr" [src/conv1.cpp:39]   --->   Operation 101 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 1.76>
ST_14 : Operation 102 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_8 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4" [src/conv1.cpp:42]   --->   Operation 102 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_14 : Operation 103 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_9 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5" [src/conv1.cpp:42]   --->   Operation 103 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_14 : Operation 104 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_10 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6" [src/conv1.cpp:42]   --->   Operation 104 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_14 : Operation 105 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_11 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7" [src/conv1.cpp:42]   --->   Operation 105 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 162> <RAM>
ST_14 : Operation 106 [1/1] (0.52ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_9, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_10, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_11, i2 %trunc_ln31_mid2_read" [src/conv1.cpp:42]   --->   Operation 106 'mux' 'tmp_5' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_20 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16" [src/conv1.cpp:42]   --->   Operation 107 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_14 : Operation 108 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_21 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17" [src/conv1.cpp:42]   --->   Operation 108 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_14 : Operation 109 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_22 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18" [src/conv1.cpp:42]   --->   Operation 109 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_14 : Operation 110 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_23 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19" [src/conv1.cpp:42]   --->   Operation 110 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_14 : Operation 111 [1/1] (0.52ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23, i2 %trunc_ln42_3" [src/conv1.cpp:42]   --->   Operation 111 'mux' 'tmp_6' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : [1/1] (0.73ns)   --->   Input mux for Operation 112 '%mul_3 = fmul i32 %tmp_5, i32 %tmp_6'
ST_15 : Operation 112 [3/3] (6.27ns)   --->   "%mul_3 = fmul i32 %tmp_5, i32 %tmp_6" [src/conv1.cpp:42]   --->   Operation 112 'fmul' 'mul_3' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 113 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %tmp_5, i32 %tmp_6" [src/conv1.cpp:42]   --->   Operation 113 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 114 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %tmp_5, i32 %tmp_6" [src/conv1.cpp:42]   --->   Operation 114 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%add52_325_load_1 = load i32 %add52_325"   --->   Operation 126 'load' 'add52_325_load_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add52_325_out, i32 %add52_325_load_1"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%add52_325_load = load i32 %add52_325" [src/conv1.cpp:42]   --->   Operation 115 'load' 'add52_325_load' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.96ns)   --->   Input mux for Operation 116 '%add52_3 = fadd i32 %add52_325_load, i32 %mul_3'
ST_18 : Operation 116 [4/4] (5.47ns)   --->   "%add52_3 = fadd i32 %add52_325_load, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 116 'fadd' 'add52_3' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 117 [3/4] (6.43ns)   --->   "%add52_3 = fadd i32 %add52_325_load, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 117 'fadd' 'add52_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 118 [2/4] (6.43ns)   --->   "%add52_3 = fadd i32 %add52_325_load, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 118 'fadd' 'add52_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.86>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_22" [src/conv1.cpp:40]   --->   Operation 121 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:39]   --->   Operation 122 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/4] (6.43ns)   --->   "%add52_3 = fadd i32 %add52_325_load, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 123 'fadd' 'add52_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %add52_3, i32 %add52_325" [src/conv1.cpp:39]   --->   Operation 124 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc.3" [src/conv1.cpp:39]   --->   Operation 125 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln34_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln31_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln35_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add52_325_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add52_325                                                 (alloca           ) [ 0111111111111111111111]
kc                                                        (alloca           ) [ 0100000000000000000000]
kr                                                        (alloca           ) [ 0111111111111100000000]
indvar_flatten30                                          (alloca           ) [ 0100000000000000000000]
zext_ln35_1_read                                          (read             ) [ 0000000000000000000000]
trunc_ln31_mid2_read                                      (read             ) [ 0111111111111110000000]
zext_ln34_1_read                                          (read             ) [ 0000000000000000000000]
select_ln42_read                                          (read             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 (read             ) [ 0000000000000000000000]
zext_ln35_1_cast                                          (zext             ) [ 0000000000000000000000]
zext_ln34_1_cast                                          (zext             ) [ 0111111111111100000000]
select_ln42_cast                                          (zext             ) [ 0111111111111100000000]
store_ln0                                                 (store            ) [ 0000000000000000000000]
store_ln0                                                 (store            ) [ 0000000000000000000000]
store_ln0                                                 (store            ) [ 0000000000000000000000]
store_ln0                                                 (store            ) [ 0000000000000000000000]
br_ln0                                                    (br               ) [ 0000000000000000000000]
indvar_flatten30_load                                     (load             ) [ 0000000000000000000000]
icmp_ln38                                                 (icmp             ) [ 0111111111111111110000]
add_ln38                                                  (add              ) [ 0000000000000000000000]
br_ln38                                                   (br               ) [ 0000000000000000000000]
kc_load                                                   (load             ) [ 0000000000000000000000]
icmp_ln39                                                 (icmp             ) [ 0111111111111100000000]
select_ln38                                               (select           ) [ 0111111111111100000000]
zext_ln39                                                 (zext             ) [ 0000000000000000000000]
add_ln42_3                                                (add              ) [ 0111111111111100000000]
zext_ln42_6                                               (zext             ) [ 0000000000000000000000]
mul_ln42                                                  (mul              ) [ 0000000000000000000000]
trunc_ln42_3                                              (partselect       ) [ 0111111111111110000000]
add_ln39                                                  (add              ) [ 0000000000000000000000]
store_ln39                                                (store            ) [ 0000000000000000000000]
store_ln39                                                (store            ) [ 0000000000000000000000]
kr_load                                                   (load             ) [ 0000000000000000000000]
add_ln38_1                                                (add              ) [ 0000000000000000000000]
select_ln38_1                                             (select           ) [ 0000000000000000000000]
zext_ln42                                                 (zext             ) [ 0000000000000000000000]
add_ln42                                                  (add              ) [ 0000000000000000000000]
zext_ln42_1                                               (zext             ) [ 0000000000000000000000]
p_shl4                                                    (bitconcatenate   ) [ 0000000000000000000000]
add_ln42_1                                                (add              ) [ 0000000000000000000000]
add_ln38_2                                                (add              ) [ 0000000000000000000000]
or_ln42_3                                                 (bitconcatenate   ) [ 0000000000000000000000]
zext_ln42_2                                               (zext             ) [ 0000000000000000000000]
add_ln42_2                                                (add              ) [ 0000000000000000000000]
zext_ln42_3                                               (zext             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_4  (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_5  (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_6  (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_7  (getelementptr    ) [ 0010000000000010000000]
urem_ln42                                                 (urem             ) [ 0000000000000000000000]
zext_ln42_4                                               (zext             ) [ 0000000000000000000000]
add_ln42_4                                                (add              ) [ 0000000000000000000000]
zext_ln42_5                                               (zext             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 (getelementptr    ) [ 0010000000000010000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 (getelementptr    ) [ 0010000000000010000000]
store_ln39                                                (store            ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_8  (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_9  (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_10 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_11 (load             ) [ 0000000000000000000000]
tmp_5                                                     (mux              ) [ 0101100000000001110000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_20 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_21 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_22 (load             ) [ 0000000000000000000000]
conv1_float_255_255_float_1_9_9_float_float_255_255_in_23 (load             ) [ 0000000000000000000000]
tmp_6                                                     (mux              ) [ 0101100000000001110000]
mul_3                                                     (fmul             ) [ 0111100000000000001111]
add52_325_load                                            (load             ) [ 0101100000000000000111]
specloopname_ln0                                          (specloopname     ) [ 0000000000000000000000]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000000000000000000000]
specpipeline_ln40                                         (specpipeline     ) [ 0000000000000000000000]
specloopname_ln39                                         (specloopname     ) [ 0000000000000000000000]
add52_3                                                   (fadd             ) [ 0000000000000000000000]
store_ln39                                                (store            ) [ 0000000000000000000000]
br_ln39                                                   (br               ) [ 0000000000000000000000]
add52_325_load_1                                          (load             ) [ 0000000000000000000000]
write_ln0                                                 (write            ) [ 0000000000000000000000]
ret_ln0                                                   (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln42">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln42"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln34_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln31_mid2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln31_mid2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln35_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add52_325_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add52_325_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KR_KC_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="add52_325_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add52_325/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="kr_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten30_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten30/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln35_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln35_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln31_mid2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="1" index="2" bw="2" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln31_mid2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln34_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln34_1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="select_ln42_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln42_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/17 "/>
</bind>
</comp>

<comp id="145" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4/13 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5/13 "/>
</bind>
</comp>

<comp id="159" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7/13 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_8/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_9/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_10/13 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_11/13 "/>
</bind>
</comp>

<comp id="197" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_16_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_16/13 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_17_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_17/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_18_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="11" slack="0"/>
<pin id="215" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_18/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_19_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_19/13 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_20/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_21/13 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_22/13 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_23/13 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add52_3/18 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/15 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln35_1_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1_cast/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln34_1_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="5" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1_cast/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln42_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_cast/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln0_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="indvar_flatten30_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten30_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln38_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln38_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="kc_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kc_load/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln39_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln38_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln39_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln42_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_3/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln42/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln42_6_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_6/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="mul_ln42_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="0" index="1" bw="11" slack="0"/>
<pin id="344" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln42_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="19" slack="0"/>
<pin id="350" dir="0" index="2" bw="6" slack="0"/>
<pin id="351" dir="0" index="3" bw="6" slack="0"/>
<pin id="352" dir="1" index="4" bw="2" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_3/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln39_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln39_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="0" index="1" bw="7" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln39_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="kr_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="12"/>
<pin id="375" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kr_load/13 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln38_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln38_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="12"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="0" index="2" bw="4" slack="0"/>
<pin id="386" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln42_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/13 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln42_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="12"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/13 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln42_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/13 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_shl4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="5" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/13 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln42_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/13 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln38_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="12"/>
<pin id="419" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/13 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln42_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="0" index="3" bw="1" slack="0"/>
<pin id="426" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln42_3/13 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln42_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="12"/>
<pin id="433" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/13 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln42_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/13 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln42_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln42_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_4/13 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln42_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_4/13 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln42_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_5/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln39_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="12"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/13 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_5_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="32" slack="0"/>
<pin id="475" dir="0" index="3" bw="32" slack="0"/>
<pin id="476" dir="0" index="4" bw="32" slack="0"/>
<pin id="477" dir="0" index="5" bw="2" slack="13"/>
<pin id="478" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_6_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="32" slack="0"/>
<pin id="488" dir="0" index="3" bw="32" slack="0"/>
<pin id="489" dir="0" index="4" bw="32" slack="0"/>
<pin id="490" dir="0" index="5" bw="2" slack="13"/>
<pin id="491" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add52_325_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="17"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add52_325_load/18 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln39_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="20"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/21 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add52_325_load_1_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="16"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add52_325_load_1/17 "/>
</bind>
</comp>

<comp id="510" class="1005" name="add52_325_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add52_325 "/>
</bind>
</comp>

<comp id="518" class="1005" name="kc_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kc "/>
</bind>
</comp>

<comp id="525" class="1005" name="kr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kr "/>
</bind>
</comp>

<comp id="532" class="1005" name="indvar_flatten30_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten30 "/>
</bind>
</comp>

<comp id="539" class="1005" name="trunc_ln31_mid2_read_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="13"/>
<pin id="541" dir="1" index="1" bw="2" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln31_mid2_read "/>
</bind>
</comp>

<comp id="544" class="1005" name="zext_ln34_1_cast_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="12"/>
<pin id="546" dir="1" index="1" bw="5" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln34_1_cast "/>
</bind>
</comp>

<comp id="549" class="1005" name="select_ln42_cast_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="12"/>
<pin id="551" dir="1" index="1" bw="5" slack="12"/>
</pin_list>
<bind>
<opset="select_ln42_cast "/>
</bind>
</comp>

<comp id="554" class="1005" name="icmp_ln38_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="558" class="1005" name="icmp_ln39_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="12"/>
<pin id="560" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="563" class="1005" name="select_ln38_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="12"/>
<pin id="565" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln42_3_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="1"/>
<pin id="570" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_3 "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln42_3_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="13"/>
<pin id="575" dir="1" index="1" bw="2" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln42_3 "/>
</bind>
</comp>

<comp id="578" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="1"/>
<pin id="580" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4 "/>
</bind>
</comp>

<comp id="583" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="1"/>
<pin id="585" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5 "/>
</bind>
</comp>

<comp id="588" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6 "/>
</bind>
</comp>

<comp id="593" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="1"/>
<pin id="595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7 "/>
</bind>
</comp>

<comp id="598" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_16_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="11" slack="1"/>
<pin id="600" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 "/>
</bind>
</comp>

<comp id="603" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_17_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="1"/>
<pin id="605" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 "/>
</bind>
</comp>

<comp id="608" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_18_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="1"/>
<pin id="610" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 "/>
</bind>
</comp>

<comp id="613" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_19_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="1"/>
<pin id="615" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_5_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_6_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="628" class="1005" name="mul_3_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="633" class="1005" name="add52_325_load_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add52_325_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="90" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="68" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="145" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="152" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="159" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="166" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="197" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="204" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="211" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="218" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="260"><net_src comp="108" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="120" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="126" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="132" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="289" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="304" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="257" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="325" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="361"><net_src comp="313" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="298" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="357" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="373" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="393" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="398" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="389" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="438"><net_src comp="410" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="451"><net_src comp="331" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="421" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="470"><net_src comp="382" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="173" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="179" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="185" pin="3"/><net_sink comp="471" pin=3"/></net>

<net id="483"><net_src comp="191" pin="3"/><net_sink comp="471" pin=4"/></net>

<net id="492"><net_src comp="70" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="225" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="231" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="237" pin="3"/><net_sink comp="484" pin=3"/></net>

<net id="496"><net_src comp="243" pin="3"/><net_sink comp="484" pin=4"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="505"><net_src comp="249" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="513"><net_src comp="92" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="521"><net_src comp="96" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="528"><net_src comp="100" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="535"><net_src comp="104" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="542"><net_src comp="114" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="471" pin=5"/></net>

<net id="547"><net_src comp="261" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="552"><net_src comp="265" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="557"><net_src comp="292" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="307" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="566"><net_src comp="313" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="571"><net_src comp="325" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="576"><net_src comp="347" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="484" pin=5"/></net>

<net id="581"><net_src comp="145" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="586"><net_src comp="152" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="591"><net_src comp="159" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="596"><net_src comp="166" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="601"><net_src comp="197" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="606"><net_src comp="204" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="611"><net_src comp="211" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="616"><net_src comp="218" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="621"><net_src comp="471" pin="6"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="626"><net_src comp="484" pin="6"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="631"><net_src comp="253" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="636"><net_src comp="497" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="249" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add52_325_out | {17 }
 - Input state : 
	Port: conv1_Pipeline_KR_KC3 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 | {1 }
	Port: conv1_Pipeline_KR_KC3 : select_ln42 | {1 }
	Port: conv1_Pipeline_KR_KC3 : zext_ln34_1 | {1 }
	Port: conv1_Pipeline_KR_KC3 : trunc_ln31_mid2 | {1 }
	Port: conv1_Pipeline_KR_KC3 : zext_ln35_1 | {1 }
	Port: conv1_Pipeline_KR_KC3 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {13 14 }
	Port: conv1_Pipeline_KR_KC3 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {13 14 }
	Port: conv1_Pipeline_KR_KC3 : conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {13 14 }
	Port: conv1_Pipeline_KR_KC3 : conv1_float_255_255_float_1_9_9_float_float_255_255_we | {13 14 }
	Port: conv1_Pipeline_KR_KC3 : conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {13 14 }
	Port: conv1_Pipeline_KR_KC3 : conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {13 14 }
	Port: conv1_Pipeline_KR_KC3 : conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {13 14 }
	Port: conv1_Pipeline_KR_KC3 : conv1_float_255_255_float_1_9_9_float_float_255_255_in | {13 14 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten30_load : 1
		icmp_ln38 : 2
		add_ln38 : 2
		br_ln38 : 3
		kc_load : 1
		icmp_ln39 : 2
		select_ln38 : 3
		zext_ln39 : 4
		add_ln42_3 : 5
		urem_ln42 : 6
		zext_ln42_6 : 6
		mul_ln42 : 7
		trunc_ln42_3 : 8
		add_ln39 : 4
		store_ln39 : 3
		store_ln39 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln38_1 : 1
		select_ln38_1 : 2
		zext_ln42 : 3
		add_ln42 : 4
		zext_ln42_1 : 5
		p_shl4 : 5
		add_ln42_1 : 6
		add_ln38_2 : 4
		or_ln42_3 : 5
		add_ln42_2 : 7
		zext_ln42_3 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_4 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_5 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_6 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_7 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_8 : 10
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_9 : 10
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_10 : 10
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_11 : 10
		zext_ln42_4 : 1
		add_ln42_4 : 6
		zext_ln42_5 : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_20 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_21 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_22 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_in_23 : 9
		store_ln39 : 3
	State 14
		tmp_5 : 1
		tmp_6 : 1
	State 15
	State 16
	State 17
		write_ln0 : 1
	State 18
		add52_3 : 1
	State 19
	State 20
	State 21
		store_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|
| Operation|                            Functional Unit                            |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   fadd   |                               grp_fu_249                              |    2    |   227   |   214   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   urem   |                               grp_fu_331                              |    0    |   235   |   150   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   fmul   |                               grp_fu_253                              |    3    |   128   |   135   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|          |                            add_ln38_fu_298                            |    0    |    0    |    14   |
|          |                           add_ln42_3_fu_325                           |    0    |    0    |    15   |
|          |                            add_ln39_fu_357                            |    0    |    0    |    12   |
|          |                           add_ln38_1_fu_376                           |    0    |    0    |    12   |
|    add   |                            add_ln42_fu_393                            |    0    |    0    |    12   |
|          |                           add_ln42_1_fu_410                           |    0    |    0    |    19   |
|          |                           add_ln38_2_fu_416                           |    0    |    0    |    12   |
|          |                           add_ln42_2_fu_434                           |    0    |    0    |    19   |
|          |                           add_ln42_4_fu_452                           |    0    |    0    |    18   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|    mux   |                              tmp_5_fu_471                             |    0    |    0    |    20   |
|          |                              tmp_6_fu_484                             |    0    |    0    |    20   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                            icmp_ln38_fu_292                           |    0    |    0    |    14   |
|          |                            icmp_ln39_fu_307                           |    0    |    0    |    12   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|  select  |                           select_ln38_fu_313                          |    0    |    0    |    4    |
|          |                          select_ln38_1_fu_382                         |    0    |    0    |    4    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|    mul   |                            mul_ln42_fu_341                            |    1    |    0    |    5    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|          |                      zext_ln35_1_read_read_fu_108                     |    0    |    0    |    0    |
|          |                    trunc_ln31_mid2_read_read_fu_114                   |    0    |    0    |    0    |
|   read   |                      zext_ln34_1_read_read_fu_120                     |    0    |    0    |    0    |
|          |                      select_ln42_read_read_fu_126                     |    0    |    0    |    0    |
|          | conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18_read_fu_132 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   write  |                         write_ln0_write_fu_138                        |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|          |                        zext_ln35_1_cast_fu_257                        |    0    |    0    |    0    |
|          |                        zext_ln34_1_cast_fu_261                        |    0    |    0    |    0    |
|          |                        select_ln42_cast_fu_265                        |    0    |    0    |    0    |
|          |                            zext_ln39_fu_321                           |    0    |    0    |    0    |
|          |                           zext_ln42_6_fu_337                          |    0    |    0    |    0    |
|   zext   |                            zext_ln42_fu_389                           |    0    |    0    |    0    |
|          |                           zext_ln42_1_fu_398                          |    0    |    0    |    0    |
|          |                           zext_ln42_2_fu_431                          |    0    |    0    |    0    |
|          |                           zext_ln42_3_fu_440                          |    0    |    0    |    0    |
|          |                           zext_ln42_4_fu_448                          |    0    |    0    |    0    |
|          |                           zext_ln42_5_fu_458                          |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|partselect|                          trunc_ln42_3_fu_347                          |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                             p_shl4_fu_402                             |    0    |    0    |    0    |
|          |                            or_ln42_3_fu_421                           |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                       |    6    |   590   |   711   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|                      add52_325_load_reg_633                     |   32   |
|                        add52_325_reg_510                        |   32   |
|                        add_ln42_3_reg_568                       |    9   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_16_reg_598|   11   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_17_reg_603|   11   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_18_reg_608|   11   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_19_reg_613|   11   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_reg_578|    8   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_reg_583|    8   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_reg_588|    8   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_reg_593|    8   |
|                        icmp_ln38_reg_554                        |    1   |
|                        icmp_ln39_reg_558                        |    1   |
|                     indvar_flatten30_reg_532                    |    7   |
|                            kc_reg_518                           |    4   |
|                            kr_reg_525                           |    4   |
|                          mul_3_reg_628                          |   32   |
|                       select_ln38_reg_563                       |    4   |
|                     select_ln42_cast_reg_549                    |    5   |
|                          tmp_5_reg_618                          |   32   |
|                          tmp_6_reg_623                          |   32   |
|                   trunc_ln31_mid2_read_reg_539                  |    2   |
|                       trunc_ln42_3_reg_573                      |    2   |
|                     zext_ln34_1_cast_reg_544                    |    5   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   280  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_173 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_225 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_231 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_237 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_243 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_249    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_331    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   234  ||   4.27  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   590  |   711  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   90   |
|  Register |    -   |    -   |   280  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   870  |   801  |
+-----------+--------+--------+--------+--------+
