<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jan  9 23:24:58 2024" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="interconnect" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="31" NAME="io_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="io_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="io_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="io_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="io_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="io_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="io_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="io_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="io_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="io_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="io_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="io_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="io_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="io_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="io_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="io_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="io_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="io_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="io_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="io_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="io_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="io_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="io_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="io_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="io_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="io_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="io_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="io_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="io_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="io_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="io_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="io_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="lsu_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="lsu_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="lsu_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="lsu_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="lsu_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="lsu_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="lsu_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="lsu_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="lsu_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lsu_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lsu_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="lsu_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="lsu_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lsu_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lsu_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lsu_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="lsu_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lsu_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lsu_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="lsu_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="lsu_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="lsu_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="lsu_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="lsu_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="lsu_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="lsu_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="lsu_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="lsu_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lsu_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lsu_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="lsu_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="lsu_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lsu_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lsu_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="lsu_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="lsu_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="lsu_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="lsu_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="lsu_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ifu_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="ifu_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="ifu_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ifu_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="ifu_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ifu_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="ifu_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ifu_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ifu_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ifu_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ifu_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ifu_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ifu_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ifu_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ifu_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="ifu_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ifu_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ifu_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="sb_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="sb_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="sb_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="sb_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="sb_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="sb_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="sb_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="sb_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="sb_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sb_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sb_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="sb_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="sb_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sb_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sb_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sb_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="sb_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sb_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sb_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="sb_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="sb_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="sb_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="sb_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="sb_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="sb_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="sb_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="sb_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="sb_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sb_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sb_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="sb_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="sb_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sb_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sb_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sb_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="sb_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="sb_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="sb_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="sb_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="accel_mem_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="accel_mem_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="accel_mem_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="accel_mem_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="accel_mem_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="accel_mem_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="accel_mem_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="accel_mem_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="accel_mem_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="accel_mem_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="accel_mem_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="accel_mem_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="accel_mem_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="accel_mem_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="accel_mem_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="accel_mem_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="accel_mem_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="accel_mem_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="accel_mem_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="accel_mem_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="accel_mem_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="accel_mem_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="accel_mem_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="accel_mem_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="accel_mem_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="accel_mem_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="accel_mem_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="accel_mem_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="accel_mem_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="accel_mem_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="accel_mem_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="accel_mem_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="accel_mem_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="accel_mem_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="accel_mem_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="accel_mem_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="accel_mem_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="accel_mem_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="accel_mem_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="accel_ctrl_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="accel_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="accel_ctrl_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="accel_ctrl_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="accel_ctrl_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="accel_ctrl_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="accel_ctrl_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="accel_ctrl_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="accel_ctrl_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="accel_ctrl_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="accel_ctrl_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="accel_ctrl_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="accel_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="accel_ctrl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="accel_ctrl_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="accel_ctrl_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="accel_ctrl_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="accel_ctrl_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="accel_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="accel_ctrl_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="accel_ctrl_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="accel_ctrl_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="accel_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="accel_ctrl_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="accel_ctrl_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="accel_ctrl_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="accel_ctrl_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="accel_ctrl_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="accel_ctrl_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="accel_ctrl_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="accel_ctrl_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="accel_ctrl_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="accel_ctrl_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="accel_ctrl_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="accel_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="accel_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="accel_ctrl_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="accel_ctrl_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="accel_ctrl_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ACLK"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_ACLK"/>
        <CONNECTION INSTANCE="axi_vip_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ARESETN"/>
        <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_ARESETN"/>
        <CONNECTION INSTANCE="axi_vip_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rsta_busy" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rsta_busy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="rsta_busy"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="64" NAME="io" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="7"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="io_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="io_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="io_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="io_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="io_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="io_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="io_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="io_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="io_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="io_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="io_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="io_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="io_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="io_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="io_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="io_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="io_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="io_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="io_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="io_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="io_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="io_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="io_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="io_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="io_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="io_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="io_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="io_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="io_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="io_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="io_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="io_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="io_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="io_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="io_rready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="io_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="io_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="io_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="io_rid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_lsu" DATAWIDTH="64" NAME="lsu" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="lsu_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="lsu_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="lsu_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="lsu_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="lsu_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="lsu_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="lsu_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="lsu_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="lsu_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="lsu_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="lsu_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="lsu_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="lsu_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="lsu_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="lsu_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="lsu_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="lsu_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="lsu_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="lsu_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="lsu_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="lsu_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="lsu_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="lsu_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="lsu_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="lsu_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="lsu_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="lsu_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="lsu_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="lsu_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="lsu_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="lsu_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="lsu_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="lsu_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="lsu_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="lsu_rready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="lsu_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="lsu_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="lsu_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="lsu_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="lsu" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x10000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x10000FFF" INSTANCE="accel_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="lsu" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="accel_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80003FFF" INSTANCE="io" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="lsu" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="io"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ifu" DATAWIDTH="64" NAME="ifu" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ifu_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="ifu_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ifu_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="ifu_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ifu_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ifu_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="ifu_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="ifu_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ifu_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ifu_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ifu_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ifu_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="ifu_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ifu_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ifu_rready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="ifu_arid"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="ifu_arregion"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="ifu_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ifu" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x10000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x10000FFF" INSTANCE="accel_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ifu" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="accel_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80003FFF" INSTANCE="io" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ifu" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="io"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sb" DATAWIDTH="64" NAME="sb" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="sb_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="sb_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="sb_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="sb_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="sb_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="sb_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="sb_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="sb_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="sb_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="sb_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="sb_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="sb_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="sb_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="sb_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="sb_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="sb_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="sb_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="sb_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="sb_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="sb_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="sb_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="sb_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="sb_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="sb_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="sb_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="sb_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="sb_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="sb_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="sb_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="sb_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="sb_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="sb_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="sb_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="sb_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="sb_rready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="sb_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="sb_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="sb_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="sb_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="sb" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x10000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x10000FFF" INSTANCE="accel_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="sb" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="accel_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80003FFF" INSTANCE="io" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="sb" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="io"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_accel_mem" DATAWIDTH="64" NAME="accel_mem" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="accel_mem_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="accel_mem_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="accel_mem_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="accel_mem_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="accel_mem_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="accel_mem_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="accel_mem_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="accel_mem_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="accel_mem_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="accel_mem_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="accel_mem_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="accel_mem_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="accel_mem_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="accel_mem_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="accel_mem_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="accel_mem_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="accel_mem_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="accel_mem_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="accel_mem_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="accel_mem_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="accel_mem_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="accel_mem_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="accel_mem_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="accel_mem_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="accel_mem_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="accel_mem_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="accel_mem_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="accel_mem_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="accel_mem_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="accel_mem_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="accel_mem_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="accel_mem_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="accel_mem_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="accel_mem_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="accel_mem_rready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="accel_mem_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="accel_mem_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="accel_mem_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="accel_mem_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="accel_mem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x10000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x10000FFF" INSTANCE="accel_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="accel_mem" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="accel_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80003FFF" INSTANCE="io" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="accel_mem" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="io"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="accel_ctrl" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="interconnect_ACLK_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="accel_ctrl_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="accel_ctrl_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="accel_ctrl_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="accel_ctrl_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="accel_ctrl_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="accel_ctrl_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="accel_ctrl_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="accel_ctrl_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="accel_ctrl_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="accel_ctrl_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="accel_ctrl_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="accel_ctrl_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="accel_ctrl_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="accel_ctrl_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="accel_ctrl_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="accel_ctrl_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="accel_ctrl_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="accel_ctrl_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="accel_ctrl_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="accel_ctrl_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="accel_ctrl_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="accel_ctrl_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="accel_ctrl_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="accel_ctrl_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="accel_ctrl_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="accel_ctrl_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="accel_ctrl_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="accel_ctrl_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="accel_ctrl_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="accel_ctrl_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="accel_ctrl_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="accel_ctrl_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="accel_ctrl_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="accel_ctrl_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="accel_ctrl_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="accel_ctrl_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="accel_ctrl_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="accel_ctrl_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="accel_ctrl_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="7" FULLNAME="/axi_bram_ctrl_0" HWVERSION="4.1" INSTANCE="axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="8192" USAGE="memory">
          <REGISTERS>
            <REGISTER NAME="ECC_STATUS">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 an uncorrectable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 a correctable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_EN_IRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Enable Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the UE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the UE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the CE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the CE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_ON_OFF">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC On/Off Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="ECC_ON_OFF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="0 - ECC checking is disabled on read operations. (ECC generation is enabled on write operations when C_ECC = 1).&#xA;1 - ECC checking is enabled on read operations. All correctable and uncorrectable error conditions are captured and status updated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_CNT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_CNT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Registers holds number of correctable errors encountered&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [31:0]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [63:32]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x204"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [63:32) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [95:64]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [127:96]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x300"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [31:0] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x304"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [63:32] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x308"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [95:64] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [127:96] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_ECC">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject ECC Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x380"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_ECC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bit of the next ECC written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="64"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="interconnect_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="interconnect_ACLK_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/axi_bram_ctrl_0_bram" HWVERSION="8.4" INSTANCE="axi_bram_ctrl_0_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.9299 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="interconnect_axi_bram_ctrl_0_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rsta_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rsta_busy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="5"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="interconnect_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ACLK" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ARESETN" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="ifu_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="lsu_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="sb_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_mem_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="io_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="M02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="M02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_imp" PORT="accel_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ifu" DATAWIDTH="64" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="64" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_lsu" DATAWIDTH="64" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sb" DATAWIDTH="64" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_accel_mem" DATAWIDTH="64" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="64" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/axi_vip_0" HWVERSION="1.1" INSTANCE="axi_vip_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="interconnect_axi_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="64" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="interconnect_ACLK_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x10000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x10000FFF" INSTANCE="accel_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="accel_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80003FFF" INSTANCE="io" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="io"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
