{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742000518989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742000518997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 19:01:58 2025 " "Processing started: Fri Mar 14 19:01:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742000518997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000518997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRUZVGA -c BOXVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000518997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742000520107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742000520107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/demo/retofinal/suma10uno/suma10uno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/retofinal/suma10uno/suma10uno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Suma10Uno-RTL " "Found design unit 1: Suma10Uno-RTL" {  } { { "../../RetoFinal/Suma10Uno/Suma10Uno.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10Uno/Suma10Uno.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533057 ""} { "Info" "ISGN_ENTITY_NAME" "1 Suma10Uno " "Found entity 1: Suma10Uno" {  } { { "../../RetoFinal/Suma10Uno/Suma10Uno.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10Uno/Suma10Uno.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000533057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/demo/retofinal/suma10_525uno/suma10_525uno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/retofinal/suma10_525uno/suma10_525uno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Suma10_525Uno-RTL " "Found design unit 1: Suma10_525Uno-RTL" {  } { { "../../RetoFinal/Suma10_525Uno/Suma10_525Uno.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10_525Uno/Suma10_525Uno.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533081 ""} { "Info" "ISGN_ENTITY_NAME" "1 Suma10_525Uno " "Found entity 1: Suma10_525Uno" {  } { { "../../RetoFinal/Suma10_525Uno/Suma10_525Uno.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10_525Uno/Suma10_525Uno.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000533081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/demo/retofinal/contador525mod/contador525mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/retofinal/contador525mod/contador525mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador525Mod-RTL " "Found design unit 1: Contador525Mod-RTL" {  } { { "../../RetoFinal/Contador525Mod/Contador525Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador525Mod " "Found entity 1: Contador525Mod" {  } { { "../../RetoFinal/Contador525Mod/Contador525Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000533097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/demo/retofinal/contador800mod/contador800mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/retofinal/contador800mod/contador800mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador800Mod-RTL " "Found design unit 1: Contador800Mod-RTL" {  } { { "../../RetoFinal/Contador800Mod/Contador800Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador800Mod " "Found entity 1: Contador800Mod" {  } { { "../../RetoFinal/Contador800Mod/Contador800Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000533121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/demo/proyecto_vga/ysincvga/ysincvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/proyecto_vga/ysincvga/ysincvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YSINCVGA-RTL " "Found design unit 1: YSINCVGA-RTL" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533147 ""} { "Info" "ISGN_ENTITY_NAME" "1 YSINCVGA " "Found entity 1: YSINCVGA" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000533147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/demo/proyecto_vga/divfrec/divfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/proyecto_vga/divfrec/divfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREC-RTL " "Found design unit 1: DIVFREC-RTL" {  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533168 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREC " "Found entity 1: DIVFREC" {  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000533168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/demo/aritmeticavhdl/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/demo/aritmeticavhdl/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-RTL " "Found design unit 1: HA-RTL" {  } { { "../../AritmeticaVHDL/HA/HA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/AritmeticaVHDL/HA/HA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533180 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../AritmeticaVHDL/HA/HA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/AritmeticaVHDL/HA/HA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000533180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boxvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boxvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOXVGA-RTL " "Found design unit 1: BOXVGA-RTL" {  } { { "BOXVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533189 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOXVGA " "Found entity 1: BOXVGA" {  } { { "BOXVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000533189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xsincvgabox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xsincvgabox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XSINCVGABOX-RTL " "Found design unit 1: XSINCVGABOX-RTL" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533205 ""} { "Info" "ISGN_ENTITY_NAME" "1 XSINCVGABOX " "Found entity 1: XSINCVGABOX" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000533205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000533205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BOXVGA " "Elaborating entity \"BOXVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742000533714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV525 BOXVGA.vhd(52) " "Verilog HDL or VHDL warning at BOXVGA.vhd(52): object \"OV525\" assigned a value but never read" {  } { { "BOXVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742000533782 "|BOXVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREC DIVFREC:I0 " "Elaborating entity \"DIVFREC\" for hierarchy \"DIVFREC:I0\"" {  } { { "BOXVGA.vhd" "I0" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000533784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador800Mod Contador800Mod:I1 " "Elaborating entity \"Contador800Mod\" for hierarchy \"Contador800Mod:I1\"" {  } { { "BOXVGA.vhd" "I1" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000533805 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q Contador800Mod.vhd(35) " "VHDL Process Statement warning at Contador800Mod.vhd(35): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RetoFinal/Contador800Mod/Contador800Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000533829 "|BOXVGA|Contador800Mod:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma10Uno Contador800Mod:I1\|Suma10Uno:I0 " "Elaborating entity \"Suma10Uno\" for hierarchy \"Contador800Mod:I1\|Suma10Uno:I0\"" {  } { { "../../RetoFinal/Contador800Mod/Contador800Mod.vhd" "I0" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000533829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA Contador800Mod:I1\|Suma10Uno:I0\|HA:HA0 " "Elaborating entity \"HA\" for hierarchy \"Contador800Mod:I1\|Suma10Uno:I0\|HA:HA0\"" {  } { { "../../RetoFinal/Suma10Uno/Suma10Uno.vhd" "HA0" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Suma10Uno/Suma10Uno.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000533856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador525Mod Contador525Mod:I2 " "Elaborating entity \"Contador525Mod\" for hierarchy \"Contador525Mod:I2\"" {  } { { "BOXVGA.vhd" "I2" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000533905 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q Contador525Mod.vhd(34) " "VHDL Process Statement warning at Contador525Mod.vhd(34): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RetoFinal/Contador525Mod/Contador525Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000533938 "|BOXVGA|Contador525Mod:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma10_525Uno Contador525Mod:I2\|Suma10_525Uno:I0 " "Elaborating entity \"Suma10_525Uno\" for hierarchy \"Contador525Mod:I2\|Suma10_525Uno:I0\"" {  } { { "../../RetoFinal/Contador525Mod/Contador525Mod.vhd" "I0" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000533938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YSINCVGA YSINCVGA:I3 " "Elaborating entity \"YSINCVGA\" for hierarchy \"YSINCVGA:I3\"" {  } { { "BOXVGA.vhd" "I3" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000533988 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "YSTATE YSINCVGA.vhd(66) " "VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable \"YSTATE\", which holds its previous value in one or more paths through the process" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1742000534022 "|BOXVGA|YSINCVGA:I3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VSINC YSINCVGA.vhd(66) " "VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable \"VSINC\", which holds its previous value in one or more paths through the process" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1742000534022 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VSINC YSINCVGA.vhd(66) " "Inferred latch for \"VSINC\" at YSINCVGA.vhd(66)" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534022 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YSTATE\[0\] YSINCVGA.vhd(66) " "Inferred latch for \"YSTATE\[0\]\" at YSINCVGA.vhd(66)" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534022 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YSTATE\[1\] YSINCVGA.vhd(66) " "Inferred latch for \"YSTATE\[1\]\" at YSINCVGA.vhd(66)" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534022 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XSINCVGABOX XSINCVGABOX:I4 " "Elaborating entity \"XSINCVGABOX\" for hierarchy \"XSINCVGABOX:I4\"" {  } { { "BOXVGA.vhd" "I4" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000534022 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VELOCIDAD XSINCVGABOX.vhd(44) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(44): used explicit default value for signal \"VELOCIDAD\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_VIDA1 XSINCVGABOX.vhd(51) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(51): used explicit default value for signal \"X_VIDA1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_VIDA XSINCVGABOX.vhd(52) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(52): used explicit default value for signal \"Y_VIDA\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_VIDA2 XSINCVGABOX.vhd(53) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(53): used explicit default value for signal \"X_VIDA2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_CENTRO2 XSINCVGABOX.vhd(55) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(55): used explicit default value for signal \"X_CENTRO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POSY2 XSINCVGABOX.vhd(56) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(56): used explicit default value for signal \"POSY2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALTURA2 XSINCVGABOX.vhd(57) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(57): used explicit default value for signal \"ALTURA2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LADO2 XSINCVGABOX.vhd(58) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(58): used explicit default value for signal \"LADO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_CENTROP2 XSINCVGABOX.vhd(61) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(61): used explicit default value for signal \"X_CENTROP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POSYP2 XSINCVGABOX.vhd(62) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(62): used explicit default value for signal \"POSYP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALTURAP2 XSINCVGABOX.vhd(63) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(63): used explicit default value for signal \"ALTURAP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LADOP2 XSINCVGABOX.vhd(64) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(64): used explicit default value for signal \"LADOP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POSYE XSINCVGABOX.vhd(68) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(68): used explicit default value for signal \"POSYE\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALTURAE XSINCVGABOX.vhd(69) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(69): used explicit default value for signal \"ALTURAE\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LADOE XSINCVGABOX.vhd(70) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(70): used explicit default value for signal \"LADOE\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GRAVBALA XSINCVGABOX.vhd(79) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(79): used explicit default value for signal \"GRAVBALA\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_ARO1 XSINCVGABOX.vhd(83) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(83): used explicit default value for signal \"X_ARO1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_ARO1 XSINCVGABOX.vhd(84) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(84): used explicit default value for signal \"Y_ARO1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RADARO1 XSINCVGABOX.vhd(87) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(87): used explicit default value for signal \"RADARO1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_ARO2 XSINCVGABOX.vhd(89) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(89): used explicit default value for signal \"X_ARO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_ARO2 XSINCVGABOX.vhd(90) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(90): used explicit default value for signal \"Y_ARO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RADARO2 XSINCVGABOX.vhd(92) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(92): used explicit default value for signal \"RADARO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_ARO3 XSINCVGABOX.vhd(95) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(95): used explicit default value for signal \"X_ARO3\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_ARO3 XSINCVGABOX.vhd(96) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(96): used explicit default value for signal \"Y_ARO3\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RADARO3 XSINCVGABOX.vhd(98) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(98): used explicit default value for signal \"RADARO3\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "REXT XSINCVGABOX.vhd(100) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(100): used explicit default value for signal \"REXT\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RINT XSINCVGABOX.vhd(101) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(101): used explicit default value for signal \"RINT\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(179) " "VHDL Process Statement warning at XSINCVGABOX.vhd(179): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(208) " "VHDL Process Statement warning at XSINCVGABOX.vhd(208): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDAS XSINCVGABOX.vhd(208) " "VHDL Process Statement warning at XSINCVGABOX.vhd(208): signal \"VIDAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "linea_actual XSINCVGABOX.vhd(212) " "VHDL Process Statement warning at XSINCVGABOX.vhd(212): signal \"linea_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "linea_actual XSINCVGABOX.vhd(248) " "VHDL Process Statement warning at XSINCVGABOX.vhd(248): signal \"linea_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_FONDO XSINCVGABOX.vhd(176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable \"R_FONDO\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_FONDO XSINCVGABOX.vhd(176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable \"G_FONDO\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_FONDO XSINCVGABOX.vhd(176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable \"B_FONDO\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VSINC XSINCVGABOX.vhd(310) " "VHDL Process Statement warning at XSINCVGABOX.vhd(310): signal \"VSINC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VELENEMY XSINCVGABOX.vhd(290) " "VHDL Process Statement warning at XSINCVGABOX.vhd(290): inferring latch(es) for signal or variable \"VELENEMY\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 290 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(475) " "VHDL Process Statement warning at XSINCVGABOX.vhd(475): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JUMPING XSINCVGABOX.vhd(475) " "VHDL Process Statement warning at XSINCVGABOX.vhd(475): signal \"JUMPING\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(475) " "VHDL Process Statement warning at XSINCVGABOX.vhd(475): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(477) " "VHDL Process Statement warning at XSINCVGABOX.vhd(477): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(478) " "VHDL Process Statement warning at XSINCVGABOX.vhd(478): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(479) " "VHDL Process Statement warning at XSINCVGABOX.vhd(479): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(480) " "VHDL Process Statement warning at XSINCVGABOX.vhd(480): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(482) " "VHDL Process Statement warning at XSINCVGABOX.vhd(482): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(483) " "VHDL Process Statement warning at XSINCVGABOX.vhd(483): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(484) " "VHDL Process Statement warning at XSINCVGABOX.vhd(484): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(485) " "VHDL Process Statement warning at XSINCVGABOX.vhd(485): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(487) " "VHDL Process Statement warning at XSINCVGABOX.vhd(487): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(488) " "VHDL Process Statement warning at XSINCVGABOX.vhd(488): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(489) " "VHDL Process Statement warning at XSINCVGABOX.vhd(489): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(490) " "VHDL Process Statement warning at XSINCVGABOX.vhd(490): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(492) " "VHDL Process Statement warning at XSINCVGABOX.vhd(492): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(493) " "VHDL Process Statement warning at XSINCVGABOX.vhd(493): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(494) " "VHDL Process Statement warning at XSINCVGABOX.vhd(494): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(495) " "VHDL Process Statement warning at XSINCVGABOX.vhd(495): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(497) " "VHDL Process Statement warning at XSINCVGABOX.vhd(497): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(498) " "VHDL Process Statement warning at XSINCVGABOX.vhd(498): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(499) " "VHDL Process Statement warning at XSINCVGABOX.vhd(499): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(500) " "VHDL Process Statement warning at XSINCVGABOX.vhd(500): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(502) " "VHDL Process Statement warning at XSINCVGABOX.vhd(502): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(503) " "VHDL Process Statement warning at XSINCVGABOX.vhd(503): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(504) " "VHDL Process Statement warning at XSINCVGABOX.vhd(504): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(505) " "VHDL Process Statement warning at XSINCVGABOX.vhd(505): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(507) " "VHDL Process Statement warning at XSINCVGABOX.vhd(507): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(508) " "VHDL Process Statement warning at XSINCVGABOX.vhd(508): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(509) " "VHDL Process Statement warning at XSINCVGABOX.vhd(509): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(510) " "VHDL Process Statement warning at XSINCVGABOX.vhd(510): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(513) " "VHDL Process Statement warning at XSINCVGABOX.vhd(513): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(517) " "VHDL Process Statement warning at XSINCVGABOX.vhd(517): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(528) " "VHDL Process Statement warning at XSINCVGABOX.vhd(528): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JUMPING XSINCVGABOX.vhd(528) " "VHDL Process Statement warning at XSINCVGABOX.vhd(528): signal \"JUMPING\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(528) " "VHDL Process Statement warning at XSINCVGABOX.vhd(528): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(533) " "VHDL Process Statement warning at XSINCVGABOX.vhd(533): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(534) " "VHDL Process Statement warning at XSINCVGABOX.vhd(534): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(535) " "VHDL Process Statement warning at XSINCVGABOX.vhd(535): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(536) " "VHDL Process Statement warning at XSINCVGABOX.vhd(536): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(538) " "VHDL Process Statement warning at XSINCVGABOX.vhd(538): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(539) " "VHDL Process Statement warning at XSINCVGABOX.vhd(539): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(540) " "VHDL Process Statement warning at XSINCVGABOX.vhd(540): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(541) " "VHDL Process Statement warning at XSINCVGABOX.vhd(541): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(543) " "VHDL Process Statement warning at XSINCVGABOX.vhd(543): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(544) " "VHDL Process Statement warning at XSINCVGABOX.vhd(544): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(545) " "VHDL Process Statement warning at XSINCVGABOX.vhd(545): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(546) " "VHDL Process Statement warning at XSINCVGABOX.vhd(546): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(548) " "VHDL Process Statement warning at XSINCVGABOX.vhd(548): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(549) " "VHDL Process Statement warning at XSINCVGABOX.vhd(549): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(550) " "VHDL Process Statement warning at XSINCVGABOX.vhd(550): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(551) " "VHDL Process Statement warning at XSINCVGABOX.vhd(551): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(553) " "VHDL Process Statement warning at XSINCVGABOX.vhd(553): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(554) " "VHDL Process Statement warning at XSINCVGABOX.vhd(554): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(555) " "VHDL Process Statement warning at XSINCVGABOX.vhd(555): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(556) " "VHDL Process Statement warning at XSINCVGABOX.vhd(556): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(559) " "VHDL Process Statement warning at XSINCVGABOX.vhd(559): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(560) " "VHDL Process Statement warning at XSINCVGABOX.vhd(560): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(561) " "VHDL Process Statement warning at XSINCVGABOX.vhd(561): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(562) " "VHDL Process Statement warning at XSINCVGABOX.vhd(562): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(564) " "VHDL Process Statement warning at XSINCVGABOX.vhd(564): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(565) " "VHDL Process Statement warning at XSINCVGABOX.vhd(565): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(566) " "VHDL Process Statement warning at XSINCVGABOX.vhd(566): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(567) " "VHDL Process Statement warning at XSINCVGABOX.vhd(567): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(569) " "VHDL Process Statement warning at XSINCVGABOX.vhd(569): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(570) " "VHDL Process Statement warning at XSINCVGABOX.vhd(570): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(571) " "VHDL Process Statement warning at XSINCVGABOX.vhd(571): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(572) " "VHDL Process Statement warning at XSINCVGABOX.vhd(572): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(575) " "VHDL Process Statement warning at XSINCVGABOX.vhd(575): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(576) " "VHDL Process Statement warning at XSINCVGABOX.vhd(576): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(577) " "VHDL Process Statement warning at XSINCVGABOX.vhd(577): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(578) " "VHDL Process Statement warning at XSINCVGABOX.vhd(578): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(580) " "VHDL Process Statement warning at XSINCVGABOX.vhd(580): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(581) " "VHDL Process Statement warning at XSINCVGABOX.vhd(581): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(582) " "VHDL Process Statement warning at XSINCVGABOX.vhd(582): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(583) " "VHDL Process Statement warning at XSINCVGABOX.vhd(583): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(585) " "VHDL Process Statement warning at XSINCVGABOX.vhd(585): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(586) " "VHDL Process Statement warning at XSINCVGABOX.vhd(586): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(587) " "VHDL Process Statement warning at XSINCVGABOX.vhd(587): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(588) " "VHDL Process Statement warning at XSINCVGABOX.vhd(588): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(594) " "VHDL Process Statement warning at XSINCVGABOX.vhd(594): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(595) " "VHDL Process Statement warning at XSINCVGABOX.vhd(595): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(596) " "VHDL Process Statement warning at XSINCVGABOX.vhd(596): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(597) " "VHDL Process Statement warning at XSINCVGABOX.vhd(597): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(600) " "VHDL Process Statement warning at XSINCVGABOX.vhd(600): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(601) " "VHDL Process Statement warning at XSINCVGABOX.vhd(601): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 601 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(602) " "VHDL Process Statement warning at XSINCVGABOX.vhd(602): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(603) " "VHDL Process Statement warning at XSINCVGABOX.vhd(603): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(605) " "VHDL Process Statement warning at XSINCVGABOX.vhd(605): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(606) " "VHDL Process Statement warning at XSINCVGABOX.vhd(606): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(607) " "VHDL Process Statement warning at XSINCVGABOX.vhd(607): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(608) " "VHDL Process Statement warning at XSINCVGABOX.vhd(608): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(610) " "VHDL Process Statement warning at XSINCVGABOX.vhd(610): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534072 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(611) " "VHDL Process Statement warning at XSINCVGABOX.vhd(611): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(612) " "VHDL Process Statement warning at XSINCVGABOX.vhd(612): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(613) " "VHDL Process Statement warning at XSINCVGABOX.vhd(613): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(617) " "VHDL Process Statement warning at XSINCVGABOX.vhd(617): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(618) " "VHDL Process Statement warning at XSINCVGABOX.vhd(618): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(619) " "VHDL Process Statement warning at XSINCVGABOX.vhd(619): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(620) " "VHDL Process Statement warning at XSINCVGABOX.vhd(620): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(622) " "VHDL Process Statement warning at XSINCVGABOX.vhd(622): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(623) " "VHDL Process Statement warning at XSINCVGABOX.vhd(623): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(624) " "VHDL Process Statement warning at XSINCVGABOX.vhd(624): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(625) " "VHDL Process Statement warning at XSINCVGABOX.vhd(625): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(627) " "VHDL Process Statement warning at XSINCVGABOX.vhd(627): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(628) " "VHDL Process Statement warning at XSINCVGABOX.vhd(628): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(629) " "VHDL Process Statement warning at XSINCVGABOX.vhd(629): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(630) " "VHDL Process Statement warning at XSINCVGABOX.vhd(630): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(632) " "VHDL Process Statement warning at XSINCVGABOX.vhd(632): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(633) " "VHDL Process Statement warning at XSINCVGABOX.vhd(633): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(634) " "VHDL Process Statement warning at XSINCVGABOX.vhd(634): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(635) " "VHDL Process Statement warning at XSINCVGABOX.vhd(635): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 635 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(638) " "VHDL Process Statement warning at XSINCVGABOX.vhd(638): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 638 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(639) " "VHDL Process Statement warning at XSINCVGABOX.vhd(639): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 639 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(640) " "VHDL Process Statement warning at XSINCVGABOX.vhd(640): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(641) " "VHDL Process Statement warning at XSINCVGABOX.vhd(641): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 641 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(643) " "VHDL Process Statement warning at XSINCVGABOX.vhd(643): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 643 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(644) " "VHDL Process Statement warning at XSINCVGABOX.vhd(644): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 644 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(645) " "VHDL Process Statement warning at XSINCVGABOX.vhd(645): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(646) " "VHDL Process Statement warning at XSINCVGABOX.vhd(646): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(648) " "VHDL Process Statement warning at XSINCVGABOX.vhd(648): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 648 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(649) " "VHDL Process Statement warning at XSINCVGABOX.vhd(649): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 649 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(650) " "VHDL Process Statement warning at XSINCVGABOX.vhd(650): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 650 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(651) " "VHDL Process Statement warning at XSINCVGABOX.vhd(651): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 651 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(666) " "VHDL Process Statement warning at XSINCVGABOX.vhd(666): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(667) " "VHDL Process Statement warning at XSINCVGABOX.vhd(667): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(668) " "VHDL Process Statement warning at XSINCVGABOX.vhd(668): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(669) " "VHDL Process Statement warning at XSINCVGABOX.vhd(669): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(671) " "VHDL Process Statement warning at XSINCVGABOX.vhd(671): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 671 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(675) " "VHDL Process Statement warning at XSINCVGABOX.vhd(675): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 675 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(688) " "VHDL Process Statement warning at XSINCVGABOX.vhd(688): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 688 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(689) " "VHDL Process Statement warning at XSINCVGABOX.vhd(689): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 689 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(690) " "VHDL Process Statement warning at XSINCVGABOX.vhd(690): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(691) " "VHDL Process Statement warning at XSINCVGABOX.vhd(691): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 691 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(693) " "VHDL Process Statement warning at XSINCVGABOX.vhd(693): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 693 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(697) " "VHDL Process Statement warning at XSINCVGABOX.vhd(697): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(711) " "VHDL Process Statement warning at XSINCVGABOX.vhd(711): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 711 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(712) " "VHDL Process Statement warning at XSINCVGABOX.vhd(712): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(713) " "VHDL Process Statement warning at XSINCVGABOX.vhd(713): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(714) " "VHDL Process Statement warning at XSINCVGABOX.vhd(714): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 714 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(721) " "VHDL Process Statement warning at XSINCVGABOX.vhd(721): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(722) " "VHDL Process Statement warning at XSINCVGABOX.vhd(722): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 722 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(723) " "VHDL Process Statement warning at XSINCVGABOX.vhd(723): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(724) " "VHDL Process Statement warning at XSINCVGABOX.vhd(724): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 724 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(732) " "VHDL Process Statement warning at XSINCVGABOX.vhd(732): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 732 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(733) " "VHDL Process Statement warning at XSINCVGABOX.vhd(733): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(734) " "VHDL Process Statement warning at XSINCVGABOX.vhd(734): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(735) " "VHDL Process Statement warning at XSINCVGABOX.vhd(735): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 735 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(742) " "VHDL Process Statement warning at XSINCVGABOX.vhd(742): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(743) " "VHDL Process Statement warning at XSINCVGABOX.vhd(743): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(744) " "VHDL Process Statement warning at XSINCVGABOX.vhd(744): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(745) " "VHDL Process Statement warning at XSINCVGABOX.vhd(745): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(753) " "VHDL Process Statement warning at XSINCVGABOX.vhd(753): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 753 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(754) " "VHDL Process Statement warning at XSINCVGABOX.vhd(754): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(755) " "VHDL Process Statement warning at XSINCVGABOX.vhd(755): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(756) " "VHDL Process Statement warning at XSINCVGABOX.vhd(756): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 756 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(763) " "VHDL Process Statement warning at XSINCVGABOX.vhd(763): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(764) " "VHDL Process Statement warning at XSINCVGABOX.vhd(764): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 764 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(765) " "VHDL Process Statement warning at XSINCVGABOX.vhd(765): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 765 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(766) " "VHDL Process Statement warning at XSINCVGABOX.vhd(766): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(773) " "VHDL Process Statement warning at XSINCVGABOX.vhd(773): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(774) " "VHDL Process Statement warning at XSINCVGABOX.vhd(774): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(775) " "VHDL Process Statement warning at XSINCVGABOX.vhd(775): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 775 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(776) " "VHDL Process Statement warning at XSINCVGABOX.vhd(776): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 776 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(786) " "VHDL Process Statement warning at XSINCVGABOX.vhd(786): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(787) " "VHDL Process Statement warning at XSINCVGABOX.vhd(787): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(788) " "VHDL Process Statement warning at XSINCVGABOX.vhd(788): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(789) " "VHDL Process Statement warning at XSINCVGABOX.vhd(789): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(791) " "VHDL Process Statement warning at XSINCVGABOX.vhd(791): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(795) " "VHDL Process Statement warning at XSINCVGABOX.vhd(795): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(806) " "VHDL Process Statement warning at XSINCVGABOX.vhd(806): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 806 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(807) " "VHDL Process Statement warning at XSINCVGABOX.vhd(807): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 807 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(808) " "VHDL Process Statement warning at XSINCVGABOX.vhd(808): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(809) " "VHDL Process Statement warning at XSINCVGABOX.vhd(809): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(811) " "VHDL Process Statement warning at XSINCVGABOX.vhd(811): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(822) " "VHDL Process Statement warning at XSINCVGABOX.vhd(822): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 822 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(823) " "VHDL Process Statement warning at XSINCVGABOX.vhd(823): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 823 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(824) " "VHDL Process Statement warning at XSINCVGABOX.vhd(824): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 824 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(825) " "VHDL Process Statement warning at XSINCVGABOX.vhd(825): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 825 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(828) " "VHDL Process Statement warning at XSINCVGABOX.vhd(828): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(832) " "VHDL Process Statement warning at XSINCVGABOX.vhd(832): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 832 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(847) " "VHDL Process Statement warning at XSINCVGABOX.vhd(847): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(848) " "VHDL Process Statement warning at XSINCVGABOX.vhd(848): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 848 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(849) " "VHDL Process Statement warning at XSINCVGABOX.vhd(849): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 849 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(850) " "VHDL Process Statement warning at XSINCVGABOX.vhd(850): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(852) " "VHDL Process Statement warning at XSINCVGABOX.vhd(852): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 852 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(863) " "VHDL Process Statement warning at XSINCVGABOX.vhd(863): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(864) " "VHDL Process Statement warning at XSINCVGABOX.vhd(864): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(865) " "VHDL Process Statement warning at XSINCVGABOX.vhd(865): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 865 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(866) " "VHDL Process Statement warning at XSINCVGABOX.vhd(866): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(868) " "VHDL Process Statement warning at XSINCVGABOX.vhd(868): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 868 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(879) " "VHDL Process Statement warning at XSINCVGABOX.vhd(879): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 879 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(880) " "VHDL Process Statement warning at XSINCVGABOX.vhd(880): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 880 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(881) " "VHDL Process Statement warning at XSINCVGABOX.vhd(881): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 881 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(882) " "VHDL Process Statement warning at XSINCVGABOX.vhd(882): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 882 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(884) " "VHDL Process Statement warning at XSINCVGABOX.vhd(884): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 884 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(898) " "VHDL Process Statement warning at XSINCVGABOX.vhd(898): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 898 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(899) " "VHDL Process Statement warning at XSINCVGABOX.vhd(899): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 899 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(900) " "VHDL Process Statement warning at XSINCVGABOX.vhd(900): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 900 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(901) " "VHDL Process Statement warning at XSINCVGABOX.vhd(901): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 901 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(903) " "VHDL Process Statement warning at XSINCVGABOX.vhd(903): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 903 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(907) " "VHDL Process Statement warning at XSINCVGABOX.vhd(907): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 907 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(919) " "VHDL Process Statement warning at XSINCVGABOX.vhd(919): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(920) " "VHDL Process Statement warning at XSINCVGABOX.vhd(920): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(921) " "VHDL Process Statement warning at XSINCVGABOX.vhd(921): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 921 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(922) " "VHDL Process Statement warning at XSINCVGABOX.vhd(922): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 922 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(924) " "VHDL Process Statement warning at XSINCVGABOX.vhd(924): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 924 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(928) " "VHDL Process Statement warning at XSINCVGABOX.vhd(928): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 928 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(940) " "VHDL Process Statement warning at XSINCVGABOX.vhd(940): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 940 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(941) " "VHDL Process Statement warning at XSINCVGABOX.vhd(941): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 941 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(942) " "VHDL Process Statement warning at XSINCVGABOX.vhd(942): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 942 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(943) " "VHDL Process Statement warning at XSINCVGABOX.vhd(943): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 943 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(944) " "VHDL Process Statement warning at XSINCVGABOX.vhd(944): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 944 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(956) " "VHDL Process Statement warning at XSINCVGABOX.vhd(956): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 956 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(957) " "VHDL Process Statement warning at XSINCVGABOX.vhd(957): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 957 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(958) " "VHDL Process Statement warning at XSINCVGABOX.vhd(958): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 958 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(959) " "VHDL Process Statement warning at XSINCVGABOX.vhd(959): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 959 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(961) " "VHDL Process Statement warning at XSINCVGABOX.vhd(961): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 961 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(965) " "VHDL Process Statement warning at XSINCVGABOX.vhd(965): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 965 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(977) " "VHDL Process Statement warning at XSINCVGABOX.vhd(977): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 977 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(978) " "VHDL Process Statement warning at XSINCVGABOX.vhd(978): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 978 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(979) " "VHDL Process Statement warning at XSINCVGABOX.vhd(979): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 979 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(980) " "VHDL Process Statement warning at XSINCVGABOX.vhd(980): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 980 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(982) " "VHDL Process Statement warning at XSINCVGABOX.vhd(982): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 982 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(986) " "VHDL Process Statement warning at XSINCVGABOX.vhd(986): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 986 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(999) " "VHDL Process Statement warning at XSINCVGABOX.vhd(999): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 999 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1000) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1000): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1000 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1001) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1001): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1001 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1002) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1002): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1002 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1004) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1004): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1004 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1008) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1008): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1008 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1028) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1028): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1028 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1029) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1029): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1029 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1030) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1030): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1030 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1031) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1031): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1031 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1033) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1033): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1033 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1037) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1037): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1037 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1048) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1048): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1048 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1049) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1049): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1049 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1050) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1050): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1050 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1051) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1051): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1051 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1053) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1053): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1053 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1064) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1064): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1064 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1065) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1065): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1065 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1066) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1066): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1066 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1067) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1067): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1067 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1069) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1069): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1069 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1073) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1073): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1073 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1086) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1086): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1086 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1087) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1087): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1087 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1088) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1088): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1088 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1089) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1089): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1089 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534080 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1092) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1092): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1092 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534088 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1096) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1096): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1096 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534088 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1107) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1107): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534088 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1108) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1108): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534088 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1109) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1109): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534088 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1110) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1110): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534088 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1113) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1113): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534088 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1133) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1133): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534088 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1134) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1134): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534088 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1135) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1135): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1136) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1136): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1144) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1144): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1145) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1145): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1146) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1146): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1147) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1147): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1155) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1155): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1156) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1156): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1157) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1157): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1158) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1158): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1166) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1166): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1167) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1167): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1168) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1168): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1169) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1169): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1185) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1185): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1186) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1186): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1187) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1187): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1188) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1188): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1191) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1191): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1192) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1192): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1193) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1193): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1194) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1194): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1196) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1196): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1197) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1197): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1198) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1198): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1199) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1199): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1208) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1208): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1209) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1209): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1210) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1210): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1211) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1211): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1213) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1213): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1217) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1217): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1228) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1228): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1229) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1229): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1230) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1230): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1231) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1231): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1233) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1233): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1244) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1244): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1245) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1245): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1246) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1246): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1247) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1247): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1250) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1250): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1254) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1254): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1266) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1266): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1267) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1267): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1268) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1268): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1269) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1269): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1271) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1271): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1275) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1275): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1288) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1288): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1289) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1289): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1290) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1290): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1291) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1291): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1293) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1293): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1308) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1308): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1309) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1309): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1310) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1310): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1311) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1311): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1313) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1313): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1314) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1314): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1315) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1315): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1316) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1316): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1318) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1318): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1319) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1319): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1320) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1320): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1321) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1321): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1323) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1323): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1324) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1324): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1325) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1325): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1326) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1326): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1328) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1328): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1329) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1329): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1330) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1330): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1331) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1331): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1333) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1333): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1334) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1334): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1335) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1335): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1336) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1336): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1339) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1339): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1340) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1340): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1341) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1341): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1342) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1342): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1350) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1350): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1351) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1351): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1352) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1352): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1353) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1353): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1356) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1356): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1357) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1357): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1358) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1358): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1359) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1359): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1361) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1361): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1372) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1372): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1373) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1373): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1374) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1374): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1375) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1375): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1378) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1378): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1379) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1379): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1380) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1380): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1381) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1381): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1384) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1384): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1385) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1385): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1386) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1386): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1387) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1387): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1391) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1391): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1392) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1392): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1393) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1393): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1394) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1394): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1396) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1396): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1413) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1413): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY2 XSINCVGABOX.vhd(1414) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1414): signal \"POSY2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTURA2 XSINCVGABOX.vhd(1414) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1414): signal \"ALTURA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO2 XSINCVGABOX.vhd(1415) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1415): signal \"X_CENTRO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LADO2 XSINCVGABOX.vhd(1415) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1415): signal \"LADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1433) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1433): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYP2 XSINCVGABOX.vhd(1434) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1434): signal \"POSYP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTURAP2 XSINCVGABOX.vhd(1434) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1434): signal \"ALTURAP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROP2 XSINCVGABOX.vhd(1435) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1435): signal \"X_CENTROP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LADOP2 XSINCVGABOX.vhd(1435) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1435): signal \"LADOP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDAS XSINCVGABOX.vhd(1453) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1453): signal \"VIDAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1453) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1453): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1458) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1458): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1459) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1459): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1463) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1463): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1464) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1464): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1468) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1468): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1469) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1469): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1473) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1473): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1474) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1474): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1478) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1478): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1479) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1479): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1483) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1483): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1484) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1484): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1488) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1488): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534089 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1489) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1489): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1493) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1493): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1494) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1494): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1498) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1498): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1499) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1499): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1504) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1504): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1505) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1505): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1509) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1509): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1510) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1510): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1514) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1514): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1515) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1515): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1519) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1519): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534096 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1520) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1520): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534097 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1528) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1528): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534097 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1529) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1529): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1533) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1533): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1534) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1534): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1538) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1538): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1539) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1539): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1543) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1543): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1544) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1544): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1548) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1548): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1549) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1549): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1553) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1553): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1554) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1554): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1558) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1558): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1559) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1559): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1563) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1563): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1564) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1564): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1569) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1569): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1570) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1570): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1574) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1574): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1575) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1575): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1579) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1579): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1580) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1580): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1584) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1584): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1585) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1585): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1589) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1589): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1590) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1590): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1594) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1594): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1595) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1595): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1600) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1600): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1601) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1601): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1601 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1616) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1616): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1616 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1617) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1617): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1621) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1621): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1621 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1622) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1622): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1626) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1626): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1626 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1627) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1627): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1631) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1631): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1632) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1632): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1636) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1636): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1636 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1637) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1637): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1637 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1641) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1641): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1641 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1642) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1642): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1642 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1646) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1646): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1647) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1647): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1647 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1664) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1664): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1665) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1665): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1665 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1669) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1669): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1670) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1670): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1689) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1689): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1689 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1690) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1690): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1694) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1694): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1694 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1695) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1695): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1695 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1699) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1699): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1699 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1700) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1700): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1700 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1704) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1704): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1704 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1705) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1705): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1705 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1709) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1709): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1709 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1710) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1710): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1710 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1716) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1716): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1716 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1717) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1717): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1721) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1721): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1722) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1722): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1722 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1726) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1726): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1726 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1727) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1727): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1727 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1731) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1731): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1731 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1732) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1732): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1732 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1736) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1736): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1737) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1737): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1752) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1752): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1753) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1753): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1753 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1765) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1765): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1765 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1766) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1766): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1770) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1770): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1770 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1771) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1771): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1775) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1775): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1775 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1776) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1776): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1776 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1780) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1780): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1780 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1781) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1781): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1781 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1785) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1785): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1786) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1786): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1790) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1790): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1791) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1791): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1803) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1803): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1804) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1804): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1804 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1808) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1808): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1809) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1809): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1828) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1828): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1829) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1829): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1829 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1833) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1833): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1833 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1834) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1834): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1838) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1838): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1839) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1839): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1843) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1843): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1844) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1844): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1844 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1848) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1848): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1848 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1849) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1849): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1849 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1853) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1853): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1853 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1854) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1854): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1869) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1869): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1869 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1870) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1870): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1870 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1874) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1874): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1874 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1875) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1875): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1875 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALA_ON XSINCVGABOX.vhd(1898) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1898): signal \"BALA_ON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1898 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDAS XSINCVGABOX.vhd(1898) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1898): signal \"VIDAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1898 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1898) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1898): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1898 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1900) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1900): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1900 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1901) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1901): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1901 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1902) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1902): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1903) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1903): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1903 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1906) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1906): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1906 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1907) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1907): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1907 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1908) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1908): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1908 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1909) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1909): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1909 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO1 XSINCVGABOX.vhd(1939) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1939): signal \"X_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1939 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO1 XSINCVGABOX.vhd(1940) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1940): signal \"Y_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1940 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO1DIF XSINCVGABOX.vhd(1943) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1943): signal \"X_ARO1DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1943 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO1DIF XSINCVGABOX.vhd(1943) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1943): signal \"Y_ARO1DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1943 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIS_A1 XSINCVGABOX.vhd(1945) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1945): signal \"VIS_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1945 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1945) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1945): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1945 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534098 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A1 XSINCVGABOX.vhd(1946) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1946): signal \"DIST_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1946 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1946) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1946): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1946 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A1 XSINCVGABOX.vhd(1952) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1952): signal \"DIST_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1952) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1952): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1952) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1952): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A1 XSINCVGABOX.vhd(1958) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1958): signal \"DIST_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1958 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1958) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1958): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1958 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO2 XSINCVGABOX.vhd(1978) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1978): signal \"X_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1978 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO2 XSINCVGABOX.vhd(1979) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1979): signal \"Y_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1979 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO2DIF XSINCVGABOX.vhd(1982) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1982): signal \"X_ARO2DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1982 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO2DIF XSINCVGABOX.vhd(1982) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1982): signal \"Y_ARO2DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1982 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIS_A2 XSINCVGABOX.vhd(1984) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1984): signal \"VIS_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1984 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1984) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1984): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1984 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A2 XSINCVGABOX.vhd(1985) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1985): signal \"DIST_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1985 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1985) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1985): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1985 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A2 XSINCVGABOX.vhd(1991) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1991): signal \"DIST_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1991 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1991) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1991): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1991 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1991) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1991): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1991 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534105 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A2 XSINCVGABOX.vhd(1997) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1997): signal \"DIST_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1997 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1997) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1997): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1997 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO3 XSINCVGABOX.vhd(2017) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2017): signal \"X_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2017 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO3 XSINCVGABOX.vhd(2018) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2018): signal \"Y_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2018 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO3DIF XSINCVGABOX.vhd(2021) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2021): signal \"X_ARO3DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2021 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO3DIF XSINCVGABOX.vhd(2021) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2021): signal \"Y_ARO3DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2021 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIS_A3 XSINCVGABOX.vhd(2023) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2023): signal \"VIS_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2023 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(2023) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2023): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2023 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A3 XSINCVGABOX.vhd(2024) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2024): signal \"DIST_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2024 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(2024) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2024): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2024 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A3 XSINCVGABOX.vhd(2030) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2030): signal \"DIST_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2030 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(2030) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2030): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2030 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(2030) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2030): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2030 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A3 XSINCVGABOX.vhd(2036) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2036): signal \"DIST_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(2036) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2036): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(2055) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2055): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2055 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(2055) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2055): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2055 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_VIDA XSINCVGABOX.vhd(2056) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2056): signal \"Y_VIDA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2056 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_VIDA1 XSINCVGABOX.vhd(2057) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2057): signal \"X_VIDA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2057 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(2075) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2075): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2075 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(2075) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2075): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2075 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_VIDA XSINCVGABOX.vhd(2076) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2076): signal \"Y_VIDA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2076 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_VIDA2 XSINCVGABOX.vhd(2077) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2077): signal \"X_VIDA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2077 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V1 XSINCVGABOX.vhd(2100) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2100): signal \"R_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V1 XSINCVGABOX.vhd(2100) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2100): signal \"G_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V1 XSINCVGABOX.vhd(2100) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2100): signal \"B_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V1 XSINCVGABOX.vhd(2101) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2101): signal \"R_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V1 XSINCVGABOX.vhd(2102) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2102): signal \"G_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V1 XSINCVGABOX.vhd(2103) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2103): signal \"B_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V2 XSINCVGABOX.vhd(2104) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2104): signal \"R_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V2 XSINCVGABOX.vhd(2104) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2104): signal \"G_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V2 XSINCVGABOX.vhd(2104) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2104): signal \"B_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V2 XSINCVGABOX.vhd(2105) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2105): signal \"R_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V2 XSINCVGABOX.vhd(2106) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2106): signal \"G_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V2 XSINCVGABOX.vhd(2107) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2107): signal \"B_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ENEMY XSINCVGABOX.vhd(2109) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2109): signal \"R_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ENEMY XSINCVGABOX.vhd(2109) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2109): signal \"G_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ENEMY XSINCVGABOX.vhd(2109) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2109): signal \"B_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ENEMY XSINCVGABOX.vhd(2110) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2110): signal \"R_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ENEMY XSINCVGABOX.vhd(2111) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2111): signal \"G_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ENEMY XSINCVGABOX.vhd(2112) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2112): signal \"B_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_BALA XSINCVGABOX.vhd(2114) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2114): signal \"R_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_BALA XSINCVGABOX.vhd(2114) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2114): signal \"G_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_BALA XSINCVGABOX.vhd(2114) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2114): signal \"B_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_BALA XSINCVGABOX.vhd(2115) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2115): signal \"R_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_BALA XSINCVGABOX.vhd(2116) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2116): signal \"G_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_BALA XSINCVGABOX.vhd(2117) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2117): signal \"B_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO1 XSINCVGABOX.vhd(2119) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2119): signal \"R_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO1 XSINCVGABOX.vhd(2119) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2119): signal \"G_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO1 XSINCVGABOX.vhd(2119) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2119): signal \"B_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO1 XSINCVGABOX.vhd(2120) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2120): signal \"R_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO1 XSINCVGABOX.vhd(2121) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2121): signal \"G_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO1 XSINCVGABOX.vhd(2122) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2122): signal \"B_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO2 XSINCVGABOX.vhd(2124) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2124): signal \"R_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO2 XSINCVGABOX.vhd(2124) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2124): signal \"G_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO2 XSINCVGABOX.vhd(2124) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2124): signal \"B_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO2 XSINCVGABOX.vhd(2125) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2125): signal \"R_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO2 XSINCVGABOX.vhd(2126) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2126): signal \"G_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO2 XSINCVGABOX.vhd(2127) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2127): signal \"B_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO3 XSINCVGABOX.vhd(2129) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2129): signal \"R_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO3 XSINCVGABOX.vhd(2129) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2129): signal \"G_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO3 XSINCVGABOX.vhd(2129) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2129): signal \"B_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO3 XSINCVGABOX.vhd(2130) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2130): signal \"R_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO3 XSINCVGABOX.vhd(2131) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2131): signal \"G_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO3 XSINCVGABOX.vhd(2132) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2132): signal \"B_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_CUADRADO2 XSINCVGABOX.vhd(2135) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2135): signal \"R_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CUADRADO2 XSINCVGABOX.vhd(2135) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2135): signal \"G_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_CUADRADO2 XSINCVGABOX.vhd(2135) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2135): signal \"B_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_CUADRADO2 XSINCVGABOX.vhd(2136) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2136): signal \"R_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CUADRADO2 XSINCVGABOX.vhd(2137) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2137): signal \"G_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_CUADRADO2 XSINCVGABOX.vhd(2138) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2138): signal \"B_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_PLAT2 XSINCVGABOX.vhd(2139) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2139): signal \"R_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_PLAT2 XSINCVGABOX.vhd(2139) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2139): signal \"G_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_PLAT2 XSINCVGABOX.vhd(2139) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2139): signal \"B_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_PLAT2 XSINCVGABOX.vhd(2140) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2140): signal \"R_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_PLAT2 XSINCVGABOX.vhd(2141) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2141): signal \"G_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_PLAT2 XSINCVGABOX.vhd(2142) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2142): signal \"B_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VELENEMY\[0\] XSINCVGABOX.vhd(290) " "Inferred latch for \"VELENEMY\[0\]\" at XSINCVGABOX.vhd(290)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[0\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[0\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[1\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[1\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[2\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[2\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[3\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[3\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[0\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[0\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[1\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[1\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[2\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[2\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[3\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[3\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[0\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[0\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[1\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[1\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[2\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[2\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[3\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[3\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000534106 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div0\"" {  } { { "XSINCVGABOX.vhd" "Div0" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 257 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div1\"" {  } { { "XSINCVGABOX.vhd" "Div1" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 257 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div2\"" {  } { { "XSINCVGABOX.vhd" "Div2" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div3\"" {  } { { "XSINCVGABOX.vhd" "Div3" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult4\"" {  } { { "XSINCVGABOX.vhd" "Mult4" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2021 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult5\"" {  } { { "XSINCVGABOX.vhd" "Mult5" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2021 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult2\"" {  } { { "XSINCVGABOX.vhd" "Mult2" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1982 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult3\"" {  } { { "XSINCVGABOX.vhd" "Mult3" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1982 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult0\"" {  } { { "XSINCVGABOX.vhd" "Mult0" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1943 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult1\"" {  } { { "XSINCVGABOX.vhd" "Mult1" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1943 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742000537474 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742000537474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XSINCVGABOX:I4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"XSINCVGABOX:I4\|lpm_divide:Div0\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 257 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000537766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XSINCVGABOX:I4\|lpm_divide:Div0 " "Instantiated megafunction \"XSINCVGABOX:I4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000537766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000537766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000537766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000537766 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 257 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742000537766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000537874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000537874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000537935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000537935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000537981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000537981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000538089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000538089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000538187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000538187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XSINCVGABOX:I4\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"XSINCVGABOX:I4\|lpm_divide:Div2\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 268 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000538312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XSINCVGABOX:I4\|lpm_divide:Div2 " "Instantiated megafunction \"XSINCVGABOX:I4\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538312 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 268 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742000538312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000538377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000538377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000538430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000538430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000538497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000538497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XSINCVGABOX:I4\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"XSINCVGABOX:I4\|lpm_mult:Mult4\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2021 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000538718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XSINCVGABOX:I4\|lpm_mult:Mult4 " "Instantiated megafunction \"XSINCVGABOX:I4\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000538718 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2021 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742000538718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742000538811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000538811 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "XSINCVGABOX:I4\|B_FONDO\[3\] XSINCVGABOX:I4\|B_FONDO\[2\] " "Duplicate LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[3\]\" merged with LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[2\]\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1742000539476 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1742000539476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[0\] " "Latch XSINCVGABOX:I4\|R_FONDO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[1\] " "Latch XSINCVGABOX:I4\|R_FONDO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[2\] " "Latch XSINCVGABOX:I4\|R_FONDO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[3\] " "Latch XSINCVGABOX:I4\|R_FONDO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contador525Mod:I2\|Q\[9\] " "Ports D and ENA on the latch are fed by the same signal Contador525Mod:I2\|Q\[9\]" {  } { { "../../RetoFinal/Contador525Mod/Contador525Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[0\] " "Latch XSINCVGABOX:I4\|G_FONDO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[1\] " "Latch XSINCVGABOX:I4\|G_FONDO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contador525Mod:I2\|Q\[9\] " "Ports D and ENA on the latch are fed by the same signal Contador525Mod:I2\|Q\[9\]" {  } { { "../../RetoFinal/Contador525Mod/Contador525Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[2\] " "Latch XSINCVGABOX:I4\|G_FONDO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[3\] " "Latch XSINCVGABOX:I4\|G_FONDO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|B_FONDO\[0\] " "Latch XSINCVGABOX:I4\|B_FONDO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|B_FONDO\[1\] " "Latch XSINCVGABOX:I4\|B_FONDO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|B_FONDO\[2\] " "Latch XSINCVGABOX:I4\|B_FONDO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contador525Mod:I2\|Q\[9\] " "Ports D and ENA on the latch are fed by the same signal Contador525Mod:I2\|Q\[9\]" {  } { { "../../RetoFinal/Contador525Mod/Contador525Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador525Mod/Contador525Mod.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742000539479 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742000539479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 99 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 93 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 86 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1742000539491 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1742000539491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742000542609 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[9\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[9\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[8\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[8\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[5\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[5\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[4\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[4\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[3\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[3\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|VIDAS\[4\] Low " "Register XSINCVGABOX:I4\|VIDAS\[4\] will power up to Low" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|VIDAS\[2\] High " "Register XSINCVGABOX:I4\|VIDAS\[2\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|VIDAS\[1\] Low " "Register XSINCVGABOX:I4\|VIDAS\[1\] will power up to Low" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|VIDAS\[0\] Low " "Register XSINCVGABOX:I4\|VIDAS\[0\] will power up to Low" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[31\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[31\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[30\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[30\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[29\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[29\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[28\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[28\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[27\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[27\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[26\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[26\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[25\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[25\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[24\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[24\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[23\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[23\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[22\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[22\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[21\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[21\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[20\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[20\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[19\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[19\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[18\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[18\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[17\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[17\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[16\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[16\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[15\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[15\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[14\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[14\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[13\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[13\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[12\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[12\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[11\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[11\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[10\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[10\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|VELENEMY\[2\] Low " "Register XSINCVGABOX:I4\|VELENEMY\[2\] will power up to Low" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 292 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742000542946 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1742000542946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742000547393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742000547393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4228 " "Implemented 4228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742000548530 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742000548530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4195 " "Implemented 4195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742000548530 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1742000548530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742000548530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 719 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 719 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742000548825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 19:02:28 2025 " "Processing ended: Fri Mar 14 19:02:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742000548825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742000548825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742000548825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742000548825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742000552176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742000552184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 19:02:30 2025 " "Processing started: Fri Mar 14 19:02:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742000552184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742000552184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742000552184 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742000555118 ""}
{ "Info" "0" "" "Project  = CRUZVGA" {  } {  } 0 0 "Project  = CRUZVGA" 0 0 "Fitter" 0 0 1742000555126 ""}
{ "Info" "0" "" "Revision = BOXVGA" {  } {  } 0 0 "Revision = BOXVGA" 0 0 "Fitter" 0 0 1742000555126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742000555356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742000555356 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BOXVGA 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"BOXVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742000555405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742000555463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742000555463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742000556023 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742000556048 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742000556805 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742000556805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742000556830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742000556830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742000556830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742000556830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742000556830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742000556830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742000556830 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742000556830 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742000556830 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742000556830 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742000556830 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742000556830 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742000556830 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742000556838 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1742000559412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BOXVGA.sdc " "Synopsys Design Constraints File file not found: 'BOXVGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742000559420 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742000559421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742000559471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742000559471 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742000559471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "YSINCVGA:I3\|VSINC  " "Automatically promoted node YSINCVGA:I3\|VSINC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742000560292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YSINCVGA:I3\|VSINC " "Destination node YSINCVGA:I3\|VSINC" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742000560292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VSINC~output " "Destination node VSINC~output" {  } { { "BOXVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742000560292 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742000560292 ""}  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742000560292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREC:I0\|FF  " "Automatically promoted node DIVFREC:I0\|FF " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742000560292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREC:I0\|FF~0 " "Destination node DIVFREC:I0\|FF~0" {  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742000560292 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742000560292 ""}  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742000560292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Contador800Mod:I1\|carry  " "Automatically promoted node Contador800Mod:I1\|carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742000560292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador800Mod:I1\|carry~16 " "Destination node Contador800Mod:I1\|carry~16" {  } { { "../../RetoFinal/Contador800Mod/Contador800Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742000560292 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742000560292 ""}  } { { "../../RetoFinal/Contador800Mod/Contador800Mod.vhd" "" { Text "C:/intelFPGA_lite/18.1/Demo/RetoFinal/Contador800Mod/Contador800Mod.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742000560292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742000561799 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742000561802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742000561802 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742000561807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742000561815 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742000561815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742000561815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742000561823 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742000561823 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742000562588 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1742000562628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742000566882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742000569015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742000569154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742000593555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742000593555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742000595120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742000597667 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742000597667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742000601130 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742000601130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742000601130 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.64 " "Total time spent on timing analysis during the Fitter is 2.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742000601455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742000601493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742000602440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742000602440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742000603746 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742000604960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/output_files/BOXVGA.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/output_files/BOXVGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742000605817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6353 " "Peak virtual memory: 6353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742000606889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 19:03:26 2025 " "Processing ended: Fri Mar 14 19:03:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742000606889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742000606889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742000606889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742000606889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742000608493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742000608499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 19:03:28 2025 " "Processing started: Fri Mar 14 19:03:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742000608499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742000608499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742000608504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742000609012 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742000611194 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742000611334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742000612800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 19:03:32 2025 " "Processing ended: Fri Mar 14 19:03:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742000612800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742000612800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742000612800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742000612800 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742000613633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742000614705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742000614721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 19:03:33 2025 " "Processing started: Fri Mar 14 19:03:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742000614721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742000614721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CRUZVGA -c BOXVGA " "Command: quartus_sta CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742000614721 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742000614976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742000615480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742000615480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000615528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000615528 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1742000615922 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BOXVGA.sdc " "Synopsys Design Constraints File file not found: 'BOXVGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1742000616017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000616017 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name YSINCVGA:I3\|VSINC YSINCVGA:I3\|VSINC " "create_clock -period 1.000 -name YSINCVGA:I3\|VSINC YSINCVGA:I3\|VSINC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742000616017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREC:I0\|FF DIVFREC:I0\|FF " "create_clock -period 1.000 -name DIVFREC:I0\|FF DIVFREC:I0\|FF" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742000616017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Contador800Mod:I1\|carry Contador800Mod:I1\|carry " "create_clock -period 1.000 -name Contador800Mod:I1\|carry Contador800Mod:I1\|carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742000616017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742000616017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name YSINCVGA:I3\|EDO.IDLE YSINCVGA:I3\|EDO.IDLE " "create_clock -period 1.000 -name YSINCVGA:I3\|EDO.IDLE YSINCVGA:I3\|EDO.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742000616017 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742000616017 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1742000616032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742000616032 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742000616032 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742000616064 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1742000616079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742000616095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.595 " "Worst-case setup slack is -8.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.595           -2915.817 YSINCVGA:I3\|VSINC  " "   -8.595           -2915.817 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.165              -4.165 YSINCVGA:I3\|EDO.IDLE  " "   -4.165              -4.165 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.982             -39.101 DIVFREC:I0\|FF  " "   -3.982             -39.101 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.072              -7.222 Contador800Mod:I1\|carry  " "   -1.072              -7.222 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028              -1.028 CLK  " "   -1.028              -1.028 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000616095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 YSINCVGA:I3\|VSINC  " "    0.323               0.000 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 DIVFREC:I0\|FF  " "    0.341               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 Contador800Mod:I1\|carry  " "    0.342               0.000 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 CLK  " "    0.811               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.833               0.000 YSINCVGA:I3\|EDO.IDLE  " "    3.833               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000616112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.675 " "Worst-case recovery slack is -2.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.675             -24.749 Contador800Mod:I1\|carry  " "   -2.675             -24.749 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.101             -19.253 DIVFREC:I0\|FF  " "   -2.101             -19.253 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000616114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.003 " "Worst-case removal slack is 2.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.003               0.000 DIVFREC:I0\|FF  " "    2.003               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.348               0.000 Contador800Mod:I1\|carry  " "    2.348               0.000 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000616114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -611.708 YSINCVGA:I3\|VSINC  " "   -1.403            -611.708 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 DIVFREC:I0\|FF  " "   -1.403             -29.463 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 Contador800Mod:I1\|carry  " "   -1.403             -14.030 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 YSINCVGA:I3\|EDO.IDLE  " "    0.416               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000616125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000616125 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742000616153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742000616191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742000617734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742000617940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742000617955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.751 " "Worst-case setup slack is -7.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.751           -2623.147 YSINCVGA:I3\|VSINC  " "   -7.751           -2623.147 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.768              -3.768 YSINCVGA:I3\|EDO.IDLE  " "   -3.768              -3.768 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.574             -34.387 DIVFREC:I0\|FF  " "   -3.574             -34.387 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920              -5.989 Contador800Mod:I1\|carry  " "   -0.920              -5.989 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903              -0.903 CLK  " "   -0.903              -0.903 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000617955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 YSINCVGA:I3\|VSINC  " "    0.290               0.000 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 Contador800Mod:I1\|carry  " "    0.307               0.000 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 DIVFREC:I0\|FF  " "    0.307               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 CLK  " "    0.729               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.544               0.000 YSINCVGA:I3\|EDO.IDLE  " "    3.544               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000617972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.365 " "Worst-case recovery slack is -2.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.365             -21.814 Contador800Mod:I1\|carry  " "   -2.365             -21.814 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.865             -16.883 DIVFREC:I0\|FF  " "   -1.865             -16.883 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000617974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.852 " "Worst-case removal slack is 1.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.852               0.000 DIVFREC:I0\|FF  " "    1.852               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.183               0.000 Contador800Mod:I1\|carry  " "    2.183               0.000 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000617978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -611.708 YSINCVGA:I3\|VSINC  " "   -1.403            -611.708 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 DIVFREC:I0\|FF  " "   -1.403             -29.463 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 Contador800Mod:I1\|carry  " "   -1.403             -14.030 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 YSINCVGA:I3\|EDO.IDLE  " "    0.424               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000617983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000617983 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742000618002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742000618255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742000618255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.008 " "Worst-case setup slack is -3.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008            -970.638 YSINCVGA:I3\|VSINC  " "   -3.008            -970.638 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670              -1.670 YSINCVGA:I3\|EDO.IDLE  " "   -1.670              -1.670 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163              -7.651 DIVFREC:I0\|FF  " "   -1.163              -7.651 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 CLK  " "   -0.102              -0.102 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 Contador800Mod:I1\|carry  " "    0.137               0.000 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000618270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 YSINCVGA:I3\|VSINC  " "    0.141               0.000 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 DIVFREC:I0\|FF  " "    0.148               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 Contador800Mod:I1\|carry  " "    0.149               0.000 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 CLK  " "    0.271               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.114               0.000 YSINCVGA:I3\|EDO.IDLE  " "    2.114               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000618283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.579 " "Worst-case recovery slack is -0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579              -4.832 Contador800Mod:I1\|carry  " "   -0.579              -4.832 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354              -2.665 DIVFREC:I0\|FF  " "   -0.354              -2.665 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000618287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.817 " "Worst-case removal slack is 0.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 DIVFREC:I0\|FF  " "    0.817               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.976               0.000 Contador800Mod:I1\|carry  " "    0.976               0.000 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000618304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 CLK  " "   -3.000              -4.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -436.000 YSINCVGA:I3\|VSINC  " "   -1.000            -436.000 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 DIVFREC:I0\|FF  " "   -1.000             -21.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Contador800Mod:I1\|carry  " "   -1.000             -10.000 Contador800Mod:I1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 YSINCVGA:I3\|EDO.IDLE  " "    0.461               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742000618305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742000618305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742000619248 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742000619279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742000619358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 19:03:39 2025 " "Processing ended: Fri Mar 14 19:03:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742000619358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742000619358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742000619358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742000619358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1742000620588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742000620600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 19:03:40 2025 " "Processing started: Fri Mar 14 19:03:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742000620600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742000620600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742000620600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1742000621530 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1742000621577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BOXVGA.vo C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/simulation/modelsim/ simulation " "Generated file BOXVGA.vo in folder \"C:/intelFPGA_lite/18.1/Demo/PROYECTO_VGA/CRUZVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1742000622210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742000622304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 19:03:42 2025 " "Processing ended: Fri Mar 14 19:03:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742000622304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742000622304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742000622304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742000622304 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 733 s " "Quartus Prime Full Compilation was successful. 0 errors, 733 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742000622957 ""}
