{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 07:16:33 2017 " "Info: Processing started: Thu Jul 06 07:16:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_calc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file address_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_calc-Behavioral " "Info: Found design unit 1: address_calc-Behavioral" {  } { { "address_calc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/address_calc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 address_calc " "Info: Found entity 1: address_calc" {  } { { "address_calc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/address_calc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxshamt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxshamt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxShamt-Behavioral " "Info: Found design unit 1: muxShamt-Behavioral" {  } { { "muxShamt.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxShamt.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxShamt " "Info: Found entity 1: muxShamt" {  } { { "muxShamt.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxShamt.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatshamt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file concatshamt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatShamt-Behavioral " "Info: Found design unit 1: concatShamt-Behavioral" {  } { { "concatShamt.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/concatShamt.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 concatShamt " "Info: Found entity 1: concatShamt" {  } { { "concatShamt.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/concatShamt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_saida_instruction.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulo_saida_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODULO_SAIDA_INSTRUCTION-Behavioral " "Info: Found design unit 1: MODULO_SAIDA_INSTRUCTION-Behavioral" {  } { { "MODULO_SAIDA_INSTRUCTION.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA_INSTRUCTION.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MODULO_SAIDA_INSTRUCTION " "Info: Found entity 1: MODULO_SAIDA_INSTRUCTION" {  } { { "MODULO_SAIDA_INSTRUCTION.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA_INSTRUCTION.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_saida_secundario.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulo_saida_secundario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODULO_SAIDA_SECUNDARIO-Behavioral " "Info: Found design unit 1: MODULO_SAIDA_SECUNDARIO-Behavioral" {  } { { "MODULO_SAIDA_SECUNDARIO.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA_SECUNDARIO.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MODULO_SAIDA_SECUNDARIO " "Info: Found entity 1: MODULO_SAIDA_SECUNDARIO" {  } { { "MODULO_SAIDA_SECUNDARIO.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA_SECUNDARIO.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_saida.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulo_saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODULO_SAIDA-Behavioral " "Info: Found design unit 1: MODULO_SAIDA-Behavioral" {  } { { "MODULO_SAIDA.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MODULO_SAIDA " "Info: Found entity 1: MODULO_SAIDA" {  } { { "MODULO_SAIDA.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MODULO_SAIDA.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uniciclo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uniciclo_tb-Uniciclo_arch " "Info: Found design unit 1: Uniciclo_tb-Uniciclo_arch" {  } { { "Uniciclo_tb.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo_tb.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo_tb " "Info: Found entity 1: Uniciclo_tb" {  } { { "Uniciclo_tb.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo_tb.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orbne.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file orbne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORBne-Behavioral " "Info: Found design unit 1: ORBne-Behavioral" {  } { { "ORBne.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ORBne.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ORBne " "Info: Found entity 1: ORBne" {  } { { "ORBne.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ORBne.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andbne.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file andbne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDBne-Behavioral " "Info: Found design unit 1: ANDBne-Behavioral" {  } { { "ANDBne.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ANDBne.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ANDBne " "Info: Found entity 1: ANDBne" {  } { { "ANDBne.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ANDBne.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addicomplete.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addicomplete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addiComplete-comportamental " "Info: Found design unit 1: addiComplete-comportamental" {  } { { "addiComplete.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/addiComplete.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addiComplete " "Info: Found entity 1: addiComplete" {  } { { "addiComplete.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/addiComplete.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-Behavioral " "Info: Found design unit 1: controle-Behavioral" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Info: Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andport.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file andport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andPort-Behavioral " "Info: Found design unit 1: andPort-Behavioral" {  } { { "andPort.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/andPort.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 andPort " "Info: Found entity 1: andPort" {  } { { "andPort.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/andPort.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Behavioral " "Info: Found design unit 1: pc-Behavioral" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/pc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orjump.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file orjump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orJump-comportamental " "Info: Found design unit 1: orJump-comportamental" {  } { { "orJump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/orJump.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 orJump " "Info: Found entity 1: orJump" {  } { { "orJump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/orJump.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl2_jump.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shiftl2_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftL2_Jump-comportamental " "Info: Found design unit 1: shiftL2_Jump-comportamental" {  } { { "shiftL2_Jump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/shiftL2_Jump.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shiftL2_Jump " "Info: Found entity 1: shiftL2_Jump" {  } { { "shiftL2_Jump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/shiftL2_Jump.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumbranch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sumbranch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumBranch-Behavioral " "Info: Found design unit 1: sumBranch-Behavioral" {  } { { "sumBranch.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/sumBranch.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sumBranch " "Info: Found entity 1: sumBranch" {  } { { "sumBranch.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/sumBranch.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-Behavioral " "Info: Found design unit 1: sumPC-Behavioral" {  } { { "sumPC.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/sumPC.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Info: Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/sumPC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjump.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxjump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxJump-Behavioral " "Info: Found design unit 1: muxJump-Behavioral" {  } { { "muxJump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxJump.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxJump " "Info: Found entity 1: muxJump" {  } { { "muxJump.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxJump.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbranch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxbranch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxBranch-Behavioral " "Info: Found design unit 1: muxBranch-Behavioral" {  } { { "muxBranch.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxBranch.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxBranch " "Info: Found entity 1: muxBranch" {  } { { "muxBranch.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/muxBranch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file signextd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtd-Behavioral " "Info: Found design unit 1: signExtd-Behavioral" {  } { { "signExtd.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/signExtd.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signExtd " "Info: Found entity 1: signExtd" {  } { { "signExtd.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/signExtd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl2_sign.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shiftl2_sign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftL2_Sign-comportamental " "Info: Found design unit 1: shiftL2_Sign-comportamental" {  } { { "shiftL2_Sign.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/shiftL2_Sign.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shiftL2_Sign " "Info: Found entity 1: shiftL2_Sign" {  } { { "shiftL2_Sign.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/shiftL2_Sign.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_memreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_MemReg-Behavioral " "Info: Found design unit 1: mux_MemReg-Behavioral" {  } { { "mux_MemReg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_MemReg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_MemReg " "Info: Found entity 1: mux_MemReg" {  } { { "mux_MemReg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_MemReg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_alusrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ALUSrc-Behavioral " "Info: Found design unit 1: mux_ALUSrc-Behavioral" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_ALUSrc " "Info: Found entity 1: mux_ALUSrc" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_regdst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_regdst-Behavioral " "Info: Found design unit 1: mux_regdst-Behavioral" {  } { { "mux_regdst.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_regdst.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_regdst " "Info: Found entity 1: mux_regdst" {  } { { "mux_regdst.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_regdst.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-SYN " "Info: Found design unit 1: MI-SYN" {  } { { "MI.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Info: Found entity 1: MI" {  } { { "MI.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-SYN " "Info: Found design unit 1: MD-SYN" {  } { { "MD.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Info: Found entity 1: MD" {  } { { "MD.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavioral " "Info: Found design unit 1: ula-behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ula.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ula.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_pkg " "Info: Found design unit 1: mips_pkg" {  } { { "mips_pkg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mips_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg-rtl " "Info: Found design unit 1: breg-rtl" {  } { { "breg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/breg.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 breg " "Info: Found entity 1: breg" {  } { { "breg.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/breg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uniciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uniciclo-rtl " "Info: Found design unit 1: Uniciclo-rtl" {  } { { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Info: Found entity 1: Uniciclo" {  } { { "Uniciclo.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uniciclo " "Info: Elaborating entity \"Uniciclo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Info: Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "Uniciclo.vhd" "ula" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_B_sum ula.vhd(44) " "Warning (10492): VHDL Process Statement warning at ula.vhd(44): signal \"A_B_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ula.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_B_sub ula.vhd(45) " "Warning (10492): VHDL Process Statement warning at ula.vhd(45): signal \"A_B_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/ula.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg breg:breg " "Info: Elaborating entity \"breg\" for hierarchy \"breg:breg\"" {  } { { "Uniciclo.vhd" "breg" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD MD:MD " "Info: Elaborating entity \"MD\" for hierarchy \"MD:MD\"" {  } { { "Uniciclo.vhd" "MD" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MD:MD\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MD:MD\|altsyncram:altsyncram_component\"" {  } { { "MD.vhd" "altsyncram_component" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MD:MD\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MD:MD\|altsyncram:altsyncram_component\"" {  } { { "MD.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MD:MD\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MD:MD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Info: Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MD.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MD.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnc1 " "Info: Found entity 1: altsyncram_lnc1" {  } { { "db/altsyncram_lnc1.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_lnc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnc1 MD:MD\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated " "Info: Elaborating entity \"altsyncram_lnc1\" for hierarchy \"MD:MD\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI MI:MI " "Info: Elaborating entity \"MI\" for hierarchy \"MI:MI\"" {  } { { "Uniciclo.vhd" "MI" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MI:MI\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MI:MI\|altsyncram:altsyncram_component\"" {  } { { "MI.vhd" "altsyncram_component" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MI:MI\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MI:MI\|altsyncram:altsyncram_component\"" {  } { { "MI.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MI:MI\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MI:MI\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file text.mif " "Info: Parameter \"init_file\" = \"text.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MI.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/MI.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tl71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl71 " "Info: Found entity 1: altsyncram_tl71" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tl71 MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated " "Info: Elaborating entity \"altsyncram_tl71\" for hierarchy \"MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regdst mux_regdst:mux_regdst " "Info: Elaborating entity \"mux_regdst\" for hierarchy \"mux_regdst:mux_regdst\"" {  } { { "Uniciclo.vhd" "mux_regdst" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALUSrc mux_ALUSrc:mux_ALUSrc " "Info: Elaborating entity \"mux_ALUSrc\" for hierarchy \"mux_ALUSrc:mux_ALUSrc\"" {  } { { "Uniciclo.vhd" "mux_ALUSrc" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WriteR mux_ALUSrc.vhd(20) " "Warning (10631): VHDL Process Statement warning at mux_ALUSrc.vhd(20): inferring latch(es) for signal or variable \"WriteR\", which holds its previous value in one or more paths through the process" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[0\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[0\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[1\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[1\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[2\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[2\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[3\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[3\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[4\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[4\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[5\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[5\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[6\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[6\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[7\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[7\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[8\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[8\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[9\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[9\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[10\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[10\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[11\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[11\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[12\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[12\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[13\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[13\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[14\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[14\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[15\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[15\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[16\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[16\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[17\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[17\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[18\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[18\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[19\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[19\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[20\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[20\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[21\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[21\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[22\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[22\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[23\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[23\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[24\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[24\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[25\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[25\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[26\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[26\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[27\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[27\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[28\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[28\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[29\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[29\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[30\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[30\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteR\[31\] mux_ALUSrc.vhd(20) " "Info (10041): Inferred latch for \"WriteR\[31\]\" at mux_ALUSrc.vhd(20)" {  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_MemReg mux_MemReg:mux_MemReg " "Info: Elaborating entity \"mux_MemReg\" for hierarchy \"mux_MemReg:mux_MemReg\"" {  } { { "Uniciclo.vhd" "mux_MemReg" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL2_Sign shiftL2_Sign:shiftL2_Sign " "Info: Elaborating entity \"shiftL2_Sign\" for hierarchy \"shiftL2_Sign:shiftL2_Sign\"" {  } { { "Uniciclo.vhd" "shiftL2_Sign" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtd signExtd:signExtd " "Info: Elaborating entity \"signExtd\" for hierarchy \"signExtd:signExtd\"" {  } { { "Uniciclo.vhd" "signExtd" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBranch muxBranch:muxBranch " "Info: Elaborating entity \"muxBranch\" for hierarchy \"muxBranch:muxBranch\"" {  } { { "Uniciclo.vhd" "muxBranch" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxJump muxJump:muxJump " "Info: Elaborating entity \"muxJump\" for hierarchy \"muxJump:muxJump\"" {  } { { "Uniciclo.vhd" "muxJump" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:sumPC " "Info: Elaborating entity \"sumPC\" for hierarchy \"sumPC:sumPC\"" {  } { { "Uniciclo.vhd" "sumPC" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumBranch sumBranch:sumBranch " "Info: Elaborating entity \"sumBranch\" for hierarchy \"sumBranch:sumBranch\"" {  } { { "Uniciclo.vhd" "sumBranch" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL2_Jump shiftL2_Jump:shiftL2_Jump " "Info: Elaborating entity \"shiftL2_Jump\" for hierarchy \"shiftL2_Jump:shiftL2_Jump\"" {  } { { "Uniciclo.vhd" "shiftL2_Jump" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orJump orJump:orJump " "Info: Elaborating entity \"orJump\" for hierarchy \"orJump:orJump\"" {  } { { "Uniciclo.vhd" "orJump" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "Uniciclo.vhd" "pc" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andPort andPort:andPort " "Info: Elaborating entity \"andPort\" for hierarchy \"andPort:andPort\"" {  } { { "Uniciclo.vhd" "andPort" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:controle " "Info: Elaborating entity \"controle\" for hierarchy \"controle:controle\"" {  } { { "Uniciclo.vhd" "controle" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ulasrc1 controle.vhd(32) " "Warning (10036): Verilog HDL or VHDL warning at controle.vhd(32): object \"ulasrc1\" assigned a value but never read" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "controles controle.vhd(38) " "Warning (10631): VHDL Process Statement warning at controle.vhd(38): inferring latch(es) for signal or variable \"controles\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ULAsrc controle.vhd(95) " "Warning (10631): VHDL Process Statement warning at controle.vhd(95): inferring latch(es) for signal or variable \"ULAsrc\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAsrc\[0\] controle.vhd(95) " "Info (10041): Inferred latch for \"ULAsrc\[0\]\" at controle.vhd(95)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAsrc\[1\] controle.vhd(95) " "Info (10041): Inferred latch for \"ULAsrc\[1\]\" at controle.vhd(95)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[0\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[0\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[1\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[1\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[2\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[2\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[3\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[3\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[4\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[4\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[5\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[5\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[6\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[6\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[7\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[7\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[8\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[8\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[9\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[9\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[10\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[10\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controles\[11\] controle.vhd(38) " "Info (10041): Inferred latch for \"controles\[11\]\" at controle.vhd(38)" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addiComplete addiComplete:addiComplete " "Info: Elaborating entity \"addiComplete\" for hierarchy \"addiComplete:addiComplete\"" {  } { { "Uniciclo.vhd" "addiComplete" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDBne ANDBne:ANDBne " "Info: Elaborating entity \"ANDBne\" for hierarchy \"ANDBne:ANDBne\"" {  } { { "Uniciclo.vhd" "ANDBne" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 219 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORBne ORBne:ORBne " "Info: Elaborating entity \"ORBne\" for hierarchy \"ORBne:ORBne\"" {  } { { "Uniciclo.vhd" "ORBne" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODULO_SAIDA MODULO_SAIDA:MODULO_SAIDA " "Info: Elaborating entity \"MODULO_SAIDA\" for hierarchy \"MODULO_SAIDA:MODULO_SAIDA\"" {  } { { "Uniciclo.vhd" "MODULO_SAIDA" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODULO_SAIDA_SECUNDARIO MODULO_SAIDA_SECUNDARIO:MODULO_SAIDA_SECUNDARIO " "Info: Elaborating entity \"MODULO_SAIDA_SECUNDARIO\" for hierarchy \"MODULO_SAIDA_SECUNDARIO:MODULO_SAIDA_SECUNDARIO\"" {  } { { "Uniciclo.vhd" "MODULO_SAIDA_SECUNDARIO" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 249 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODULO_SAIDA_INSTRUCTION MODULO_SAIDA_INSTRUCTION:MODULO_SAIDA_INSTRUCTION " "Info: Elaborating entity \"MODULO_SAIDA_INSTRUCTION\" for hierarchy \"MODULO_SAIDA_INSTRUCTION:MODULO_SAIDA_INSTRUCTION\"" {  } { { "Uniciclo.vhd" "MODULO_SAIDA_INSTRUCTION" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatShamt concatShamt:concatShamt " "Info: Elaborating entity \"concatShamt\" for hierarchy \"concatShamt:concatShamt\"" {  } { { "Uniciclo.vhd" "concatShamt" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 284 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxShamt muxShamt:MuxShamt " "Info: Elaborating entity \"muxShamt\" for hierarchy \"muxShamt:MuxShamt\"" {  } { { "Uniciclo.vhd" "MuxShamt" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_calc address_calc:address_calc " "Info: Elaborating entity \"address_calc\" for hierarchy \"address_calc:address_calc\"" {  } { { "Uniciclo.vhd" "address_calc" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/Uniciclo.vhd" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "breg:breg\|breg " "Info: RAM logic \"breg:breg\|breg\" is uninferred due to asynchronous read logic" {  } { { "breg.vhd" "breg" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/breg.vhd" 25 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "controle:controle\|controles\[5\] controle:controle\|controles\[7\] " "Info: Duplicate LATCH primitive \"controle:controle\|controles\[5\]\" merged with LATCH primitive \"controle:controle\|controles\[7\]\"" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[0\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[11\] " "Warning: Latch controle:controle\|controles\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[2\] " "Warning: Latch controle:controle\|controles\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[1\] " "Warning: Latch controle:controle\|controles\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[1\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[2\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[3\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[4\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[5\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[6\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[7\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[8\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[9\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[10\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[11\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[12\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[13\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[14\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[15\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[16\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[17\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[18\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[19\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[20\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[21\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[22\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[23\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[24\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[25\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[26\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[27\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[28\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[29\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[30\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_ALUSrc:mux_ALUSrc\|WriteR\[31\] " "Warning: Latch mux_ALUSrc:mux_ALUSrc\|WriteR\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controle:controle\|ULAsrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal controle:controle\|ULAsrc\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 95 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux_ALUSrc.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/mux_ALUSrc.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[7\] " "Warning: Latch controle:controle\|controles\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[9\] " "Warning: Latch controle:controle\|controles\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[10\] " "Warning: Latch controle:controle\|controles\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[8\] " "Warning: Latch controle:controle\|controles\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[6\] " "Warning: Latch controle:controle\|controles\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[4\] " "Warning: Latch controle:controle\|controles\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[3\] " "Warning: Latch controle:controle\|controles\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controle:controle\|controles\[0\] " "Warning: Latch controle:controle\|controles\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal MI:MI\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/db/altsyncram_tl71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controle.vhd" "" { Text "C:/Users/MyPC/Documents/OAC/Projeto Final/Uniciclo/controle.vhd" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3964 " "Info: Implemented 3964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "412 " "Info: Implemented 412 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3454 " "Info: Implemented 3454 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 07:17:25 2017 " "Info: Processing ended: Thu Jul 06 07:17:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Info: Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Info: Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
