INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/oper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-311] analyzing module oJKFF
INFO: [VRFC 10-311] analyzing module zedge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module oedge_trigger_D_FF
INFO: [VRFC 10-311] analyzing module edge_trigger_T_FF
INFO: [VRFC 10-311] analyzing module lt10
INFO: [VRFC 10-311] analyzing module gt10
INFO: [VRFC 10-311] analyzing module inc_1bit
INFO: [VRFC 10-311] analyzing module inc
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3676] redeclaration of ansi port 'CLK' is not allowed [C:/Users/matth/Desktop/image_display/image_display.srcs/sources_1/new/clock_divider.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Desktop/image_display/image_display.srcs/sim_1/new/testtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testtop
