// Seed: 4132289937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    if (id_12) cover (|id_3);
  end
  assign id_2 = 1;
  wire id_17;
  wire id_18;
  id_19(
      .id_0(1),
      .id_1((id_4)),
      .id_2(id_10),
      .id_3(""),
      .id_4(id_8),
      .id_5(1),
      .id_6(),
      .id_7(id_13),
      .id_8(),
      .id_9(1),
      .id_10(1),
      .id_11(id_18),
      .id_12(1),
      .id_13(1),
      .id_14(1 + 1),
      .id_15(1),
      .id_16(1 == 1),
      .id_17(id_10),
      .id_18(1),
      .id_19()
  );
endmodule
module module_1 ();
  wor id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = 1'b0;
endmodule
