

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Wed Oct  9 22:00:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        wb_s_uart_fd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        3|       73|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln47_1_fu_157_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln47_fu_151_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_169_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_50        |       and|   0|  0|   2|           1|           1|
    |ap_condition_56        |       and|   0|  0|   2|           1|           1|
    |ap_condition_59        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_fu_139_p2  |      icmp|   0|  0|  11|           8|           4|
    |next_state_fu_175_p3   |    select|   0|  0|   3|           1|           3|
    |xor_ln52_fu_163_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  28|          16|          15|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------+----+-----------+-----+-----------+
    |  Name | LUT| Input Size| Bits| Total Bits|
    +-------+----+-----------+-----+-----------+
    |ack    |  14|          3|    1|          3|
    |state  |  31|          6|    2|         12|
    +-------+----+-----------+-----+-----------+
    |Total  |  45|          9|    3|         15|
    +-------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    |state      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_none|           top|  return value|
|ap_rst    |   in|    1|  ap_ctrl_none|           top|  return value|
|adr       |   in|    8|       ap_none|           adr|        scalar|
|we        |   in|    1|       ap_none|            we|        scalar|
|cyc       |   in|    1|       ap_none|           cyc|        scalar|
|stb       |   in|    1|       ap_none|           stb|        scalar|
|wb_in     |   in|    8|       ap_none|         wb_in|        scalar|
|rx        |   in|    1|       ap_none|            rx|        scalar|
|tx        |  out|    1|       ap_none|            tx|       pointer|
|ack       |  out|    1|       ap_none|           ack|       pointer|
|uart_out  |  out|    8|       ap_none|      uart_out|       pointer|
+----------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [wb_s_uart_fd/source/top.cpp:9]   --->   Operation 2 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 4 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %adr"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %adr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %we"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %we, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cyc"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cyc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stb"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stb, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %wb_in"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wb_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rx"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %tx"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %tx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ack"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ack, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %uart_out"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rx_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %rx" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 23 'read' 'rx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%stb_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %stb" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 24 'read' 'stb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cyc_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %cyc" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 25 'read' 'cyc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%we_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %we" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 26 'read' 'we_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%adr_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %adr" [wb_s_uart_fd/source/top.cpp:7]   --->   Operation 27 'read' 'adr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [wb_s_uart_fd/source/top.cpp:40]   --->   Operation 28 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%switch_ln40 = switch i2 %state_load, void %sw.bb, i2 2, void %sw.bb49, i2 1, void %for.body40" [wb_s_uart_fd/source/top.cpp:40]   --->   Operation 29 'switch' 'switch_ln40' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1" [wb_s_uart_fd/source/top.cpp:81]   --->   Operation 30 'write' 'write_ln81' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 31 'write' 'write_ln120' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 0, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 32 'store' 'store_ln121' <Predicate = (state_load == 1)> <Delay = 0.54>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 33 'write' 'write_ln122' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 34 'br' 'br_ln0' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %rx_read, void %if.else67_ifconv, void %sw.epilog.new2.critedge430" [wb_s_uart_fd/source/top.cpp:88]   --->   Operation 35 'br' 'br_ln88' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1" [wb_s_uart_fd/source/top.cpp:102]   --->   Operation 36 'write' 'write_ln102' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 37 'write' 'write_ln120' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 0, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 38 'store' 'store_ln121' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.54>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 39 'write' 'write_ln122' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mergeST1"   --->   Operation 40 'br' 'br_ln0' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 41 'write' 'write_ln120' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 2, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 42 'store' 'store_ln121' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.54>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 43 'write' 'write_ln122' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 44 'br' 'br_ln0' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:42]   --->   Operation 45 'write' 'write_ln42' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %adr_read, i8 252"   --->   Operation 46 'icmp' 'icmp_ln1019' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln1019, void %sw.epilog.new2.critedge428, void %if.then" [wb_s_uart_fd/source/top.cpp:46]   --->   Operation 47 'br' 'br_ln46' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 48 'write' 'write_ln120' <Predicate = (state_load != 2 & state_load != 1 & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 0, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 49 'store' 'store_ln121' <Predicate = (state_load != 2 & state_load != 1 & !icmp_ln1019)> <Delay = 0.54>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 50 'write' 'write_ln122' <Predicate = (state_load != 2 & state_load != 1 & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 51 'br' 'br_ln0' <Predicate = (state_load != 2 & state_load != 1 & !icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.14ns)   --->   "%and_ln47 = and i1 %stb_read, i1 %cyc_read" [wb_s_uart_fd/source/top.cpp:47]   --->   Operation 52 'and' 'and_ln47' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.14ns)   --->   "%and_ln47_1 = and i1 %and_ln47, i1 %we_read" [wb_s_uart_fd/source/top.cpp:47]   --->   Operation 53 'and' 'and_ln47_1' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %and_ln47_1, void %if.else, void %sw.epilog.new2.critedge" [wb_s_uart_fd/source/top.cpp:47]   --->   Operation 54 'br' 'br_ln47' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%xor_ln52 = xor i1 %we_read, i1 1" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 55 'xor' 'xor_ln52' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln52 = and i1 %and_ln47, i1 %xor_ln52" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 56 'and' 'and_ln52' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.34ns)   --->   "%next_state = select i1 %and_ln52, i2 2, i2 0" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 57 'select' 'next_state' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 58 'write' 'write_ln120' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 %next_state, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 59 'store' 'store_ln121' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.54>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 60 'write' 'write_ln122' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %and_ln52, void %sw.epilog.new2, void %mergeST1" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 61 'br' 'br_ln52' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 62 'br' 'br_ln0' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & !and_ln47_1 & and_ln52) | (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 1" [wb_s_uart_fd/source/top.cpp:120]   --->   Operation 63 'write' 'write_ln120' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.54ns)   --->   "%store_ln121 = store i2 1, i2 %state" [wb_s_uart_fd/source/top.cpp:121]   --->   Operation 64 'store' 'store_ln121' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & and_ln47_1)> <Delay = 0.54>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %uart_out, i8 0" [wb_s_uart_fd/source/top.cpp:122]   --->   Operation 65 'write' 'write_ln122' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 66 'br' 'br_ln0' <Predicate = (state_load != 2 & state_load != 1 & icmp_ln1019 & and_ln47_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [wb_s_uart_fd/source/top.cpp:126]   --->   Operation 67 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ adr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ we]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cyc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wb_in]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ack]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln9  (specpipeline ) [ 00]
spectopmodule_ln7 (spectopmodule) [ 00]
specinterface_ln7 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
rx_read           (read         ) [ 01]
stb_read          (read         ) [ 00]
cyc_read          (read         ) [ 00]
we_read           (read         ) [ 00]
adr_read          (read         ) [ 00]
state_load        (load         ) [ 01]
switch_ln40       (switch       ) [ 00]
write_ln81        (write        ) [ 00]
write_ln120       (write        ) [ 00]
store_ln121       (store        ) [ 00]
write_ln122       (write        ) [ 00]
br_ln0            (br           ) [ 00]
br_ln88           (br           ) [ 00]
write_ln102       (write        ) [ 00]
write_ln120       (write        ) [ 00]
store_ln121       (store        ) [ 00]
write_ln122       (write        ) [ 00]
br_ln0            (br           ) [ 00]
write_ln120       (write        ) [ 00]
store_ln121       (store        ) [ 00]
write_ln122       (write        ) [ 00]
br_ln0            (br           ) [ 00]
write_ln42        (write        ) [ 00]
icmp_ln1019       (icmp         ) [ 01]
br_ln46           (br           ) [ 00]
write_ln120       (write        ) [ 00]
store_ln121       (store        ) [ 00]
write_ln122       (write        ) [ 00]
br_ln0            (br           ) [ 00]
and_ln47          (and          ) [ 00]
and_ln47_1        (and          ) [ 01]
br_ln47           (br           ) [ 00]
xor_ln52          (xor          ) [ 00]
and_ln52          (and          ) [ 01]
next_state        (select       ) [ 00]
write_ln120       (write        ) [ 00]
store_ln121       (store        ) [ 00]
write_ln122       (write        ) [ 00]
br_ln52           (br           ) [ 00]
br_ln0            (br           ) [ 00]
write_ln120       (write        ) [ 00]
store_ln121       (store        ) [ 00]
write_ln122       (write        ) [ 00]
br_ln0            (br           ) [ 00]
ret_ln126         (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="adr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="we">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="we"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cyc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stb"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wb_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wb_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ack">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ack"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="uart_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="rx_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="stb_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stb_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cyc_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cyc_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="we_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="we_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="adr_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="adr_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/1 write_ln102/1 write_ln42/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln120/1 write_ln120/1 write_ln120/1 write_ln120/1 write_ln120/1 write_ln120/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/1 write_ln122/1 write_ln122/1 write_ln122/1 write_ln122/1 write_ln122/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="state_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln121_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln121_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln121_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln1019_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln121_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="2" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="and_ln47_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="and_ln47_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xor_ln52_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln52_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="next_state_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="2" slack="0"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_state/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln121_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln121_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="86" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="68" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="74" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="80" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="80" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="151" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tx | {1 }
	Port: ack | {1 }
	Port: uart_out | {1 }
	Port: state | {1 }
 - Input state : 
	Port: top : adr | {1 }
	Port: top : we | {1 }
	Port: top : cyc | {1 }
	Port: top : stb | {1 }
	Port: top : rx | {1 }
	Port: top : state | {1 }
  - Chain level:
	State 1
		switch_ln40 : 1
		br_ln46 : 1
		store_ln121 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln1019_fu_139 |    0    |    11   |
|----------|---------------------|---------|---------|
|          |   and_ln47_fu_151   |    0    |    2    |
|    and   |  and_ln47_1_fu_157  |    0    |    2    |
|          |   and_ln52_fu_169   |    0    |    2    |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln52_fu_163   |    0    |    2    |
|----------|---------------------|---------|---------|
|  select  |  next_state_fu_175  |    0    |    2    |
|----------|---------------------|---------|---------|
|          |  rx_read_read_fu_62 |    0    |    0    |
|          | stb_read_read_fu_68 |    0    |    0    |
|   read   | cyc_read_read_fu_74 |    0    |    0    |
|          |  we_read_read_fu_80 |    0    |    0    |
|          | adr_read_read_fu_86 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   grp_write_fu_92   |    0    |    0    |
|   write  |   grp_write_fu_100  |    0    |    0    |
|          |   grp_write_fu_108  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    21   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_92 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||   0.46  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   21   |
+-----------+--------+--------+--------+
