<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_ss_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_ss_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_ss_tb')">config_ss_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.95</td>
<td class="s9 cl rt"><a href="mod1152.html#Line" > 96.59</a></td>
<td class="s9 cl rt"><a href="mod1152.html#Cond" > 95.83</a></td>
<td class="s6 cl rt"><a href="mod1152.html#Toggle" > 63.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1152.html#Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/github_runner/gemini_runner/dv_runner_fcb/_work/gemini/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv')">/nfs_project/github_runner/gemini_runner/dv_runner_fcb/_work/gemini/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1152.html#inst_tag_158111"  onclick="showContent('inst_tag_158111')">config_ss_tb</a></td>
<td class="s8 cl rt"> 84.95</td>
<td class="s9 cl rt"><a href="mod1152.html#Line" > 96.59</a></td>
<td class="s9 cl rt"><a href="mod1152.html#Cond" > 95.83</a></td>
<td class="s6 cl rt"><a href="mod1152.html#Toggle" > 63.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1152.html#Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_ss_tb'>
<hr>
<a name="inst_tag_158111"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_158111" >config_ss_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.95</td>
<td class="s9 cl rt"><a href="mod1152.html#Line" > 96.59</a></td>
<td class="s9 cl rt"><a href="mod1152.html#Cond" > 95.83</a></td>
<td class="s6 cl rt"><a href="mod1152.html#Toggle" > 63.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1152.html#Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.98</td>
<td class="s5 cl rt"> 52.81</td>
<td class="s3 cl rt"> 38.14</td>
<td class="s0 cl rt">  8.92</td>
<td class="s0 cl rt">  3.79</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1414.html#inst_tag_171636" id="tag_urg_inst_171636">DUT</a></td>
<td class="s2 cl rt"> 29.47</td>
<td class="s5 cl rt"> 52.84</td>
<td class="s3 cl rt"> 38.14</td>
<td class="s0 cl rt">  8.88</td>
<td class="s0 cl rt">  3.68</td>
<td class="s4 cl rt"> 43.84</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1294.html#inst_tag_164299" id="tag_urg_inst_164299">axi_if</a></td>
<td class="s7 cl rt"> 78.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_91848" id="tag_urg_inst_91848">brams</a></td>
<td class="s2 cl rt"> 22.84</td>
<td class="s3 cl rt"> 32.37</td>
<td class="s2 cl rt"> 21.09</td>
<td class="s1 cl rt"> 17.13</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.76</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod597.html#inst_tag_92864" id="tag_urg_inst_92864">config_ss_env_intf</a></td>
<td class="s5 cl rt"> 53.11</td>
<td class="s9 cl rt"> 98.44</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.56</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 55.56</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_181554" id="tag_urg_inst_181554">ddr_axi0</a></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1522.html#inst_tag_188690" id="tag_urg_inst_188690">ddr_axi1</a></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1541.html#inst_tag_199764" id="tag_urg_inst_199764">ddr_axi2<img src="ex.gif" class="icon"></a></td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1394.html#inst_tag_170803" id="tag_urg_inst_170803">ddr_axi3</a></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod918.html#inst_tag_121084" id="tag_urg_inst_121084">ddr_axil_if<img src="ex.gif" class="icon"></a></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod805.html#inst_tag_108962" id="tag_urg_inst_108962">fcb_config_if</a></td>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1294.html#inst_tag_164300" id="tag_urg_inst_164300">fpga_axi0_if</a></td>
<td class="s0 cl rt">  0.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1294.html#inst_tag_164301" id="tag_urg_inst_164301">fpga_axi1_if</a></td>
<td class="s0 cl rt">  0.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod74.html#inst_tag_2285" id="tag_urg_inst_2285">i2c_if</a></td>
<td class="s8 cl rt"> 82.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 29.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1416.html#inst_tag_171659" id="tag_urg_inst_171659">pcb_if</a></td>
<td class="s2 cl rt"> 24.21</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 22.51</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1593.html#inst_tag_213881" id="tag_urg_inst_213881">pll_model</a></td>
<td class="s5 cl rt"> 58.84</td>
<td class="s8 cl rt"> 89.61</td>
<td class="s4 cl rt"> 43.33</td>
<td class="s2 cl rt"> 29.32</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32608" id="tag_urg_inst_32608">spi_clk_pad</a></td>
<td class="s6 cl rt"> 64.44</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32609" id="tag_urg_inst_32609">spi_csn_pad</a></td>
<td class="s5 cl rt"> 58.89</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_100317" id="tag_urg_inst_100317">spi_flash_model_inst</a></td>
<td class="s7 cl rt"> 70.85</td>
<td class="s7 cl rt"> 76.10</td>
<td class="s5 cl rt"> 59.31</td>
<td class="s9 cl rt"> 92.38</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s6 cl rt"> 66.45</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32612" id="tag_urg_inst_32612">spi_holdn_pad</a></td>
<td class="s4 cl rt"> 42.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32611" id="tag_urg_inst_32611">spi_miso_pad</a></td>
<td class="s6 cl rt"> 64.44</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32610" id="tag_urg_inst_32610">spi_mosi_pad</a></td>
<td class="s6 cl rt"> 64.44</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_32613" id="tag_urg_inst_32613">spi_wpn_pad</a></td>
<td class="s4 cl rt"> 42.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1281.html#inst_tag_164195" id="tag_urg_inst_164195">svt_ahb_vif_inst</a></td>
<td class="s5 cl rt"> 56.12</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 24.46</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod477.html#inst_tag_61468" id="tag_urg_inst_61468">svt_spi_vif_inst</a></td>
<td class="s5 cl rt"> 53.85</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 57.30</td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.93</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod376.html#inst_tag_43642" id="tag_urg_inst_43642">uart0_if</a></td>
<td class="s3 cl rt"> 37.47</td>
<td class="s7 cl rt"> 73.91</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod376.html#inst_tag_43643" id="tag_urg_inst_43643">uart1_if</a></td>
<td class="s3 cl rt"> 37.43</td>
<td class="s7 cl rt"> 73.91</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_ss_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1152.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>88</td><td>85</td><td>96.59</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>42</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>106</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>118</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>136</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>154</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>240</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>276</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>279</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>280</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>311</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>333</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>370</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>375</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>465</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>500</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>945</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>955</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>964</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>41                        initial begin
<span style="margin-left:8px;"></span>42         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_haddr  = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>43         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hburst = svt_ahb_vif_inst.master_if[0].hburst;
<span style="margin-left:8px;"></span>44         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hprot  = svt_ahb_vif_inst.master_if[0].hprot;
<span style="margin-left:8px;"></span>45         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hsize  = svt_ahb_vif_inst.master_if[0].hsize;
<span style="margin-left:8px;"></span>46         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_htrans = svt_ahb_vif_inst.master_if[0].htrans;
<span style="margin-left:8px;"></span>47         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwdata = svt_ahb_vif_inst.master_if[0].hwdata;
<span style="margin-left:8px;"></span>48         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwrite = svt_ahb_vif_inst.master_if[0].hwrite;
<span style="margin-left:8px;"></span>49                        end
<span style="margin-left:8px;"></span>50                      
<span style="margin-left:8px;"></span>51                      `endif
<span style="margin-left:8px;"></span>52                      `ifdef DEF_DDR
<span style="margin-left:8px;"></span>53                      bit comp_clk;
<span style="margin-left:8px;"></span>54                      
<span style="margin-left:8px;"></span>55                      initial
<span style="margin-left:8px;"></span>56                      begin
<span style="margin-left:8px;"></span>57                        comp_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>58                        @(posedge config_ss_tb.DUT.memory_ss.ddr_sys_clk);
<span style="margin-left:8px;"></span>59                        comp_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>60                        forever begin
<span style="margin-left:8px;"></span>61                            #2500ps  comp_clk = ~comp_clk;
<span style="margin-left:8px;"></span>62                        end
<span style="margin-left:8px;"></span>63                      end
<span style="margin-left:8px;"></span>64                      `endif
<span style="margin-left:8px;"></span>65                      `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>66                      reg aresetn;
<span style="margin-left:8px;"></span>67                      bit CLOCK;
<span style="margin-left:8px;"></span>68                      
<span style="margin-left:8px;"></span>69                      bit clk_0;
<span style="margin-left:8px;"></span>70                      bit clk_1;
<span style="margin-left:8px;"></span>71                      //bit clk_133;
<span style="margin-left:8px;"></span>72                      
<span style="margin-left:8px;"></span>73                      	initial
<span style="margin-left:8px;"></span>74                      		begin
<span style="margin-left:8px;"></span>75                      			CLOCK   &lt;= 1'b0;
<span style="margin-left:8px;"></span>76                      			aresetn &lt;=  1'b0;
<span style="margin-left:8px;"></span>77                      			repeat(5) @(posedge CLOCK);
<span style="margin-left:8px;"></span>78                      			aresetn &lt;= 1'b1;
<span style="margin-left:8px;"></span>79                      		end
<span style="margin-left:8px;"></span>80                      
<span style="margin-left:8px;"></span>81                      	always #12.5 CLOCK = ~CLOCK;
<span style="margin-left:8px;"></span>82                      
<span style="margin-left:8px;"></span>83                      initial
<span style="margin-left:8px;"></span>84                      begin
<span style="margin-left:8px;"></span>85                        clk_0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>86                        clk_1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>87                      end
<span style="margin-left:8px;"></span>88                      always #0.935  clk_0 = ~clk_0;   //533MHz
<span style="margin-left:8px;"></span>89                      always #0.312  clk_1 = ~clk_1;   //1.6GHz
<span style="margin-left:8px;"></span>90                      `endif
<span style="margin-left:8px;"></span>91                       
<span style="margin-left:8px;"></span>92                      `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>93                      // UART Interface 
<span style="margin-left:8px;"></span>94                      svt_uart_if uart0_if(DUT.config_ss.clk_uart);
<span style="margin-left:8px;"></span>95                      svt_uart_if uart1_if(DUT.config_ss.clk_uart);
<span style="margin-left:8px;"></span>96                      // UART VIP WRAPPERS
<span style="margin-left:8px;"></span>97                      svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm0 (uart0_if);
<span style="margin-left:8px;"></span>98                      svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm1 (uart1_if);
<span style="margin-left:8px;"></span>99                      
<span style="margin-left:8px;"></span>100                     
<span style="margin-left:8px;"></span>101                     assign uart0_if.rst = ~config_ss_tb.DUT.config_ss.uart0.presetn;
<span style="margin-left:8px;"></span>102                     assign uart1_if.rst = ~config_ss_tb.DUT.config_ss.uart1.presetn;
<span style="margin-left:8px;"></span>103                     `endif
<span style="margin-left:8px;"></span>104                     
<span style="margin-left:8px;"></span>105                     bit clk_1066;
<span style="margin-left:8px;"></span>106        1/1          initial clk_1066 &lt;= 1'b0;
<span style="margin-left:8px;"></span>107        2/2          always #469ps clk_1066 = ~clk_1066;
<span style="margin-left:8px;"></span>108                     
<span style="margin-left:8px;"></span>109                     `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>110                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) axi_if(
<span style="margin-left:8px;"></span>111                       .aclk     (DUT.config_ss_clk_acpu_sig),//(clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>112                       .aresetn  (DUT.config_ss_rst_n_acpu_sig)
<span style="margin-left:8px;"></span>113                     );
<span style="margin-left:8px;"></span>114                     
<span style="margin-left:8px;"></span>115                     
<span style="margin-left:8px;"></span>116                     
<span style="margin-left:8px;"></span>117                     initial begin
<span style="margin-left:8px;"></span>118        1/1            force DUT.acpu_awid_sig    = axi_if.awid;
<span style="margin-left:8px;"></span>119        1/1            force DUT.acpu_awaddr_sig  = axi_if.awaddr;
<span style="margin-left:8px;"></span>120        1/1            force DUT.acpu_awlen_sig   = axi_if.awlen;
<span style="margin-left:8px;"></span>121        1/1            force DUT.acpu_awsize_sig  = axi_if.awsize;
<span style="margin-left:8px;"></span>122        1/1            force DUT.acpu_awburst_sig = axi_if.awburst;
<span style="margin-left:8px;"></span>123        1/1            force DUT.acpu_awlock_sig  = axi_if.awlock;
<span style="margin-left:8px;"></span>124        1/1            force DUT.acpu_awcache_sig = axi_if.awcache;
<span style="margin-left:8px;"></span>125        1/1            force DUT.acpu_awprot_sig  = axi_if.awprot;
<span style="margin-left:8px;"></span>126                     //force DUT.acpu_m0_awqos   = axi_if.awqos;
<span style="margin-left:8px;"></span>127                     //force DUT.acpu_m0_awregion= axi_if.awregion;
<span style="margin-left:8px;"></span>128                     //force DUT.acpu_m0_awuser  = axi_if.awuser;
<span style="margin-left:8px;"></span>129        1/1          		force DUT.acpu_awvalid_sig = axi_if.awvalid;
<span style="margin-left:8px;"></span>130                     	end
<span style="margin-left:8px;"></span>131                     
<span style="margin-left:8px;"></span>132                     	assign axi_if.awready = DUT.flexnoc_acpu_axi_m0_aw_ready_sig;
<span style="margin-left:8px;"></span>133                     
<span style="margin-left:8px;"></span>134                     	initial begin
<span style="margin-left:8px;"></span>135                     //force DUT.acpu_m0_wid     = axi_if.wid;
<span style="margin-left:8px;"></span>136        1/1          		force DUT.acpu_wdata_sig   = axi_if.wdata;
<span style="margin-left:8px;"></span>137                     //  force DUT.acpu_wstrb_sig   = 'hffff_ffff;
<span style="margin-left:8px;"></span>138        1/1          		force DUT.acpu_wstrb_sig   = axi_if.wstrb[7:0];
<span style="margin-left:8px;"></span>139                     
<span style="margin-left:8px;"></span>140                     //force DUT.acpu_m0_wstrb   = axi_if.wstrb;
<span style="margin-left:8px;"></span>141        1/1          		force DUT.acpu_wlast_sig   = axi_if.wlast;
<span style="margin-left:8px;"></span>142                     //force DUT.acpu_wuser_sig   = axi_if.wuser;
<span style="margin-left:8px;"></span>143        1/1          		force DUT.acpu_wvalid_sig  = axi_if.wvalid;
<span style="margin-left:8px;"></span>144                     	end
<span style="margin-left:8px;"></span>145                     
<span style="margin-left:8px;"></span>146                     	assign axi_if.wready = DUT.flexnoc_acpu_axi_m0_w_ready_sig;
<span style="margin-left:8px;"></span>147                     
<span style="margin-left:8px;"></span>148                     	assign axi_if.bid   = DUT.flexnoc_acpu_axi_m0_b_id_sig;
<span style="margin-left:8px;"></span>149                     	assign axi_if.bresp = DUT.flexnoc_acpu_axi_m0_b_resp_sig;
<span style="margin-left:8px;"></span>150                     //assign axi_if.buser   = 64'b0;
<span style="margin-left:8px;"></span>151                     	assign axi_if.bvalid = DUT.flexnoc_acpu_axi_m0_b_valid_sig;
<span style="margin-left:8px;"></span>152                     
<span style="margin-left:8px;"></span>153                     	initial begin
<span style="margin-left:8px;"></span>154        1/1          		force DUT.acpu_bready_sig  = axi_if.bready;
<span style="margin-left:8px;"></span>155        1/1          		force DUT.acpu_arid_sig    = axi_if.arid;
<span style="margin-left:8px;"></span>156        1/1          		force DUT.acpu_araddr_sig  = axi_if.araddr;
<span style="margin-left:8px;"></span>157        1/1          		force DUT.acpu_arlen_sig   = axi_if.arlen;
<span style="margin-left:8px;"></span>158        1/1          		force DUT.acpu_arsize_sig  = axi_if.arsize;
<span style="margin-left:8px;"></span>159        1/1          		force DUT.acpu_arburst_sig = axi_if.arburst;
<span style="margin-left:8px;"></span>160        1/1          		force DUT.acpu_arlock_sig  = axi_if.arlock;
<span style="margin-left:8px;"></span>161        1/1          		force DUT.acpu_arcache_sig = axi_if.arcache;
<span style="margin-left:8px;"></span>162        1/1          		force DUT.acpu_arprot_sig  = axi_if.arprot;
<span style="margin-left:8px;"></span>163                     		// assign DUT.acpu_m0_arqos   = axi_if.arqos;
<span style="margin-left:8px;"></span>164                     		// assign DUT.acpu_m0_arregion= axi_if.arregion;
<span style="margin-left:8px;"></span>165                     		//assign DUT.acpu_m0_aruser  = axi_if.aruser;
<span style="margin-left:8px;"></span>166        1/1          		force DUT.acpu_arvalid_sig = axi_if.arvalid;
<span style="margin-left:8px;"></span>167        1/1          		force DUT.acpu_rready_sig  = axi_if.rready;
<span style="margin-left:8px;"></span>168                     	end
<span style="margin-left:8px;"></span>169                     
<span style="margin-left:8px;"></span>170                     	assign axi_if.arready = DUT.flexnoc_acpu_axi_m0_ar_ready_sig;
<span style="margin-left:8px;"></span>171                     
<span style="margin-left:8px;"></span>172                     	assign axi_if.rid    = DUT.flexnoc_acpu_axi_m0_r_id_sig;
<span style="margin-left:8px;"></span>173                     	assign axi_if.rdata  = DUT.flexnoc_acpu_axi_m0_r_data_sig;
<span style="margin-left:8px;"></span>174                     	assign axi_if.rresp  = DUT.flexnoc_acpu_axi_m0_r_resp_sig;
<span style="margin-left:8px;"></span>175                     	assign axi_if.rlast  = DUT.flexnoc_acpu_axi_m0_r_last_sig;
<span style="margin-left:8px;"></span>176                     	assign axi_if.ruser  = 0;
<span style="margin-left:8px;"></span>177                     	assign axi_if.rvalid = DUT.flexnoc_acpu_axi_m0_r_valid_sig;
<span style="margin-left:8px;"></span>178                     
<span style="margin-left:8px;"></span>179                     `endif
<span style="margin-left:8px;"></span>180                     
<span style="margin-left:8px;"></span>181                     /** SPI data and control signals signals  */
<span style="margin-left:8px;"></span>182                       wire spi_clk_in;
<span style="margin-left:8px;"></span>183                       wire spi_cs_n_in;
<span style="margin-left:8px;"></span>184                       wire spi_mosi_in;
<span style="margin-left:8px;"></span>185                       wire spi_miso_in;
<span style="margin-left:8px;"></span>186                       wire spi_hold_n_in;
<span style="margin-left:8px;"></span>187                       wire spi_wp_n_in;
<span style="margin-left:8px;"></span>188                     
<span style="margin-left:8px;"></span>189                       wire spi_flash_clk;
<span style="margin-left:8px;"></span>190                       wire spi_flash_cs;
<span style="margin-left:8px;"></span>191                       wire spi_flash_mosi;
<span style="margin-left:8px;"></span>192                       wire spi_flash_miso;
<span style="margin-left:8px;"></span>193                       wire spi_flash_hold;
<span style="margin-left:8px;"></span>194                       wire spi_flash_wp;
<span style="margin-left:8px;"></span>195                     
<span style="margin-left:8px;"></span>196                       wire spi_clk_out;
<span style="margin-left:8px;"></span>197                       wire spi_cs_n_out;
<span style="margin-left:8px;"></span>198                     
<span style="margin-left:8px;"></span>199                       wire spi_clk_oe;
<span style="margin-left:8px;"></span>200                       wire spi_cs_n_oe;
<span style="margin-left:8px;"></span>201                       wire spi_mosi_oe;
<span style="margin-left:8px;"></span>202                       wire spi_miso_oe;
<span style="margin-left:8px;"></span>203                       wire spi_hold_n_oe;
<span style="margin-left:8px;"></span>204                       wire spi_wp_n_oe;
<span style="margin-left:8px;"></span>205                     
<span style="margin-left:8px;"></span>206                       wire  spi_clk;
<span style="margin-left:8px;"></span>207                       wire  spi_cs_n;
<span style="margin-left:8px;"></span>208                       wire  spi_mosi;
<span style="margin-left:8px;"></span>209                       wire  spi_miso;
<span style="margin-left:8px;"></span>210                       wire  spi_wp_n;
<span style="margin-left:8px;"></span>211                       wire  spi_hold_n;
<span style="margin-left:8px;"></span>212                     
<span style="margin-left:8px;"></span>213                       assign spi_cs_n_out   = DUT.config_ss.spi_cs_n_out;
<span style="margin-left:8px;"></span>214                       assign spi_mosi_out   = DUT.config_ss.spi_mosi_out;
<span style="margin-left:8px;"></span>215                       assign spi_miso_out   = DUT.config_ss.spi_miso_out;
<span style="margin-left:8px;"></span>216                       assign spi_hold_n_out = DUT.config_ss.spi_hold_n_out;
<span style="margin-left:8px;"></span>217                       assign spi_wp_n_out   = DUT.config_ss.spi_wp_n_out;
<span style="margin-left:8px;"></span>218                       
<span style="margin-left:8px;"></span>219                       assign spi_cs_n_oe    = DUT.config_ss.spi_cs_n_oe;
<span style="margin-left:8px;"></span>220                       assign spi_mosi_oe    = DUT.config_ss.spi_mosi_oe;
<span style="margin-left:8px;"></span>221                       assign spi_miso_oe    = DUT.config_ss.spi_miso_oe;
<span style="margin-left:8px;"></span>222                       assign spi_hold_n_oe  = DUT.config_ss.spi_hold_n_oe;
<span style="margin-left:8px;"></span>223                       assign spi_wp_n_oe    = DUT.config_ss.spi_wp_n_oe;
<span style="margin-left:8px;"></span>224                     
<span style="margin-left:8px;"></span>225                       assign spi_flash_mosi = spi_mosi_oe ? spi_mosi_out : 'hz;
<span style="margin-left:8px;"></span>226                       assign spi_mosi_in    = spi_mosi_oe ? 'hz :spi_flash_mosi;
<span style="margin-left:8px;"></span>227                     
<span style="margin-left:8px;"></span>228                       assign spi_flash_miso = spi_miso_oe ? spi_miso_out : 'hz;
<span style="margin-left:8px;"></span>229                       assign spi_miso_in    = spi_miso_oe ? 'hz :spi_flash_miso;
<span style="margin-left:8px;"></span>230                     
<span style="margin-left:8px;"></span>231                       assign spi_flash_hold = spi_hold_n_oe ? spi_hold_n_out : 'hz;
<span style="margin-left:8px;"></span>232                       assign spi_hold_n_in    = spi_hold_n_oe ? 'hz :spi_flash_hold;
<span style="margin-left:8px;"></span>233                     
<span style="margin-left:8px;"></span>234                       assign spi_flash_wp = spi_wp_n_oe ? spi_wp_n_out : 'hz;
<span style="margin-left:8px;"></span>235                       assign spi_wp_n_in    = spi_wp_n_oe ? 'hz :spi_flash_wp;
<span style="margin-left:8px;"></span>236                     
<span style="margin-left:8px;"></span>237                     
<span style="margin-left:8px;"></span>238                       initial
<span style="margin-left:8px;"></span>239                       begin
<span style="margin-left:8px;"></span>240        1/1              force DUT.config_ss.spi_cs_n_in   = spi_cs_n_in   ;
<span style="margin-left:8px;"></span>241        1/1              force DUT.config_ss.spi_mosi_in   = spi_mosi_in   ;
<span style="margin-left:8px;"></span>242        1/1              force DUT.config_ss.spi_miso_in   = spi_miso_in   ;
<span style="margin-left:8px;"></span>243        1/1              force DUT.config_ss.spi_hold_n_in = spi_hold_n_in ;
<span style="margin-left:8px;"></span>244        1/1              force DUT.config_ss.spi_wp_n_in   = spi_wp_n_in   ;
<span style="margin-left:8px;"></span>245                       end
<span style="margin-left:8px;"></span>246                     
<span style="margin-left:8px;"></span>247                       tb_inout_pad spi_clk_pad 	  (.O(spi_clk_in),    .I(spi_clk_out),    .IO(spi_clk),    .E(spi_clk_oe),    .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>248                       tb_inout_pad spi_csn_pad	  (.O(spi_cs_n_in),   .I(spi_cs_n_out),   .IO(spi_cs_n),   .E(spi_cs_n_oe),   .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>249                       tb_inout_pad spi_mosi_pad	  (.O(spi_mosi_in),   .I(spi_mosi_out),   .IO(spi_mosi),   .E(spi_mosi_oe),   .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>250                       tb_inout_pad spi_miso_pad	  (.O(spi_miso_in),   .I(spi_miso_out),   .IO(spi_miso),   .E(spi_miso_oe),   .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>251                       tb_inout_pad spi_holdn_pad	(.O(spi_hold_n_in), .I(spi_hold_n_out), .IO(spi_hold_n), .E(spi_hold_n_oe), .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>252                       tb_inout_pad spi_wpn_pad  	(.O(spi_wp_n_in),   .I(spi_wp_n_out),   .IO(spi_wp_n),   .E(spi_wp_n_oe),   .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>253                     
<span style="margin-left:8px;"></span>254                       spi_flash spi_flash_model_inst(
<span style="margin-left:8px;"></span>255                         .SCLK   (spi_clk_out   ),
<span style="margin-left:8px;"></span>256                         .CS     (spi_cs_n_out  ),
<span style="margin-left:8px;"></span>257                         .SI     (spi_flash_mosi),
<span style="margin-left:8px;"></span>258                         .SO     (spi_flash_miso),
<span style="margin-left:8px;"></span>259                         .WP     (spi_flash_wp  ),
<span style="margin-left:8px;"></span>260                         .RESET  (config_ss_tb.DUT.config_ss.rst_n_per),
<span style="margin-left:8px;"></span>261                         .SIO3   (spi_flash_hold)
<span style="margin-left:8px;"></span>262                       );
<span style="margin-left:8px;"></span>263                     
<span style="margin-left:8px;"></span>264                     `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>265                       assign spi_clk       = svt_spi_vif_inst.sclk;
<span style="margin-left:8px;"></span>266                       assign spi_cs_n      = svt_spi_vif_inst.ss_n[0];
<span style="margin-left:8px;"></span>267                       assign spi_mosi      = (~svt_spi_vif_inst.oe_n[0] ? svt_spi_vif_inst.mosi[0] : 'hz);
<span style="margin-left:8px;"></span>268                     `endif
<span style="margin-left:8px;"></span>269                     
<span style="margin-left:8px;"></span>270                     `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>271                     bit fpga_clk0;
<span style="margin-left:8px;"></span>272                     bit fpga_clk1;
<span style="margin-left:8px;"></span>273                     
<span style="margin-left:8px;"></span>274                     initial
<span style="margin-left:8px;"></span>275                     begin
<span style="margin-left:8px;"></span>276        1/1            fpga_clk0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>277        1/1            fpga_clk1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>278                     end
<span style="margin-left:8px;"></span>279        2/2          always #1.25ns  fpga_clk0 = ~fpga_clk0;   //400MHz
<span style="margin-left:8px;"></span>280        2/2          always #1.25ns  fpga_clk1 = ~fpga_clk1;   //400MHz
<span style="margin-left:8px;"></span>281                     
<span style="margin-left:8px;"></span>282                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) fpga_axi0_if(
<span style="margin-left:8px;"></span>283                       .aclk     (fpga_clk0),
<span style="margin-left:8px;"></span>284                       .aresetn  (DUT.rst_n_fpga0)
<span style="margin-left:8px;"></span>285                     );
<span style="margin-left:8px;"></span>286                     
<span style="margin-left:8px;"></span>287                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) fpga_axi1_if(
<span style="margin-left:8px;"></span>288                       .aclk     (fpga_clk1),
<span style="margin-left:8px;"></span>289                       .aresetn  (DUT.rst_n_fpga1)
<span style="margin-left:8px;"></span>290                     );
<span style="margin-left:8px;"></span>291                     `endif
<span style="margin-left:8px;"></span>292                     
<span style="margin-left:8px;"></span>293                     	/** Instantiate SV Interface for Master and connect the system clock */
<span style="margin-left:8px;"></span>294                     	uvc_i2c_if i2c_if ();
<span style="margin-left:8px;"></span>295                     
<span style="margin-left:8px;"></span>296                     
<span style="margin-left:8px;"></span>297                     /** I2C data and control signals signals  */
<span style="margin-left:8px;"></span>298                     	logic scl_o        ;
<span style="margin-left:8px;"></span>299                     	logic sda_o        ;
<span style="margin-left:8px;"></span>300                     	logic scl_i        ;
<span style="margin-left:8px;"></span>301                     	logic sda_i        ;
<span style="margin-left:8px;"></span>302                     
<span style="margin-left:8px;"></span>303                     	assign i2c_if.clk    = config_ss_tb.DUT.config_ss.clk_i2c;
<span style="margin-left:8px;"></span>304                     	assign i2c_if.resetn = DUT.config_ss_rst_n_acpu_sig;
<span style="margin-left:8px;"></span>305                     	assign i2c_if.scl    = (scl_o==0)? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>306                     	assign scl_i         = i2c_if.scl;
<span style="margin-left:8px;"></span>307                     	assign i2c_if.sda    = (sda_o==0)? 1'b0: 1'bz;
<span style="margin-left:8px;"></span>308                     	assign sda_i         = i2c_if.sda;
<span style="margin-left:8px;"></span>309                     
<span style="margin-left:8px;"></span>310                       initial begin
<span style="margin-left:8px;"></span>311        1/1          	force sda_o = DUT.config_ss.sda_o;
<span style="margin-left:8px;"></span>312        1/1          	force DUT.config_ss.sda_i = sda_i;
<span style="margin-left:8px;"></span>313                       end
<span style="margin-left:8px;"></span>314                     
<span style="margin-left:8px;"></span>315                     	pullup p1 (i2c_if.sda);
<span style="margin-left:8px;"></span>316                     	pullup p2 (i2c_if.scl);
<span style="margin-left:8px;"></span>317                       /*             ***************************                           */
<span style="margin-left:8px;"></span>318                       // DMA
<span style="margin-left:8px;"></span>319                       
<span style="margin-left:8px;"></span>320                     //  `ifdef DMA_UART_TEST
<span style="margin-left:8px;"></span>321                     //  initial begin
<span style="margin-left:8px;"></span>322                     //    force DUT.config_ss.uart1_sin = DUT.config_ss.uart0_sout;
<span style="margin-left:8px;"></span>323                     //  end
<span style="margin-left:8px;"></span>324                     //  `endif
<span style="margin-left:8px;"></span>325                     
<span style="margin-left:8px;"></span>326                       
<span style="margin-left:8px;"></span>327                     
<span style="margin-left:8px;"></span>328                     
<span style="margin-left:8px;"></span>329                     
<span style="margin-left:8px;"></span>330                     	bit [31:0] seed;
<span style="margin-left:8px;"></span>331                     
<span style="margin-left:8px;"></span>332                     	initial begin
<span style="margin-left:8px;"></span>333        1/1          		seed = $get_initial_random_seed();
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_334');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">334        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_334');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2          		`uvm_info(&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE)<br/></span><span id="macro_-1393352816_334" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE):</a>
<span style="margin-left:8px;"></span>334.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>334.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>334.3                      `endif 
<span style="margin-left:8px;"></span>334.4                      begin 
<span style="margin-left:8px;"></span>334.5                        if (uvm_report_enabled(UVM_NONE,UVM_INFO,&quot;DBG&quot;)) 
<span style="margin-left:8px;"></span>334.6      1/1                 uvm_report_info (&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE, &quot;/nfs_project/github_runner/gemini_runner/dv_runner_fcb/_work/gemini/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 334, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>334.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>335                     
<span style="margin-left:8px;"></span>336        1/1          		config_ss_env_intf.wait_init();
<span style="margin-left:8px;"></span>337                     
<span style="margin-left:8px;"></span>338        1/1          		uvm_config_db#(virtual config_ss_env_if)::set(uvm_root::get(), &quot;uvm_test_top&quot;, &quot;config_ss_vif&quot;, config_ss_env_intf);
<span style="margin-left:8px;"></span>339                       `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>340        1/1              uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart0_env&quot;,&quot;uart_vif&quot;, uart0_if);
<span style="margin-left:8px;"></span>341        1/1              uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart1_env&quot;,&quot;uart_vif&quot;, uart1_if);
<span style="margin-left:8px;"></span>342                       `endif
<span style="margin-left:8px;"></span>343                     
<span style="margin-left:8px;"></span>344                       `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>345                         // axi vif set
<span style="margin-left:8px;"></span>346        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;axi_if&quot;, axi_if);
<span style="margin-left:8px;"></span>347                       `endif
<span style="margin-left:8px;"></span>348                       
<span style="margin-left:8px;"></span>349                       `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>350                         // FPGA vifs set
<span style="margin-left:8px;"></span>351        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi0_if&quot;, fpga_axi0_if);
<span style="margin-left:8px;"></span>352        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi1_if&quot;, fpga_axi1_if);
<span style="margin-left:8px;"></span>353                       `endif
<span style="margin-left:8px;"></span>354                         
<span style="margin-left:8px;"></span>355                       `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>356        1/1          		uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(), &quot;uvm_test_top.env.ahb_system_env&quot;, &quot;vif&quot;, svt_ahb_vif_inst);
<span style="margin-left:8px;"></span>357                       `endif
<span style="margin-left:8px;"></span>358                     		/** Set the Master Interface to factory */
<span style="margin-left:8px;"></span>359        1/1          		uvm_config_db#(virtual uvc_i2c_if)::set(uvm_root::get(), &quot;uvm_test_top.env.i2c_env&quot;, &quot;vif&quot;, i2c_if);
<span style="margin-left:8px;"></span>360                     `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>361        1/1          		uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_agnt&quot;, &quot;vif&quot;, svt_spi_vif_inst);
<span style="margin-left:8px;"></span>362                     `endif
<span style="margin-left:8px;"></span>363        1/1          		uvm_config_db#(virtual fcb_config_interface)::set(uvm_root::get(), &quot;uvm_test_top.env.fcb_config&quot;, &quot;vif&quot;, fcb_config_if);
<span style="margin-left:8px;"></span>364        1/1          		uvm_config_db#(virtual pcb_interface)::set(uvm_root::get(),&quot;uvm_test_top.env.pcb.mon&quot;,&quot;vif&quot;,pcb_if);
<span style="margin-left:8px;"></span>365        1/1          		run_test();
<span style="margin-left:8px;"></span>366                     	end
<span style="margin-left:8px;"></span>367                     
<span style="margin-left:8px;"></span>368                       initial
<span style="margin-left:8px;"></span>369                       begin
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_370');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">370        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_370');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2              `uvm_info(&quot;FCB CONFIG DONE TRIG WAIT&quot;,&quot;&quot;, UVM_LOW)<br/></span><span id="macro_-1393352816_370" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("FCB CONFIG DONE TRIG WAIT","", UVM_LOW):</a>
<span style="margin-left:8px;"></span>370.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>370.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>370.3                      `endif 
<span style="margin-left:8px;"></span>370.4                      begin 
<span style="margin-left:8px;"></span>370.5                        if (uvm_report_enabled(UVM_LOW,UVM_INFO,&quot;FCB CONFIG DONE TRIG WAIT&quot;)) 
<span style="margin-left:8px;"></span>370.6      1/1                 uvm_report_info (&quot;FCB CONFIG DONE TRIG WAIT&quot;, &quot;&quot;, UVM_LOW, &quot;/nfs_project/github_runner/gemini_runner/dv_runner_fcb/_work/gemini/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 370, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>370.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>371        <font color = "red">1/2     ==>      wait(DUT.soc_fpga_intf_u.fcb_u.cfg_done_o);</font>
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_372');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">372        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_372');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}"><font color = "red">0/2     ==>      `uvm_info(&quot;FCB CONFIG DONE TRIGGERED&quot;,&quot;&quot;, UVM_LOW)</font><br/></span><span id="macro_-1393352816_372" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("FCB CONFIG DONE TRIGGERED","", UVM_LOW):</a>
<span style="margin-left:8px;"></span>372.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>372.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>372.3                      `endif 
<span style="margin-left:8px;"></span>372.4                      begin 
<span style="margin-left:8px;"></span>372.5                        if (uvm_report_enabled(UVM_LOW,UVM_INFO,&quot;FCB CONFIG DONE TRIGGERED&quot;)) 
<span style="margin-left:8px;"></span>372.6      <font color = "red">0/1     ==>         uvm_report_info (&quot;FCB CONFIG DONE TRIGGERED&quot;, &quot;&quot;, UVM_LOW, &quot;/nfs_project/github_runner/gemini_runner/dv_runner_fcb/_work/gemini/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 372, &quot;&quot;, 1); </font>
<span style="margin-left:8px;"></span>372.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>373                       end
<span style="margin-left:8px;"></span>374                     
<span style="margin-left:8px;"></span>375        1/1          	initial $timeformat(-9, 1, &quot;ns&quot;, 4);
<span style="margin-left:8px;"></span>376                     
<span style="margin-left:8px;"></span>377                     `ifndef BCPU_BFM_INCLUDE  
<span style="margin-left:8px;"></span>378                       bcpu_mem_init bcpu_mem_init ();
<span style="margin-left:8px;"></span>379                       
<span style="margin-left:8px;"></span>380                       defparam ahb_monitor_dmi.ADDR_WIDTH = 32;
<span style="margin-left:8px;"></span>381                       defparam ahb_monitor_dmi.ID = 3;
<span style="margin-left:8px;"></span>382                       defparam ahb_monitor_dmi.AHB_LITE = 1;
<span style="margin-left:8px;"></span>383                       defparam ahb_monitor_dmi.FORBID_UNKNOWN_READ_DATA = 1;
<span style="margin-left:8px;"></span>384                     
<span style="margin-left:8px;"></span>385                       ahb_monitor ahb_monitor_dmi (
<span style="margin-left:8px;"></span>386                         .hclk       (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk          ), 
<span style="margin-left:8px;"></span>387                         .hresetn    (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n      ), 
<span style="margin-left:8px;"></span>388                         .hmaster    (4'd0                                                           ),
<span style="margin-left:8px;"></span>389                         .hmastlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>390                         .hselx      (32'h1                                                          ),
<span style="margin-left:8px;"></span>391                         .haddr      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr             ),
<span style="margin-left:8px;"></span>392                         .htrans     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans            ),
<span style="margin-left:8px;"></span>393                         .hwrite     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite            ),
<span style="margin-left:8px;"></span>394                         .hsize      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize             ),
<span style="margin-left:8px;"></span>395                         .hburst     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst            ),
<span style="margin-left:8px;"></span>396                         .hprot      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot             ),
<span style="margin-left:8px;"></span>397                         .hwdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata            ), 
<span style="margin-left:8px;"></span>398                         .hrdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hrdata            ),
<span style="margin-left:8px;"></span>399                         .hready     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready            ),
<span style="margin-left:8px;"></span>400                         .hresp      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hresp             ),
<span style="margin-left:8px;"></span>401                         .hllsc_req  (1'b0                                                           ),
<span style="margin-left:8px;"></span>402                         .hllsc_error(1'b0                                                           ),
<span style="margin-left:8px;"></span>403                         .hm0_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>404                         .hm0_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>405                         .hm1_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>406                         .hm1_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>407                         .hm2_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>408                         .hm2_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>409                         .hm3_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>410                         .hm3_hlock  (1'b0                                                           )
<span style="margin-left:8px;"></span>411                       );
<span style="margin-left:8px;"></span>412                     
<span style="margin-left:8px;"></span>413                       defparam sim_control.BASE = 32'h80000;
<span style="margin-left:8px;"></span>414                       defparam sim_control.HMASTER_START = 4'd0;
<span style="margin-left:8px;"></span>415                       ahb_sim_control sim_control (
<span style="margin-left:8px;"></span>416                         .hclk   (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk              ),
<span style="margin-left:8px;"></span>417                         .hresetn(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n          ),
<span style="margin-left:8px;"></span>418                         .haddr  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr                 ),
<span style="margin-left:8px;"></span>419                         .htrans (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans                ),
<span style="margin-left:8px;"></span>420                         .hwrite (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite                ),
<span style="margin-left:8px;"></span>421                         .hsize  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize                 ),
<span style="margin-left:8px;"></span>422                         .hburst (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst                ),
<span style="margin-left:8px;"></span>423                         .hprot  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot                 ),
<span style="margin-left:8px;"></span>424                         .hwdata (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata                ),
<span style="margin-left:8px;"></span>425                         .hreadyi(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready                ),
<span style="margin-left:8px;"></span>426                         .hsel   (1'b1                                                               ),
<span style="margin-left:8px;"></span>427                         .hmaster(4'h0                                                               ),
<span style="margin-left:8px;"></span>428                         .hrdata (                                                                   ),
<span style="margin-left:8px;"></span>429                         .hresp  (                                                                   ),
<span style="margin-left:8px;"></span>430                         .hready (                                                                   ),
<span style="margin-left:8px;"></span>431                         .hsplit (                                                                   ),
<span style="margin-left:8px;"></span>432                         .test_finished(config_ss_env_intf.test_finished                             )
<span style="margin-left:8px;"></span>433                       );
<span style="margin-left:8px;"></span>434                     
<span style="margin-left:8px;"></span>435                     `endif
<span style="margin-left:8px;"></span>436                     
<span style="margin-left:8px;"></span>437                     	`include &quot;config_ss_sys_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>438                     
<span style="margin-left:8px;"></span>439                     	//`include &quot;config_ss_periph_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>440                     
<span style="margin-left:8px;"></span>441                       pll pll_model (
<span style="margin-left:8px;"></span>442                         .fref       (config_ss_env_intf.rs_pll_intf.fref          ),
<span style="margin-left:8px;"></span>443                         .rst_por    (config_ss_env_intf.rs_pll_intf.rst_por       ),
<span style="margin-left:8px;"></span>444                         //input logic [5:0] refdiv ( ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>445                         .postdiv0   (config_ss_env_intf.rs_pll_intf.ctl_postdiv0  ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>446                         .postdiv1   (config_ss_env_intf.rs_pll_intf.ctl_postdiv1  ),
<span style="margin-left:8px;"></span>447                         .postdiv2   ('0 ),
<span style="margin-left:8px;"></span>448                         .postdiv3   ('0 ),
<span style="margin-left:8px;"></span>449                         .fbdiv      (config_ss_env_intf.rs_pll_intf.ctl_fbdiv     ), // 2’b11=divide-by-12 2’b10=divide-by-8 2’b01=divide-by-6 2’b00=divide-by-4
<span style="margin-left:8px;"></span>450                     
<span style="margin-left:8px;"></span>451                         .fouten     (config_ss_env_intf.rs_pll_intf.ctl_fouten    ),
<span style="margin-left:8px;"></span>452                         .fout       (config_ss_env_intf.rs_pll_intf.clk_fout      ),
<span style="margin-left:8px;"></span>453                     
<span style="margin-left:8px;"></span>454                         //.foutvco    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp), // AI: ND: ask design team about this signal ??
<span style="margin-left:8px;"></span>455                         .foutvcoen  (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen ),
<span style="margin-left:8px;"></span>456                         .lock       (config_ss_env_intf.rs_pll_intf.status_lock   ),
<span style="margin-left:8px;"></span>457                         .pllen      (config_ss_env_intf.rs_pll_intf.ctl_pllen     ) // 0 - FREF bypassed to all Outputs                                         ( except FOUTVCO) ( ) 1 -&gt;Entire PLL is enabled
<span style="margin-left:8px;"></span>458                       );
<span style="margin-left:8px;"></span>459                     
<span style="margin-left:8px;"></span>460                     
<span style="margin-left:8px;"></span>461                     initial begin
<span style="margin-left:8px;"></span>462                     
<span style="margin-left:8px;"></span>463                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>464                     
<span style="margin-left:8px;"></span>465        1/1                force DUT.config_ss.uart0.uart_sin  = uart0_if.sin;
<span style="margin-left:8px;"></span>466        1/1                force uart0_if.sout  = DUT.config_ss.uart0.uart_sout; 
<span style="margin-left:8px;"></span>467        1/1                force DUT.config_ss.uart0.uart_ctsn = uart0_if.rts;
<span style="margin-left:8px;"></span>468        1/1                force uart0_if.cts = ~DUT.config_ss.uart0.uart_rtsn;
<span style="margin-left:8px;"></span>469                     `else
<span style="margin-left:8px;"></span>470                           
<span style="margin-left:8px;"></span>471                           force lb0_sout = DUT.config_ss.uart0.uart_sout; 
<span style="margin-left:8px;"></span>472                           force DUT.config_ss.uart0.uart_sin = lb1_sout;
<span style="margin-left:8px;"></span>473                           force DUT.config_ss.uart0.uart_ctsn= lb1_rts ;
<span style="margin-left:8px;"></span>474                           force lb0_rts = DUT.config_ss.uart0.uart_rtsn;
<span style="margin-left:8px;"></span>475                           
<span style="margin-left:8px;"></span>476                     `endif                 
<span style="margin-left:8px;"></span>477                     
<span style="margin-left:8px;"></span>478                     //     UART1 interface signals
<span style="margin-left:8px;"></span>479                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>480                     
<span style="margin-left:8px;"></span>481        1/1                force DUT.config_ss.uart1.uart_sin  = uart1_if.sin;
<span style="margin-left:8px;"></span>482        1/1                force uart1_if.sout = DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>483        1/1                force DUT.config_ss.uart1.uart_ctsn = uart1_if.rts;
<span style="margin-left:8px;"></span>484        1/1                force uart1_if.cts = ~DUT.config_ss.uart1.uart_rtsn;      
<span style="margin-left:8px;"></span>485                     `else      
<span style="margin-left:8px;"></span>486                           
<span style="margin-left:8px;"></span>487                           force lb1_sout = DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>488                           force DUT.config_ss.uart1.uart_sin  = lb0_sout;
<span style="margin-left:8px;"></span>489                           force DUT.config_ss.uart1.uart_ctsn = lb0_rts;
<span style="margin-left:8px;"></span>490                           force lb1_rts = DUT.config_ss.uart1.uart_rtsn;
<span style="margin-left:8px;"></span>491                           
<span style="margin-left:8px;"></span>492                     `endif 
<span style="margin-left:8px;"></span>493                     
<span style="margin-left:8px;"></span>494                     end
<span style="margin-left:8px;"></span>495                     
<span style="margin-left:8px;"></span>496                     
<span style="margin-left:8px;"></span>497                     `ifdef DDR_PHY_CLK
<span style="margin-left:8px;"></span>498                     always@(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>499                     begin
<span style="margin-left:8px;"></span>500        1/1            if(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>501        1/1           	 $assertkill;
                        MISSING_ELSE
<span style="margin-left:8px;"></span>502                     end
<span style="margin-left:8px;"></span>503                       `endif
<span style="margin-left:8px;"></span>504                       soc_ss DUT (
<span style="margin-left:8px;"></span>505                         .clk_sel0                   (bit'(config_ss_env_intf.clk_sel[0])),
<span style="margin-left:8px;"></span>506                         .clk_sel1                   (bit'(config_ss_env_intf.clk_sel[1])),
<span style="margin-left:8px;"></span>507                         .clk_osc                    (config_ss_env_intf.clk_osc_intf.clock),
<span style="margin-left:8px;"></span>508                         .clk_xtal_ref               (config_ss_env_intf.rs_pll_intf.fref),
<span style="margin-left:8px;"></span>509                         .rst_n_poweron              (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>510                       `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>511                           .clk_soc_pll0           (clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>512                           .clk_soc_pll1           (clk_1), //(config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>513                       `else
<span style="margin-left:8px;"></span>514                           .clk_soc_pll0           (config_ss_env_intf.rs_pll_intf.clk_fout[0]),
<span style="margin-left:8px;"></span>515                     `ifdef DDR_PHY_CLK
<span style="margin-left:8px;"></span>516                           .clk_soc_pll1           (clk_1066),//config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>517                     `else
<span style="margin-left:8px;"></span>518                           .clk_soc_pll1           (config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>519                     `endif
<span style="margin-left:8px;"></span>520                       `endif
<span style="margin-left:8px;"></span>521                     `ifdef FPGA_BFMs_INCLUDE      
<span style="margin-left:8px;"></span>522                           // input FPGA clocks
<span style="margin-left:8px;"></span>523                           .clk_fpga0              (fpga_clk0),
<span style="margin-left:8px;"></span>524                           .clk_fpga1              (fpga_clk1),
<span style="margin-left:8px;"></span>525                           .clk_fpga_fabric_m0     (fpga_clk0),
<span style="margin-left:8px;"></span>526                           .clk_fpga_fabric_m1     (fpga_clk1),     
<span style="margin-left:8px;"></span>527                     `else     
<span style="margin-left:8px;"></span>528                           // input FPGA clocks
<span style="margin-left:8px;"></span>529                           .clk_fpga0              (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>530                           .clk_fpga1              (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>531                           .clk_fpga_fabric_m0     (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>532                           .clk_fpga_fabric_m1     (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>533                     `endif       
<span style="margin-left:8px;"></span>534                           .clk_fpga_s             (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>535                           .clk_fpga_fabric_s0     (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>536                           .clk_fpga_fabric_fcb_pcb(fpga_clk0),
<span style="margin-left:8px;"></span>537                           .clk_fpga_fabric_irq    (fpga_clk0),
<span style="margin-left:8px;"></span>538                           .clk_fpga_fabric_dma    (fpga_clk0),
<span style="margin-left:8px;"></span>539                           .clk_fpga_fabric_ace    (fpga_clk0),
<span style="margin-left:8px;"></span>540                           .rst_n_fpga_fabric_m0   (config_ss_env_intf.rs_pll_intf.rst_por), 
<span style="margin-left:8px;"></span>541                           .rst_n_fpga_fabric_m1   (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>542                           .rst_n_fpga_fabric_s0   (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>543                           .rst_n_fpga_fabric_fcb_pcb(config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>544                           .rst_n_fpga_fabric_irq  (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>545                           .rst_n_fpga_fabric_dma  (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>546                           .rst_n_fpga_fabric_ace  (config_ss_env_intf.rs_pll_intf.rst_por),      
<span style="margin-left:8px;"></span>547                           //
<span style="margin-left:8px;"></span>548                           .test_mode              (config_ss_env_intf.test_mode),
<span style="margin-left:8px;"></span>549                           // pll control signals
<span style="margin-left:8px;"></span>550                           .soc_pll_ctl_dacen         (config_ss_env_intf.rs_pll_intf.ctl_dacen),
<span style="margin-left:8px;"></span>551                           .soc_pll_ctl_dskewcalbyp   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalbyp ),
<span style="margin-left:8px;"></span>552                           .soc_pll_ctl_dskewcalcnt   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalcnt ),
<span style="margin-left:8px;"></span>553                           .soc_pll_ctl_dskewcalen    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalen  ),
<span style="margin-left:8px;"></span>554                           .soc_pll_ctl_dskewcalin    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalin  ),
<span style="margin-left:8px;"></span>555                           .soc_pll_ctl_dskewfastcal  (config_ss_env_intf.rs_pll_intf.ctl_dskewfastcal),
<span style="margin-left:8px;"></span>556                           .soc_pll_ctl_dsmen         (config_ss_env_intf.rs_pll_intf.ctl_dsmen       ),
<span style="margin-left:8px;"></span>557                           .soc_pll_ctl_pllen         (config_ss_env_intf.rs_pll_intf.ctl_pllen       ),
<span style="margin-left:8px;"></span>558                           .soc_pll_ctl_fouten        (config_ss_env_intf.rs_pll_intf.ctl_fouten      ),
<span style="margin-left:8px;"></span>559                           .soc_pll_ctl_foutvcobyp    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp  ),
<span style="margin-left:8px;"></span>560                           .soc_pll_ctl_foutvcoen     (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen   ),
<span style="margin-left:8px;"></span>561                           .soc_pll_ctl_refdiv        (config_ss_env_intf.rs_pll_intf.ctl_refdiv      ),
<span style="margin-left:8px;"></span>562                           .soc_pll_ctl_frac          (config_ss_env_intf.rs_pll_intf.ctl_frac        ),
<span style="margin-left:8px;"></span>563                           .soc_pll_ctl_postdiv0      (config_ss_env_intf.rs_pll_intf.ctl_postdiv0    ),
<span style="margin-left:8px;"></span>564                           .soc_pll_ctl_postdiv1      (config_ss_env_intf.rs_pll_intf.ctl_postdiv1    ),
<span style="margin-left:8px;"></span>565                           .soc_pll_ctl_fbdiv         (config_ss_env_intf.rs_pll_intf.ctl_fbdiv       ),
<span style="margin-left:8px;"></span>566                           // pll status signals
<span style="margin-left:8px;"></span>567                           .soc_pll_status_dskewcalout (config_ss_env_intf.rs_pll_intf.status_dskewcalout ),
<span style="margin-left:8px;"></span>568                           .soc_pll_status_dskewcallock(config_ss_env_intf.rs_pll_intf.status_dskewcallock),
<span style="margin-left:8px;"></span>569                     `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>570                           .soc_pll_status_lock        (aresetn),
<span style="margin-left:8px;"></span>571                     `else
<span style="margin-left:8px;"></span>572                           .soc_pll_status_lock        (config_ss_env_intf.rs_pll_intf.status_lock        ),
<span style="margin-left:8px;"></span>573                     `endif
<span style="margin-left:8px;"></span>574                     
<span style="margin-left:8px;"></span>575                           // I2C interface signals
<span style="margin-left:8px;"></span>576                           .scl_o                      (scl_o),
<span style="margin-left:8px;"></span>577                           .scl_i                      (scl_i),
<span style="margin-left:8px;"></span>578                           // QSPI interface signals
<span style="margin-left:8px;"></span>579                           .spi_clk_in                 (spi_clk_in  ),
<span style="margin-left:8px;"></span>580                           .spi_clk_oe                 (spi_clk_oe  ),
<span style="margin-left:8px;"></span>581                           .spi_clk_out                (spi_clk_out ),
<span style="margin-left:8px;"></span>582                           // GPIO interface signals
<span style="margin-left:8px;"></span>583                           .gpio_pulldown              ( ),
<span style="margin-left:8px;"></span>584                           .gpio_pullup                ( ),
<span style="margin-left:8px;"></span>585                           .pit_pause                  ( '0 ),
<span style="margin-left:8px;"></span>586                           // GbE interface signals
<span style="margin-left:8px;"></span>587                           .rgmii_txd                  ( ),
<span style="margin-left:8px;"></span>588                           .rgmii_tx_ctl               ( ),
<span style="margin-left:8px;"></span>589                           .rgmii_rxd                  ( '0 ),
<span style="margin-left:8px;"></span>590                           .rgmii_rx_ctl               ( '0 ),
<span style="margin-left:8px;"></span>591                           .rgmii_rxc                  ( '0 ),
<span style="margin-left:8px;"></span>592                           .mdio_mdc                   ( ),
<span style="margin-left:8px;"></span>593                           .mdio_in                    (),
<span style="margin-left:8px;"></span>594                           .mdio_out                   (),            
<span style="margin-left:8px;"></span>595                           .mdio_en                    (),
<span style="margin-left:8px;"></span>596                           // USB interface signals
<span style="margin-left:8px;"></span>597                           .usb_dp                     (),
<span style="margin-left:8px;"></span>598                           .usb_dn                     (),
<span style="margin-left:8px;"></span>599                           .usb_xtal_in                ( '0 ),
<span style="margin-left:8px;"></span>600                           .usb_xtal_out               ( ),
<span style="margin-left:8px;"></span>601                           // FCB interface signals
<span style="margin-left:8px;"></span>602                         
<span style="margin-left:8px;"></span>603                           // PLC IOs
<span style="margin-left:8px;"></span>604                           .pl_data_o                  (pcb_if.pl_data_o),
<span style="margin-left:8px;"></span>605                           .pl_addr_o                  (pcb_if.pl_addr_o),
<span style="margin-left:8px;"></span>606                           .pl_ena_o                   (pcb_if.pl_ena_o),
<span style="margin-left:8px;"></span>607                           .pl_clk_o                   (pcb_if.pl_clk_o),
<span style="margin-left:8px;"></span>608                           .pl_ren_o                   (pcb_if.pl_ren_o),
<span style="margin-left:8px;"></span>609                           .pl_wen_o                   (pcb_if.pl_wen_o),
<span style="margin-left:8px;"></span>610                           .pl_data_i                  (pcb_if.pl_data_i),
<span style="margin-left:8px;"></span>611                           .pl_init_o                  (pcb_if.pl_init_o),
<span style="margin-left:8px;"></span>612                     
<span style="margin-left:8px;"></span>613                        .cfg_blsr_region_0_o     (fcb_config_if.cfg_blsr_region_0_i), 
<span style="margin-left:8px;"></span>614                        .cfg_wlsr_region_0_o     (fcb_config_if.cfg_wlsr_region_0_i), 
<span style="margin-left:8px;"></span>615                        .cfg_done_o              (fcb_config_if.cfg_done_i), 
<span style="margin-left:8px;"></span>616                        .cfg_rst_no              (fcb_config_if.cfg_rst_ni), 
<span style="margin-left:8px;"></span>617                        .cfg_blsr_region_0_clk_o (fcb_config_if.cfg_blsr_region_0_clk_i), 
<span style="margin-left:8px;"></span>618                        .cfg_wlsr_region_0_clk_o (fcb_config_if.cfg_wlsr_region_0_clk_i), 
<span style="margin-left:8px;"></span>619                        .cfg_blsr_region_0_wen_o (fcb_config_if.cfg_blsr_region_0_wen_i), 
<span style="margin-left:8px;"></span>620                        .cfg_blsr_region_0_ren_o (fcb_config_if.cfg_blsr_region_0_ren_i), 
<span style="margin-left:8px;"></span>621                        .cfg_wlsr_region_0_wen_o (fcb_config_if.cfg_wlsr_region_0_wen_i),
<span style="margin-left:8px;"></span>622                        .cfg_wlsr_region_0_ren_o (fcb_config_if.cfg_wlsr_region_0_ren_i),
<span style="margin-left:8px;"></span>623                        //Inputs
<span style="margin-left:8px;"></span>624                        .cfg_blsr_region_0_i     (fcb_config_if.cfg_blsr_region_0_o), 
<span style="margin-left:8px;"></span>625                        .cfg_wlsr_region_0_i     (fcb_config_if.cfg_wlsr_region_0_o), 
<span style="margin-left:8px;"></span>626                     
<span style="margin-left:8px;"></span>627                           // JTAG intf
<span style="margin-left:8px;"></span>628                           .jtag_control (),
<span style="margin-left:8px;"></span>629                           .acpu_jtag_tck (0),
<span style="margin-left:8px;"></span>630                           .acpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>631                           .acpu_jtag_tdo (),
<span style="margin-left:8px;"></span>632                           .acpu_jtag_tms (),
<span style="margin-left:8px;"></span>633                           .bcpu_jtag_tck (0),
<span style="margin-left:8px;"></span>634                           .bcpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>635                           .bcpu_jtag_tdo (),
<span style="margin-left:8px;"></span>636                           .bcpu_jtag_tms (),
<span style="margin-left:8px;"></span>637                         // ATB interface
<span style="margin-left:8px;"></span>638                         .atclk                      ( '0 ),
<span style="margin-left:8px;"></span>639                         .atclken                    ( '0 ),
<span style="margin-left:8px;"></span>640                         .atresetn                   ( '0 ),
<span style="margin-left:8px;"></span>641                         .atbytes                    ( ),
<span style="margin-left:8px;"></span>642                         .atdata                     ( ),
<span style="margin-left:8px;"></span>643                         .atid                       ( ),
<span style="margin-left:8px;"></span>644                         .atready                    ( '0 ),
<span style="margin-left:8px;"></span>645                         .atvalid                    ( ),
<span style="margin-left:8px;"></span>646                         .afvalid                    ( '0 ),
<span style="margin-left:8px;"></span>647                         .afready                    ( ),
<span style="margin-left:8px;"></span>648                         // DDR interface
<span style="margin-left:8px;"></span>649                         .pad_mem_ctl  		(/* Memory Model Port */),		
<span style="margin-left:8px;"></span>650                         .pad_mem_clk  		(/* Memory Model Port */),
<span style="margin-left:8px;"></span>651                         .pad_mem_clk_n		(/* Memory Model Port */),
<span style="margin-left:8px;"></span>652                         .pad_mem_dm   		(/* Memory Model Port */),
<span style="margin-left:8px;"></span>653                         .pad_mem_dq   		(/* Memory Model Port */),
<span style="margin-left:8px;"></span>654                         .pad_mem_dqs  		(/* Memory Model Port */),
<span style="margin-left:8px;"></span>655                         .pad_mem_dqs_n		(/* Memory Model Port */),
<span style="margin-left:8px;"></span>656                         `ifdef DDR3
<span style="margin-left:8px;"></span>657                         .dti_ext_vref               ( '1 ),
<span style="margin-left:8px;"></span>658                         `elsif LPDDR3
<span style="margin-left:8px;"></span>659                         .dti_ext_vref               ( '1 ),
<span style="margin-left:8px;"></span>660                         `else
<span style="margin-left:8px;"></span>661                         .dti_ext_vref               ( '0 ),
<span style="margin-left:8px;"></span>662                         `endif
<span style="margin-left:8px;"></span>663                         .clockdr_ctl                ( '0 ),
<span style="margin-left:8px;"></span>664                         .clockdr_clk                ( '0 ),
<span style="margin-left:8px;"></span>665                         .clockdr_dm                 ( '0 ),
<span style="margin-left:8px;"></span>666                         .clockdr_dq                 ( '0 ),
<span style="margin-left:8px;"></span>667                         .clockdr_dqs                ( '0 ),
<span style="margin-left:8px;"></span>668                         .jtag_si_ctl                ( '0 ),
<span style="margin-left:8px;"></span>669                         .jtag_si_clk                ( '0 ),
<span style="margin-left:8px;"></span>670                         .jtag_si_dm                 ( '0 ),
<span style="margin-left:8px;"></span>671                         .jtag_si_dq                 ( '0 ),
<span style="margin-left:8px;"></span>672                         .jtag_si_dqs                ( '0 ),
<span style="margin-left:8px;"></span>673                         .jtag_so_ctl                (),
<span style="margin-left:8px;"></span>674                         .jtag_so_clk                (),
<span style="margin-left:8px;"></span>675                         .jtag_so_dm                 (),
<span style="margin-left:8px;"></span>676                         .jtag_so_dq                 (),
<span style="margin-left:8px;"></span>677                         .jtag_so_dqs                (),
<span style="margin-left:8px;"></span>678                         .si_clk                     ( '0 ),
<span style="margin-left:8px;"></span>679                         .si_ctl                     ( '0 ),
<span style="margin-left:8px;"></span>680                         .si_dm                      ( '0 ),
<span style="margin-left:8px;"></span>681                         .si_dq                      ( '0 ),
<span style="margin-left:8px;"></span>682                         .si_rd                      ( '0 ),
<span style="margin-left:8px;"></span>683                         .si_wr                      ( '0 ),
<span style="margin-left:8px;"></span>684                         .so_clk                     (),
<span style="margin-left:8px;"></span>685                         .so_ctl                     (),
<span style="margin-left:8px;"></span>686                         .so_dm                      (),
<span style="margin-left:8px;"></span>687                         .so_dq                      (),
<span style="margin-left:8px;"></span>688                         .so_rd                      (),
<span style="margin-left:8px;"></span>689                         .so_wr                      (),
<span style="margin-left:8px;"></span>690                         .t_cgctl_ctl                ( '0  ),
<span style="margin-left:8px;"></span>691                         .t_cgctl_dq                 ( '0  ),
<span style="margin-left:8px;"></span>692                         .t_rctl_ctl                 ( '0  ),
<span style="margin-left:8px;"></span>693                         .t_rctl_dq                  ( '0  ),
<span style="margin-left:8px;"></span>694                         .mode_ctl                   ( '0 ),
<span style="margin-left:8px;"></span>695                         .mode_clk                   ( '0 ),
<span style="margin-left:8px;"></span>696                         .mode_dm                    ( '0 ),
<span style="margin-left:8px;"></span>697                         .mode_dq                    ( '0 ),
<span style="margin-left:8px;"></span>698                         .mode_dqs                   ( '0 ),
<span style="margin-left:8px;"></span>699                         .mode_i_dm                  ( '0 ),
<span style="margin-left:8px;"></span>700                         .mode_i_dq                  ( '0 ),
<span style="margin-left:8px;"></span>701                         .mode_i_dqs                 ( '0 ),
<span style="margin-left:8px;"></span>702                         .pad_ref                    ( '0 ),
<span style="margin-left:8px;"></span>703                         .se                         ( '0 ),
<span style="margin-left:8px;"></span>704                         .se_ck                      ( '0 ),
<span style="margin-left:8px;"></span>705                         .shiftdr_ctl                ( '0 ),
<span style="margin-left:8px;"></span>706                         .shiftdr_clk                ( '0 ),
<span style="margin-left:8px;"></span>707                         .shiftdr_dm                 ( '0 ),
<span style="margin-left:8px;"></span>708                         .shiftdr_dq                 ( '0 ),
<span style="margin-left:8px;"></span>709                         .shiftdr_dqs                ( '0 ),
<span style="margin-left:8px;"></span>710                         .updatedr_ctl               ( '0 ),
<span style="margin-left:8px;"></span>711                         .updatedr_clk               ( '0 ),
<span style="margin-left:8px;"></span>712                         .updatedr_dm                ( '0 ),
<span style="margin-left:8px;"></span>713                         .updatedr_dq                ( '0 ),
<span style="margin-left:8px;"></span>714                         .updatedr_dqs               ( '0 ),
<span style="margin-left:8px;"></span>715                         .pad_comp                   (),
<span style="margin-left:8px;"></span>716                         .yc_clk                     (),
<span style="margin-left:8px;"></span>717                         .yc_ctl                     (),
<span style="margin-left:8px;"></span>718                         .y_dm                       (),
<span style="margin-left:8px;"></span>719                         .y_dq                       (),
<span style="margin-left:8px;"></span>720                         .y_dqs                      (),
<span style="margin-left:8px;"></span>721                         .vdd                        ( '1 ),
<span style="margin-left:8px;"></span>722                         .vddo                       ( '1 ),
<span style="margin-left:8px;"></span>723                         .vss                        ( '0 ),
<span style="margin-left:8px;"></span>724                     
<span style="margin-left:8px;"></span>725                         // FPGA signals
<span style="margin-left:8px;"></span>726                         //interrupts
<span style="margin-left:8px;"></span>727                         .fpga_irq_src               ( '0 ),
<span style="margin-left:8px;"></span>728                         .fpga_irq_set               ( ),
<span style="margin-left:8px;"></span>729                         // DMA request/acknowledge pairs for FPGA hardware handshake
<span style="margin-left:8px;"></span>730                         .dma_req_fpga               ( '0 ),
<span style="margin-left:8px;"></span>731                         .dma_ack_fpga               ( ),
<span style="margin-left:8px;"></span>732                         // FPGA AHB Slave
<span style="margin-left:8px;"></span>733                         .fpga_ahb_s0_haddr          ( ),
<span style="margin-left:8px;"></span>734                         .fpga_ahb_s0_hburst         ( ),
<span style="margin-left:8px;"></span>735                         .fpga_ahb_s0_hmastlock      ( ),
<span style="margin-left:8px;"></span>736                         .fpga_ahb_s0_hprot          ( ),
<span style="margin-left:8px;"></span>737                         .fpga_ahb_s0_hrdata         ( '0 ),
<span style="margin-left:8px;"></span>738                         .fpga_ahb_s0_hready         ( '0 ),
<span style="margin-left:8px;"></span>739                         .fpga_ahb_s0_hresp          ( '0 ),
<span style="margin-left:8px;"></span>740                         .fpga_ahb_s0_hsel           ( ),
<span style="margin-left:8px;"></span>741                         .fpga_ahb_s0_hsize          ( ),
<span style="margin-left:8px;"></span>742                         .fpga_ahb_s0_htrans         ( ),
<span style="margin-left:8px;"></span>743                         .fpga_ahb_s0_hwbe           ( ),
<span style="margin-left:8px;"></span>744                         .fpga_ahb_s0_hwdata         ( ),
<span style="margin-left:8px;"></span>745                         .fpga_ahb_s0_hwrite         ( ),
<span style="margin-left:8px;"></span>746                     `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>747                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>748                         .fpga_axi_m0_ar_addr        ( fpga_axi0_if.araddr ),
<span style="margin-left:8px;"></span>749                         .fpga_axi_m0_ar_burst       ( fpga_axi0_if.arburst ),
<span style="margin-left:8px;"></span>750                         .fpga_axi_m0_ar_cache       ( fpga_axi0_if.arcache ),
<span style="margin-left:8px;"></span>751                         .fpga_axi_m0_ar_id          ( fpga_axi0_if.arid   ),
<span style="margin-left:8px;"></span>752                         .fpga_axi_m0_ar_len         ( fpga_axi0_if.arlen  ),
<span style="margin-left:8px;"></span>753                         .fpga_axi_m0_ar_lock        ( fpga_axi0_if.arlock ),
<span style="margin-left:8px;"></span>754                         .fpga_axi_m0_ar_prot        ( fpga_axi0_if.arprot ),
<span style="margin-left:8px;"></span>755                         .fpga_axi_m0_ar_ready       (fpga_axi0_if.arready ),
<span style="margin-left:8px;"></span>756                         .fpga_axi_m0_ar_size        ( fpga_axi0_if.arsize ),
<span style="margin-left:8px;"></span>757                         .fpga_axi_m0_ar_valid       ( fpga_axi0_if.arvalid ),
<span style="margin-left:8px;"></span>758                         .fpga_axi_m0_aw_addr        ( fpga_axi0_if.awaddr  ),
<span style="margin-left:8px;"></span>759                         .fpga_axi_m0_aw_burst       ( fpga_axi0_if.awburst ),
<span style="margin-left:8px;"></span>760                         .fpga_axi_m0_aw_cache       ( fpga_axi0_if.awcache ),
<span style="margin-left:8px;"></span>761                         .fpga_axi_m0_aw_id          ( fpga_axi0_if.awid    ),
<span style="margin-left:8px;"></span>762                         .fpga_axi_m0_aw_len         ( fpga_axi0_if.awlen   ),
<span style="margin-left:8px;"></span>763                         .fpga_axi_m0_aw_lock        ( fpga_axi0_if.awlock  ),
<span style="margin-left:8px;"></span>764                         .fpga_axi_m0_aw_prot        ( fpga_axi0_if.awprot  ),
<span style="margin-left:8px;"></span>765                         .fpga_axi_m0_aw_ready       ( fpga_axi0_if.awready ),
<span style="margin-left:8px;"></span>766                         .fpga_axi_m0_aw_size        ( fpga_axi0_if.awsize  ),
<span style="margin-left:8px;"></span>767                         .fpga_axi_m0_aw_valid       ( fpga_axi0_if.awvalid ),
<span style="margin-left:8px;"></span>768                         .fpga_axi_m0_b_id           ( fpga_axi0_if.bid     ),
<span style="margin-left:8px;"></span>769                         .fpga_axi_m0_b_ready        ( fpga_axi0_if.bready  ),
<span style="margin-left:8px;"></span>770                         .fpga_axi_m0_b_resp         ( fpga_axi0_if.bresp   ),
<span style="margin-left:8px;"></span>771                         .fpga_axi_m0_b_valid        ( fpga_axi0_if.bvalid  ),
<span style="margin-left:8px;"></span>772                         .fpga_axi_m0_r_data         ( fpga_axi0_if.rdata   ),
<span style="margin-left:8px;"></span>773                         .fpga_axi_m0_r_id           ( fpga_axi0_if.rid     ),
<span style="margin-left:8px;"></span>774                         .fpga_axi_m0_r_last         ( fpga_axi0_if.rlast   ),
<span style="margin-left:8px;"></span>775                         .fpga_axi_m0_r_ready        ( fpga_axi0_if.rready  ),
<span style="margin-left:8px;"></span>776                         .fpga_axi_m0_r_resp         ( fpga_axi0_if.rresp   ),
<span style="margin-left:8px;"></span>777                         .fpga_axi_m0_r_valid        ( fpga_axi0_if.rvalid  ),
<span style="margin-left:8px;"></span>778                         .fpga_axi_m0_w_data         ( fpga_axi0_if.wdata   ),
<span style="margin-left:8px;"></span>779                         .fpga_axi_m0_w_last         ( fpga_axi0_if.wlast   ),
<span style="margin-left:8px;"></span>780                         .fpga_axi_m0_w_ready        ( fpga_axi0_if.wready  ),
<span style="margin-left:8px;"></span>781                         .fpga_axi_m0_w_strb         ( fpga_axi0_if.wstrb   ),
<span style="margin-left:8px;"></span>782                         .fpga_axi_m0_w_valid        ( fpga_axi0_if.wvalid  ),
<span style="margin-left:8px;"></span>783                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>784                         .fpga_axi_m1_ar_addr        (  fpga_axi1_if.araddr  ),
<span style="margin-left:8px;"></span>785                         .fpga_axi_m1_ar_burst       (  fpga_axi1_if.arburst ),
<span style="margin-left:8px;"></span>786                         .fpga_axi_m1_ar_cache       (  fpga_axi1_if.arcache ),
<span style="margin-left:8px;"></span>787                         .fpga_axi_m1_ar_id          (  fpga_axi1_if.arid    ),
<span style="margin-left:8px;"></span>788                         .fpga_axi_m1_ar_len         (  fpga_axi1_if.arlen   ),
<span style="margin-left:8px;"></span>789                         .fpga_axi_m1_ar_lock        (  fpga_axi1_if.arlock  ),
<span style="margin-left:8px;"></span>790                         .fpga_axi_m1_ar_prot        (  fpga_axi1_if.arprot  ),
<span style="margin-left:8px;"></span>791                         .fpga_axi_m1_ar_ready       (  fpga_axi1_if.arready  ),
<span style="margin-left:8px;"></span>792                         .fpga_axi_m1_ar_size        (  fpga_axi1_if.arsize  ),
<span style="margin-left:8px;"></span>793                         .fpga_axi_m1_ar_valid       (  fpga_axi1_if.arvalid ),
<span style="margin-left:8px;"></span>794                         .fpga_axi_m1_aw_addr        (  fpga_axi1_if.awaddr  ),
<span style="margin-left:8px;"></span>795                         .fpga_axi_m1_aw_burst       (  fpga_axi1_if.awburst ),
<span style="margin-left:8px;"></span>796                         .fpga_axi_m1_aw_cache       (  fpga_axi1_if.awcache ),
<span style="margin-left:8px;"></span>797                         .fpga_axi_m1_aw_id          (  fpga_axi1_if.awid    ),
<span style="margin-left:8px;"></span>798                         .fpga_axi_m1_aw_len         (  fpga_axi1_if.awlen   ),
<span style="margin-left:8px;"></span>799                         .fpga_axi_m1_aw_lock        (  fpga_axi1_if.awlock  ),
<span style="margin-left:8px;"></span>800                         .fpga_axi_m1_aw_prot        (  fpga_axi1_if.awprot  ),
<span style="margin-left:8px;"></span>801                         .fpga_axi_m1_aw_ready       (  fpga_axi1_if.awready ),
<span style="margin-left:8px;"></span>802                         .fpga_axi_m1_aw_size        (  fpga_axi1_if.awsize  ),
<span style="margin-left:8px;"></span>803                         .fpga_axi_m1_aw_valid       (  fpga_axi1_if.awvalid ),
<span style="margin-left:8px;"></span>804                         .fpga_axi_m1_b_id           (  fpga_axi1_if.bid     ),
<span style="margin-left:8px;"></span>805                         .fpga_axi_m1_b_ready        (  fpga_axi1_if.bready  ),
<span style="margin-left:8px;"></span>806                         .fpga_axi_m1_b_resp         (  fpga_axi1_if.bresp   ),
<span style="margin-left:8px;"></span>807                         .fpga_axi_m1_b_valid        (  fpga_axi1_if.bvalid  ),
<span style="margin-left:8px;"></span>808                         .fpga_axi_m1_r_data         (  fpga_axi1_if.rdata   ),
<span style="margin-left:8px;"></span>809                         .fpga_axi_m1_r_id           (  fpga_axi1_if.rid     ),
<span style="margin-left:8px;"></span>810                         .fpga_axi_m1_r_last         (  fpga_axi1_if.rlast   ),
<span style="margin-left:8px;"></span>811                         .fpga_axi_m1_r_ready        (  fpga_axi1_if.rready  ),
<span style="margin-left:8px;"></span>812                         .fpga_axi_m1_r_resp         (  fpga_axi1_if.rresp   ),
<span style="margin-left:8px;"></span>813                         .fpga_axi_m1_r_valid        (  fpga_axi1_if.rvalid  ),
<span style="margin-left:8px;"></span>814                         .fpga_axi_m1_w_data         (  fpga_axi1_if.wdata   ),
<span style="margin-left:8px;"></span>815                         .fpga_axi_m1_w_last         (  fpga_axi1_if.wlast   ),
<span style="margin-left:8px;"></span>816                         .fpga_axi_m1_w_ready        (  fpga_axi1_if.wready  ),
<span style="margin-left:8px;"></span>817                         .fpga_axi_m1_w_strb         (  fpga_axi1_if.wstrb   ),
<span style="margin-left:8px;"></span>818                         .fpga_axi_m1_w_valid        (  fpga_axi1_if.wvalid  ),
<span style="margin-left:8px;"></span>819                     `else        
<span style="margin-left:8px;"></span>820                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>821                         .fpga_axi_m0_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>822                         .fpga_axi_m0_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>823                         .fpga_axi_m0_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>824                         .fpga_axi_m0_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>825                         .fpga_axi_m0_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>826                         .fpga_axi_m0_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>827                         .fpga_axi_m0_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>828                         .fpga_axi_m0_ar_ready       ( ),
<span style="margin-left:8px;"></span>829                         .fpga_axi_m0_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>830                         .fpga_axi_m0_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>831                         .fpga_axi_m0_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>832                         .fpga_axi_m0_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>833                         .fpga_axi_m0_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>834                         .fpga_axi_m0_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>835                         .fpga_axi_m0_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>836                         .fpga_axi_m0_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>837                         .fpga_axi_m0_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>838                         .fpga_axi_m0_aw_ready       ( ),
<span style="margin-left:8px;"></span>839                         .fpga_axi_m0_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>840                         .fpga_axi_m0_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>841                         .fpga_axi_m0_b_id           ( ),
<span style="margin-left:8px;"></span>842                         .fpga_axi_m0_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>843                         .fpga_axi_m0_b_resp         ( ),
<span style="margin-left:8px;"></span>844                         .fpga_axi_m0_b_valid        ( ),
<span style="margin-left:8px;"></span>845                         .fpga_axi_m0_r_data         ( ),
<span style="margin-left:8px;"></span>846                         .fpga_axi_m0_r_id           ( ),
<span style="margin-left:8px;"></span>847                         .fpga_axi_m0_r_last         ( ),
<span style="margin-left:8px;"></span>848                         .fpga_axi_m0_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>849                         .fpga_axi_m0_r_resp         ( ),
<span style="margin-left:8px;"></span>850                         .fpga_axi_m0_r_valid        ( ),
<span style="margin-left:8px;"></span>851                         .fpga_axi_m0_w_data         ( '0 ),
<span style="margin-left:8px;"></span>852                         .fpga_axi_m0_w_last         ( '0 ),
<span style="margin-left:8px;"></span>853                         .fpga_axi_m0_w_ready        ( ),
<span style="margin-left:8px;"></span>854                         .fpga_axi_m0_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>855                         .fpga_axi_m0_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>856                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>857                         .fpga_axi_m1_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>858                         .fpga_axi_m1_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>859                         .fpga_axi_m1_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>860                         .fpga_axi_m1_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>861                         .fpga_axi_m1_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>862                         .fpga_axi_m1_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>863                         .fpga_axi_m1_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>864                         .fpga_axi_m1_ar_ready       ( ),
<span style="margin-left:8px;"></span>865                         .fpga_axi_m1_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>866                         .fpga_axi_m1_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>867                         .fpga_axi_m1_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>868                         .fpga_axi_m1_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>869                         .fpga_axi_m1_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>870                         .fpga_axi_m1_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>871                         .fpga_axi_m1_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>872                         .fpga_axi_m1_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>873                         .fpga_axi_m1_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>874                         .fpga_axi_m1_aw_ready       ( ),
<span style="margin-left:8px;"></span>875                         .fpga_axi_m1_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>876                         .fpga_axi_m1_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>877                         .fpga_axi_m1_b_id           ( ),
<span style="margin-left:8px;"></span>878                         .fpga_axi_m1_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>879                         .fpga_axi_m1_b_resp         ( ),
<span style="margin-left:8px;"></span>880                         .fpga_axi_m1_b_valid        ( ),
<span style="margin-left:8px;"></span>881                         .fpga_axi_m1_r_data         ( ),
<span style="margin-left:8px;"></span>882                         .fpga_axi_m1_r_id           ( ),
<span style="margin-left:8px;"></span>883                         .fpga_axi_m1_r_last         ( ),
<span style="margin-left:8px;"></span>884                         .fpga_axi_m1_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>885                         .fpga_axi_m1_r_resp         ( ),
<span style="margin-left:8px;"></span>886                         .fpga_axi_m1_r_valid        ( ),
<span style="margin-left:8px;"></span>887                         .fpga_axi_m1_w_data         ( '0 ),
<span style="margin-left:8px;"></span>888                         .fpga_axi_m1_w_last         ( '0 ),
<span style="margin-left:8px;"></span>889                         .fpga_axi_m1_w_ready        ( ),
<span style="margin-left:8px;"></span>890                         .fpga_axi_m1_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>891                         .fpga_axi_m1_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>892                     `endif    
<span style="margin-left:8px;"></span>893                         .pad_c                      ( '0 ),
<span style="margin-left:8px;"></span>894                         .pad_pull_en                (    ),
<span style="margin-left:8px;"></span>895                         .pad_pull_dir               (    ),
<span style="margin-left:8px;"></span>896                         .pad_i                      (    ),
<span style="margin-left:8px;"></span>897                         .pad_oen                    (    ),
<span style="margin-left:8px;"></span>898                         .pad_ds0                    (    ),
<span style="margin-left:8px;"></span>899                         .pad_ds1                    (    )
<span style="margin-left:8px;"></span>900                       );
<span style="margin-left:8px;"></span>901                     //---------------------------------------------------------------------------
<span style="margin-left:8px;"></span>902                     // PL outputs
<span style="margin-left:8px;"></span>903                     //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>904                       logic PL_INIT_o, PL_ENA_o, PL_REN_o, PL_CLK_o;
<span style="margin-left:8px;"></span>905                       logic [1:0]  PL_WEN_o;
<span style="margin-left:8px;"></span>906                       logic [31:0] PL_ADDR_o;
<span style="margin-left:8px;"></span>907                     
<span style="margin-left:8px;"></span>908                     //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>909                     // Failing bist
<span style="margin-left:8px;"></span>910                     //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>911                       bit fail_bist=0;
<span style="margin-left:8px;"></span>912                       logic [35:0] PL_DATA_o;
<span style="margin-left:8px;"></span>913                       assign pcb_if.pl_data_i = fail_bist? $urandom():PL_DATA_o;
<span style="margin-left:8px;"></span>914                     
<span style="margin-left:8px;"></span>915                     //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>916                     // Providing paddr and pclk to pcb assertions
<span style="margin-left:8px;"></span>917                     //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>918                       //assign pcb_if.paddr = apb_if_0.paddr;
<span style="margin-left:8px;"></span>919                       assign pcb_if.pclk = DUT.soc_fpga_intf_u.fcb_u.fcb_clk_i;
<span style="margin-left:8px;"></span>920                     //-----------------------------------------------------------------------------  
<span style="margin-left:8px;"></span>921                     // BRAM Model
<span style="margin-left:8px;"></span>922                     //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>923                        TDP36K_top brams(
<span style="margin-left:8px;"></span>924                         .PL_ENA_i (pcb_if.pl_ena_o), 
<span style="margin-left:8px;"></span>925                         .PL_REN_i (pcb_if.pl_ren_o), 
<span style="margin-left:8px;"></span>926                         .PL_CLK_i (pcb_if.pl_clk_o),
<span style="margin-left:8px;"></span>927                         .PL_WEN_i (pcb_if.pl_wen_o),
<span style="margin-left:8px;"></span>928                         .PL_ADDR_i(pcb_if.pl_addr_o),
<span style="margin-left:8px;"></span>929                         .PL_DATA_i(pcb_if.pl_data_o),
<span style="margin-left:8px;"></span>930                         .PL_INIT_i(pcb_if.pl_init_o),
<span style="margin-left:8px;"></span>931                         .PL_DATA_o(PL_DATA_o),
<span style="margin-left:8px;"></span>932                         .RAM_ID_i (pcb_if.ram_id),
<span style="margin-left:8px;"></span>933                         .GRESET_i (~DUT.soc_fpga_intf_u.fcb_u.fcb_rst_ni),
<span style="margin-left:8px;"></span>934                         .CLK_A1_i (1'b0), .CLK_B1_i(1'b0), // clocks from global routing
<span style="margin-left:8px;"></span>935                         .CLK_A2_i (1'b0), .CLK_B2_i(1'b0),
<span style="margin-left:8px;"></span>936                         .SCAN_EN_i(1'b0), .SCAN_RESET_i(1'b0), .SCAN_i(5'b0), .SCAN_CLK_i(1'b0), .SCAN_MODE_i(1'b0),
<span style="margin-left:8px;"></span>937                         .PL_INIT_o(PL_INIT_o), .PL_ENA_o  (PL_ENA_o), .PL_REN_o(PL_REN_o), .PL_CLK_o(PL_CLK_o),
<span style="margin-left:8px;"></span>938                         .PL_WEN_o (PL_WEN_o),  .PL_ADDR_o (PL_ADDR_o),
<span style="margin-left:8px;"></span>939                         .SPLIT_i  (1'b0),      .PROTECT1_i(1'b0),      .PROTECT2_i(1'b0)
<span style="margin-left:8px;"></span>940                        );
<span style="margin-left:8px;"></span>941                       
<span style="margin-left:8px;"></span>942                     //`ifdef VCD
<span style="margin-left:8px;"></span>943                     initial
<span style="margin-left:8px;"></span>944                     begin
<span style="margin-left:8px;"></span>945        1/1            $dumpfile(&quot;tb_waves.vcd&quot;);
<span style="margin-left:8px;"></span>946        1/1            $dumpvars(0, config_ss_tb.DUT.config_ss.i2c_u);
<span style="margin-left:8px;"></span>947        1/1            $dumpvars(1, config_ss_tb.DUT.config_ss);
<span style="margin-left:8px;"></span>948        1/1            $dumpvars(2, config_ss_tb);
<span style="margin-left:8px;"></span>949                     end
<span style="margin-left:8px;"></span>950                     //`endif 
<span style="margin-left:8px;"></span>951                     
<span style="margin-left:8px;"></span>952                     
<span style="margin-left:8px;"></span>953                     //`ifdef FSDB
<span style="margin-left:8px;"></span>954                     initial begin
<span style="margin-left:8px;"></span>955        1/1            $fsdbDumpfile(&quot;tb_waves.fsdb&quot;);
<span style="margin-left:8px;"></span>956        1/1            $fsdbDumpvars(0,&quot;+struct&quot;,&quot;+mda&quot;,&quot;+all&quot;);
<span style="margin-left:8px;"></span>957                     end
<span style="margin-left:8px;"></span>958                     //`endif
<span style="margin-left:8px;"></span>959                     
<span style="margin-left:8px;"></span>960                     
<span style="margin-left:8px;"></span>961                     integer i;
<span style="margin-left:8px;"></span>962                     initial begin
<span style="margin-left:8px;"></span>963                       //force config_ss_tb.DUT.memory_ss.sramb0_awlen[7:4] = 4'h0;
<span style="margin-left:8px;"></span>964        1/1            for (i = 0; i &lt; 128 ; i++)
<span style="margin-left:8px;"></span>965        1/1              config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo.mem[i] = 'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1152.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>24</td><td>23</td><td>95.83</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>24</td><td>23</td><td>95.83</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225
 EXPRESSION (spi_mosi_oe ? spi_mosi_out : 'hzzzzzzzz)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       226
 EXPRESSION (spi_mosi_oe ? 'hzzzzzzzz : spi_flash_mosi)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       228
 EXPRESSION (spi_miso_oe ? spi_miso_out : 'hzzzzzzzz)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       229
 EXPRESSION (spi_miso_oe ? 'hzzzzzzzz : spi_flash_miso)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (spi_hold_n_oe ? spi_hold_n_out : 'hzzzzzzzz)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (spi_hold_n_oe ? 'hzzzzzzzz : spi_flash_hold)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       234
 EXPRESSION (spi_wp_n_oe ? spi_wp_n_out : 'hzzzzzzzz)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       235
 EXPRESSION (spi_wp_n_oe ? 'hzzzzzzzz : spi_flash_wp)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       267
 EXPRESSION (((~config_ss_tb.svt_spi_vif_inst.oe_n[0])) ? config_ss_tb.svt_spi_vif_inst.mosi[0] : 'hzzzzzzzz)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       305
 EXPRESSION ((scl_o == 1'b0) ? 1'b0 : 1'bz)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       307
 EXPRESSION ((sda_o == 1'b0) ? 1'b0 : 1'bz)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       913
 EXPRESSION (fail_bist ? $urandom : PL_DATA_o)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1152.html" >config_ss_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">33</td>
<td class="rt">63.46 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">300</td>
<td class="rt">189</td>
<td class="rt">63.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">150</td>
<td class="rt">114</td>
<td class="rt">76.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">150</td>
<td class="rt">75</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">52</td>
<td class="rt">33</td>
<td class="rt">63.46 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">300</td>
<td class="rt">189</td>
<td class="rt">63.00 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">150</td>
<td class="rt">114</td>
<td class="rt">76.00 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">150</td>
<td class="rt">75</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>lb0_sout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>lb0_rts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>lb1_sout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>lb1_rts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SystemClock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_1066</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_clk_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_cs_n_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_mosi_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_miso_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_hold_n_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_wp_n_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_flash_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_flash_cs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_flash_mosi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_flash_miso</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_flash_hold</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_flash_wp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_clk_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_cs_n_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_clk_oe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_cs_n_oe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_mosi_oe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_miso_oe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_hold_n_oe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_wp_n_oe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_cs_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_mosi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_miso</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_wp_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_hold_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_mosi_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_miso_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_hold_n_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_wp_n_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fpga_clk0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fpga_clk1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>scl_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sda_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>scl_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sda_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>seed[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_INIT_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ENA_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_REN_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_CLK_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_WEN_o[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o[21:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o[31:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>fail_bist</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_DATA_o[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_DATA_o[35:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1152.html" >config_ss_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">225</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">226</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">229</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">231</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">235</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">267</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">305</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">307</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">913</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">334</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">370</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">372</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">500</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225          assign spi_flash_mosi = spi_mosi_oe ? spi_mosi_out : 'hz;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
226          assign spi_mosi_in    = spi_mosi_oe ? 'hz :spi_flash_mosi;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
228          assign spi_flash_miso = spi_miso_oe ? spi_miso_out : 'hz;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229          assign spi_miso_in    = spi_miso_oe ? 'hz :spi_flash_miso;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231          assign spi_flash_hold = spi_hold_n_oe ? spi_hold_n_out : 'hz;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232          assign spi_hold_n_in    = spi_hold_n_oe ? 'hz :spi_flash_hold;
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234          assign spi_flash_wp = spi_wp_n_oe ? spi_wp_n_out : 'hz;
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
235          assign spi_wp_n_in    = spi_wp_n_oe ? 'hz :spi_flash_wp;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
267          assign spi_mosi      = (~svt_spi_vif_inst.oe_n[0] ? svt_spi_vif_inst.mosi[0] : 'hz);
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
305        	assign i2c_if.scl    = (scl_o==0)? 1'b0 : 1'bz;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
307        	assign i2c_if.sda    = (sda_o==0)? 1'b0: 1'bz;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
913          assign pcb_if.pl_data_i = fail_bist? $urandom():PL_DATA_o;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
334        		`uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE)
           		<font color = "red">-1-</font>                                                         
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
370            `uvm_info("FCB CONFIG DONE TRIG WAIT","", UVM_LOW)
               <font color = "red">-1-</font>                                                  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
372            `uvm_info("FCB CONFIG DONE TRIGGERED","", UVM_LOW)
               <font color = "red">-1-</font>                                                  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
500          if(config_ss_env_intf.rs_pll_intf.rst_por)
             <font color = "green">-1-</font>  
501         	 $assertkill;
           <font color = "green"> 	 ==></font>
            	 MISSING_ELSE
           <font color = "green"> 	 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_158111">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_config_ss_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
