D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_13
SYNC_FLUSH_CTL	,	V_220
vram_end	,	V_91
r6xx_remap_render_backend	,	F_49
radeon_card_posted	,	F_150
upper_32_bits	,	F_4
rv770_pcie_gart_disable	,	F_22
INACTIVE_QD_PIPES_SHIFT	,	V_177
CB_COLOR6_BASE	,	V_275
dev	,	V_43
DEALLOC_DIST_MASK	,	V_209
radeon_gart_table_vram_free	,	F_26
RREG16	,	F_178
SPI_CONFIG_CNTL	,	V_179
PA_SC_MODE_CNTL	,	V_261
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_65
backend_map	,	V_190
MC_VM_MD_L1_TLB2_CNTL	,	V_57
num_gpu_pages	,	V_303
DMA_PACKET	,	F_119
rv770_page_flip	,	F_1
VOLTAGE_SW	,	V_37
R7XX_MAX_SIMDS	,	V_184
ring_obj	,	V_334
"IB initialization failed (%d).\n"	,	L_14
TARGET_LINK_SPEED_MASK	,	V_361
rv515_mc_resume	,	F_32
r700_cp_fini	,	F_42
radeon_fence	,	V_304
SQ_THREAD_RESOURCE_MGMT	,	V_238
BANK_SELECT	,	F_15
"Expecting atombios for R600 GPU\n"	,	L_17
ENABLE_L2_FRAGMENT_PROCESSING	,	V_47
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_74
rptr_save_reg	,	V_127
max_pipes	,	V_154
"r600 startup failed on resume\n"	,	L_16
CGTS_SYS_TCC_DISABLE	,	V_204
r600_vram_scratch_init	,	F_126
crtc_offset	,	V_10
EFFECTIVE_L2_QUEUE_SIZE	,	F_14
crtc_base	,	V_4
PA_SC_LINE_STIPPLE_STATE	,	V_258
DCP_TILING_CONFIG	,	V_200
r600_ih_ring_init	,	F_160
CACHE_DEPTH	,	F_58
ASIC_T_SHIFT	,	V_24
MC_VM_FB_LOCATION	,	V_95
TC_ONLY	,	V_251
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_21
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_362
bios	,	V_332
"failed blitter (%d) falling back to memcpy\n"	,	L_10
NUM_INTERP	,	F_99
sx_max_export_size	,	V_163
VGT_ES_PER_GS	,	V_254
ASIC_IS_AVIVO	,	F_148
"disabling GPU acceleration\n"	,	L_20
RREG32	,	F_2
"radeon: moving bo (%d).\n"	,	L_8
RADEON_GPU_PAGE_SHIFT	,	V_315
LC_LINK_WIDTH_RD_SHIFT	,	V_350
R7XX_MAX_PIPES_MASK	,	V_183
FORCE_EOV_MAX_REZ_CNT	,	F_96
NUM_VS_THREADS	,	F_84
CACHE_INVALIDATION	,	F_97
sem	,	V_307
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_53
mc_vram_size	,	V_285
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_54
PAGE_TABLE_DEPTH	,	F_19
D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_15
r600_audio_init	,	F_138
radeon_mc	,	V_282
radeon_voltage	,	V_34
real_vram_size	,	V_286
i	,	V_11
BANK_SWAPS	,	F_54
j	,	V_82
req_ps_idx	,	V_26
sq_dyn_gpr_size_simd_ab_0	,	V_140
D1GRPH_SECONDARY_SURFACE_ADDRESS	,	V_17
dma_ring_index	,	V_311
r	,	V_40
pci_resource_len	,	F_107
NUM_GS_STACK_ENTRIES	,	F_89
ENABLE_NEW_SMX_ADDRESS	,	V_217
radeon_semaphore_create	,	F_110
VC_AND_TC	,	V_253
radeon_atom_set_voltage	,	F_9
config	,	V_150
GRBM_SOFT_RESET	,	V_116
SCRATCH_UMSK	,	V_107
"Card not posted and no BIOS - ignoring\n"	,	L_18
cc_gc_shader_pipe_config	,	V_143
CACHE_UPDATE_MODE	,	F_16
VGT_OUT_DEALLOC_CNTL	,	V_208
CB_COLOR2_BASE	,	V_271
VC_ENHANCE	,	V_281
ret	,	V_341
size_af	,	V_284
PA_SC_AA_CONFIG	,	V_263
radeon_gart_table_vram_pin	,	F_12
radeon_gart_fini	,	F_25
DX9_CONSTS	,	V_233
SX_MISC	,	V_260
gart	,	V_41
R600_CP_RB_RPTR	,	V_322
LC_LINK_WIDTH_MASK	,	V_351
r600_count_pipe_bits	,	F_47
speed_cntl	,	V_338
DRM_ERROR	,	F_111
PA_SC_FIFO_SIZE	,	V_226
PCIE_LC_LINK_WIDTH_CNTL	,	V_346
CGTS_TCC_DISABLE	,	V_205
SQ_MS_FIFO_SIZES	,	V_231
crtcs	,	V_7
CP_PFP_HALT	,	V_106
size_bf	,	V_283
GS_PRIO	,	F_76
is_atom_bios	,	V_331
"Wait for MC idle timedout !\n"	,	L_5
LC_UPCONFIGURE_DIS	,	V_347
RADEON_IS_AGP	,	V_87
GB_TILING_CONFIG	,	V_199
SMX_SAR_CTL0	,	V_221
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_210
atom_asic_init	,	F_140
radeon_ttm_set_active_vram_size	,	F_35
gtt_end	,	V_69
active_number	,	V_149
DMA_TILING_CONFIG	,	V_202
DB_DEBUG3	,	V_222
asic	,	V_309
DB_DEBUG4	,	V_223
MC_ARB_RAMCFG	,	V_174
radeon_gem_fini	,	F_168
disabled_rb_mask	,	V_148
AUTO_INVLD_EN	,	F_98
DONE_FIFO_HIWATER	,	F_71
sx_debug_1	,	V_130
DMA_TILING_CONFIG2	,	V_203
WREG32_PCIE_P	,	F_177
SQ_CONFIG	,	V_232
atom_context	,	V_329
sx_num_of_sets	,	V_167
VGT_CACHE_INVALIDATION	,	V_250
DRM_DEBUG	,	F_6
family	,	V_58
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_75
NOOFBANK_MASK	,	V_191
ACK_FLUSH_CTL	,	F_61
VGT_GS_PER_VS	,	V_256
DMA_RB_RPTR	,	V_326
VM_L2_CNTL	,	V_45
pfp_fw	,	V_112
LC_RENEGOTIATION_SUPPORT	,	V_348
ROW_TILING	,	F_52
RADEON_IS_PCIE	,	V_344
radeon_gtt_location	,	F_104
rv770_gpu_init	,	F_45
BANK_TILING	,	F_50
max_hw_contexts	,	V_161
CP_MEQ_THRESHOLDS	,	V_213
r600_dma_stop	,	F_143
tmp	,	V_8
ENABLE_L1_FRAGMENT_PROCESSING	,	V_52
CP_ME_CNTL	,	V_104
rv770_agp_enable	,	F_27
ENABLE_L2_CACHE	,	V_46
VGA_MEMORY_DISABLE	,	V_85
RADEON_RING_TYPE_GFX_INDEX	,	V_109
ddev	,	V_333
ih	,	V_335
radeon_gart_table_vram_unpin	,	F_23
R700_PFP_UCODE_SIZE	,	V_120
CB_COLOR5_BASE	,	V_274
PA_SC_CLIPRECT_RULE	,	V_264
vram_width	,	V_296
radeon_ib_pool_fini	,	F_165
CGTS_USER_TCC_DISABLE	,	V_207
radeon_fence_note_sync	,	F_117
SPI_INPUT_Z	,	V_266
gb_tiling_config	,	V_141
CP_ME_HALT	,	V_105
ROQ_IB2_START	,	F_56
NOOFROWS_MASK	,	V_196
CONFIG_MEMSIZE	,	V_300
hdp_host_path_cntl	,	V_139
current_vddc	,	V_38
DRM_INFO	,	F_21
gs_prim_buffer_depth	,	V_135
requested_power_state_index	,	V_28
D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_16
max_gs_threads	,	V_162
MC_VM_AGP_BASE	,	V_101
radeon_fence_need_sync	,	F_115
ring_size	,	V_320
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_357
save	,	V_81
max_stack_entries	,	V_160
tiling_nbanks	,	V_193
R600_CP_RB_WPTR	,	V_323
PA_SC_FORCE_EOV_MAX_CNTS	,	V_249
HDP_NONSURFACE_SIZE	,	V_98
CP_PFP_UCODE_DATA	,	V_121
u16	,	T_5
ENABLE_L1_TLB	,	V_51
size_in_dw	,	V_312
radeon_fence_driver_init	,	F_154
radeon_fence_emit	,	F_120
ROQ_IB1_START	,	F_55
MC_VM_MD_L1_TLB1_CNTL	,	V_56
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_89
CP_ME_RAM_DATA	,	V_124
GRBM_CNTL	,	V_173
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_4
NUM_PS_STACK_ENTRIES	,	F_87
R7XX_MAX_PIPES	,	V_178
CHANSIZE_MASK	,	V_292
r600_init_microcode	,	F_125
"failed initializing CP fences (%d).\n"	,	L_11
"radeon: audio init failed\n"	,	L_15
CHANSIZE_OVERRIDE	,	V_291
HDP_NONSURFACE_INFO	,	V_97
NUM_VS_STACK_ENTRIES	,	F_88
gtt_base_align	,	V_287
rv770_pm_misc	,	F_8
CC_RB_BACKEND_DISABLE	,	V_181
rv770_mc_init	,	F_105
DISABLE_TILE_COVERED_FOR_PS_ITER	,	V_224
sq_config	,	V_137
PS_PRIO	,	F_74
pdev	,	V_298
MC_VM_MB_L1_TLB2_CNTL	,	V_63
u32	,	T_1
mc	,	V_66
r600_irq_suspend	,	F_144
radeon_fence_driver_start_ring	,	F_130
HDP_TILING_CONFIG	,	V_201
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_92
agp_base	,	V_102
vram_is_ddr	,	V_290
SQ_DYN_GPR_SIZE_SIMD_AB_0	,	V_241
radeon_crtc	,	V_5
radeon_semaphore	,	V_306
SQ_DYN_GPR_SIZE_SIMD_AB_4	,	V_245
SQ_DYN_GPR_SIZE_SIMD_AB_3	,	V_244
CP_PFP_UCODE_ADDR	,	V_119
SQ_DYN_GPR_SIZE_SIMD_AB_2	,	V_243
"failed initializing DMA fences (%d).\n"	,	L_12
SQ_DYN_GPR_SIZE_SIMD_AB_1	,	V_242
SQ_DYN_GPR_SIZE_SIMD_AB_7	,	V_248
SQ_DYN_GPR_SIZE_SIMD_AB_6	,	V_247
SQ_DYN_GPR_SIZE_SIMD_AB_5	,	V_246
rv770_suspend	,	F_141
CB_COLOR3_BASE	,	V_272
ASIC_T_MASK	,	V_23
SC_EARLYZ_TILE_FIFO_SIZE	,	F_68
rv770_cp_load_microcode	,	F_36
smx_dc_ctl0	,	V_131
BUF_SWAP_32BIT	,	V_114
SC_PRIM_FIFO_SIZE	,	F_66
gtt_start	,	V_67
accel_working	,	V_330
AVIVO_D1GRPH_SURFACE_UPDATE_PENDING	,	V_20
num_loops	,	V_314
PA_SC_EDGERULE	,	V_262
drm_pcie_get_speed_cap_mask	,	F_175
cc_rb_backend_disable	,	V_142
VC_ENABLE	,	V_234
SMX_BUFFER_SIZE	,	F_65
max_threads	,	V_159
visible_vram_size	,	V_103
radeon_fence_driver_fini	,	F_169
HDP_HOST_PATH_CNTL	,	V_278
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_39
TCP_CNTL	,	V_277
rv515_mc_stop	,	F_29
GRBM_READ_TIMEOUT	,	F_46
dev_warn	,	F_31
R600_RING_TYPE_DMA_INDEX	,	V_319
CP_PERFMON_CNTL	,	V_230
r600_irq_fini	,	F_163
PIPE_TILING	,	F_48
u64	,	T_2
tiling_npipes	,	V_186
radeon_ib_pool_init	,	F_137
CP_ME_RAM_WADDR	,	V_122
"limiting VRAM\n"	,	L_6
AVIVO_D1GRPH_UPDATE_LOCK	,	V_12
pm	,	V_27
rv770_copy_dma	,	F_109
fence	,	V_305
GS_FLUSH_CTL	,	F_60
ps	,	V_32
aper_size	,	V_299
ring	,	V_108
ALU_UPDATE_FIFO_HIWATER	,	F_72
DIV_ROUND_UP	,	F_112
DMA_PACKET_COPY	,	V_317
radeon_agp_init	,	F_155
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
r600_mc_wait_for_idle	,	F_30
r600_irq_set	,	F_133
POSITION_BUFFER_SIZE	,	F_64
radeon_ring_fini	,	F_43
vram_start	,	V_88
lanes	,	V_337
r700_cp_stop	,	F_34
SX_EXPORT_BUFFER_SIZES	,	V_225
CB_COLOR7_FRAG	,	V_268
CHIP_RV740	,	V_59
MC_VM_MD_L1_TLB0_CNTL	,	V_55
sc_earlyz_tile_fifo_fize	,	V_170
R700_PM4_UCODE_SIZE	,	V_123
SMX_EVENT_CTL	,	V_219
link_cntl2	,	V_339
NOOFROWS_SHIFT	,	V_197
EXPORT_SRC_C	,	V_235
RADEON_WB_CP_RPTR_OFFSET	,	V_321
radeon_update_bandwidth_info	,	F_108
sc_prim_fifo_size	,	V_168
link_width_cntl	,	V_336
SC_HIZ_TILE_FIFO_SIZE	,	F_67
CHIP_RV730	,	V_171
VM_CONTEXT0_CNTL	,	V_72
r600_pcie_gart_tlb_flush	,	F_20
NUM_ES_GPRS	,	F_82
LC_LINK_WIDTH_RD_MASK	,	V_349
ring_index	,	V_308
radeon_wb_disable	,	F_145
EFFECTIVE_L1_QUEUE_SIZE	,	F_18
__be32	,	T_3
r600_blit_init	,	F_127
ASIC_IS_X2	,	F_174
RB_BUFSZ	,	F_39
sx_max_export_pos_size	,	V_164
dst_offset	,	V_302
R7XX_MAX_BACKENDS	,	V_182
BURSTLENGTH_SHIFT	,	V_195
radeon_pcie_gen2	,	V_342
PA_SC_LINE_STIPPLE	,	V_265
MM_CFGREGS_CNTL	,	V_359
MC_VM_AGP_BOT	,	V_100
r600_cp_resume	,	F_135
rdev	,	V_2
rv515_mc_save	,	V_80
radeon_surface_init	,	F_152
sq_thread_resource_mgmt	,	V_138
be32_to_cpup	,	F_41
HDP_NONSURFACE_BASE	,	V_96
cur_size_in_dw	,	V_313
radeon_atombios_fini	,	F_172
sq_num_cf_insts	,	V_166
D1GRPH_PRIMARY_SURFACE_ADDRESS	,	V_18
power_state	,	V_33
fw_data	,	V_110
r600_pcie_gart_init	,	F_161
r600_dma_resume	,	F_136
PIPE_TILING__SHIFT	,	V_189
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_358
CHIP_RV710	,	V_172
DRM_PCIE_SPEED_50	,	V_345
NOOFBANK_SHIFT	,	V_192
SMX_DC_CTL0	,	V_218
radeon_ring_lock	,	F_113
rv770_mc_program	,	F_28
radeon_bo_init	,	F_157
RADEON_CP_PACKET2	,	V_324
R7XX_MAX_SIMDS_MASK	,	V_185
radeon_device	,	V_1
mdelay	,	F_40
PA_CL_ENHANCE	,	V_279
NUM_ES_THREADS	,	F_85
rv770_init	,	F_146
sx_max_export_smx_size	,	V_165
ES_PRIO	,	F_77
NUM_GS_GPRS	,	F_81
CB_COLOR1_BASE	,	V_270
MC_SHARED_CHMAP	,	V_293
req_cm_idx	,	V_29
"Setting: v: %d\n"	,	L_2
radeon_ring	,	V_126
LC_CLR_FAILED_SPD_CHANGE_CNT	,	V_363
rv770_pcie_gen2_enable	,	F_124
r600_irq_init	,	F_131
R600_WB_DMA_RPTR_OFFSET	,	V_325
PA_SC_MULTI_CHIP_CNTL	,	V_227
MC_VM_MB_L1_TLB0_CNTL	,	V_61
EFFECTIVE_L1_TLB_SIZE	,	F_17
rv770_pcie_gart_fini	,	F_24
radeon_ring_init	,	F_134
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_90
max_gprs	,	V_158
BURSTLENGTH_MASK	,	V_194
mode_info	,	V_6
VS_PRIO	,	F_75
CB_COLOR0_BASE	,	V_269
HDP_DEBUG1	,	V_83
AVIVO_D1GRPH_UPDATE	,	V_9
WREG16	,	F_179
idx	,	V_316
ES_AND_GS_AUTO	,	V_252
CHIP_RV770	,	V_153
rv770_startup	,	F_123
PCIE_LC_SPEED_CNTL	,	V_356
radeon_wb_fini	,	F_164
ta_aux_cntl	,	V_129
WREG32	,	F_3
ENABLE_CONTEXT	,	V_73
radeon_semaphore_sync_rings	,	F_116
gpu_addr	,	V_94
TA_CNTL_AUX	,	V_214
inactive_pipes	,	V_146
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_48
radeon_irq_kms_init	,	F_158
clock_info	,	V_36
VM_L2_CNTL2	,	V_49
VM_L2_CNTL3	,	V_50
dev_err	,	F_11
RB_NO_UPDATE	,	V_115
VGT_NUM_INSTANCES	,	V_228
tile_config	,	V_198
RADEON_IS_IGP	,	V_343
VTX_DONE_DELAY	,	F_69
NUM_VS_GPRS	,	F_79
mask	,	V_340
"VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n"	,	L_7
MC_VM_AGP_TOP	,	V_99
NUM_PS_THREADS	,	F_83
LC_GEN2_EN_STRAP	,	V_364
CC_GC_SHADER_PIPE_CONFIG	,	V_175
"radeon: IH init failed (%d).\n"	,	L_13
voltage	,	V_35
NUM_CLAUSE_TEMP_GPRS	,	F_80
__BIG_ENDIAN	,	F_37
rv770	,	V_151
rv515_vga_render_disable	,	F_33
DB_CLK_OFF_DELAY	,	F_62
FORCE_EOV_MAX_CLK_CNT	,	F_95
me_fw	,	V_111
CB_COLOR7_BASE	,	V_276
GROUP_SIZE	,	F_51
tiling_group_size	,	V_152
rv770_get_temp	,	F_7
dummy_page	,	V_76
PIPE_TILING__MASK	,	V_188
CACHE_FIFO_SIZE	,	F_70
uint64_t	,	T_4
LC_RECONFIG_ARC_MISSING_ESCAPE	,	V_352
max_simds	,	V_156
r600_scratch_init	,	F_151
CGTS_USER_SYS_TCC_DISABLE	,	V_206
dev_info	,	F_102
"GPU not posted. posting now...\n"	,	L_19
VGT_GS_PER_ES	,	V_255
radeon_wb_init	,	F_129
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_68
CLIP_VTX_REORDER_ENA	,	V_280
actual_temp	,	V_25
FETCH_FIFO_HIWATER	,	F_73
numchan	,	V_289
mc_arb_ramcfg	,	V_144
MC_VM_MD_L1_TLB3_CNTL	,	V_60
NUM_GS_THREADS	,	F_86
radeon_vram_location	,	F_103
"No VRAM object for PCIE GART.\n"	,	L_3
VGT_GS_VERTEX_REUSE	,	V_257
SIMDB_RING0	,	F_93
aper_base	,	V_297
SIMDB_RING1	,	F_94
r600_audio_fini	,	F_142
radeon_semaphore_free	,	F_114
num_gs_verts_per_thread	,	V_133
chansize	,	V_288
radeon_ring_unlock_commit	,	F_122
radeon_irq_kms_fini	,	F_132
usec_timeout	,	V_19
kfree	,	F_173
MM_WR_TO_CFG_EN	,	V_360
requested_clock_mode_index	,	V_30
flags	,	V_86
max_backends	,	V_157
COLOR_BUFFER_SIZE	,	F_63
r600_dma_fini	,	F_162
VTX_REUSE_DEPTH_MASK	,	V_211
gtt_size	,	V_78
DISABLE_INTERP_1	,	V_180
copy	,	V_310
R7XX_MAX_BACKENDS_MASK	,	V_187
robj	,	V_42
EINVAL	,	V_44
VGA_HDP_CONTROL	,	V_84
NUM_CLIP_SEQ	,	F_100
LC_UPCONFIGURE_SUPPORT	,	V_355
shader_pipe_config	,	V_147
udelay	,	F_5
NOOFCHAN_SHIFT	,	V_295
src_offset	,	V_301
LC_RENEGOTIATE_EN	,	V_354
DISABLE_CUBE_ANISO	,	V_215
data	,	V_118
table_addr	,	V_71
CG_MULT_THERMAL_STATUS	,	V_22
CP_QUEUE_THRESHOLDS	,	V_212
r600_ring_init	,	F_159
MC_VM_MB_L1_TLB1_CNTL	,	V_62
LC_RECONFIG_NOW	,	V_353
rv770_pcie_gart_enable	,	F_10
r600_blit_fini	,	F_128
radeon_power_state	,	V_31
radeon_ring_unlock_undo	,	F_121
num_qd_pipes	,	V_128
vgt_gs_per_es	,	V_134
SQ_STACK_RESOURCE_MGMT_2	,	V_240
SQ_STACK_RESOURCE_MGMT_1	,	V_239
NUM_ES_STACK_ENTRIES	,	F_90
MC_VM_MB_L1_TLB3_CNTL	,	V_64
CP_ME_RAM_RADDR	,	V_125
SPI_CONFIG_CNTL_1	,	V_229
r700_vram_gtt_location	,	F_101
radeon_ring_write	,	F_118
pci_resource_start	,	F_106
vram_scratch	,	V_93
max_tile_pipes	,	V_155
radeon_get_clock_info	,	F_153
DMA_PACKET_NOP	,	V_328
radeon_gart_restore	,	F_13
STQ_SPLIT	,	F_57
rv770_resume	,	F_139
sc_hiz_tile_fifo_size	,	V_169
SPI_PS_IN_CONTROL_0	,	V_267
D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_14
ES_FLUSH_CTL	,	F_59
RB_BLKSZ	,	F_38
SIMDA_RING1	,	F_92
SIMDA_RING0	,	F_91
"Failed to load firmware!\n"	,	L_9
INACTIVE_QD_PIPES_MASK	,	V_176
radeon_get_bios	,	F_147
rlc_fw	,	V_318
radeon_bo_fini	,	F_171
sq_ms_fifo_sizes	,	V_136
ready	,	V_79
radeon_agp_disable	,	F_156
DMA_RB_WPTR	,	V_327
radeon_atombios_init	,	F_149
r600_vram_scratch_fini	,	F_167
RREG32_PCIE_P	,	F_176
addr	,	V_77
radeon_agp_fini	,	F_170
SX_DEBUG_1	,	V_216
db_debug3	,	V_132
temp	,	V_21
db_debug4	,	V_145
CP_RB_CNTL	,	V_113
SOFT_RESET_CP	,	V_117
NUM_PS_GPRS	,	F_78
SQ_GPR_RESOURCE_MGMT_1	,	V_236
SQ_GPR_RESOURCE_MGMT_2	,	V_237
radeon_scratch_free	,	F_44
NOOFCHAN_MASK	,	V_294
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_70
CB_COLOR4_BASE	,	V_273
SAMPLE_SPLIT	,	F_53
VGT_STRMOUT_EN	,	V_259
rv770_fini	,	F_166
crtc_id	,	V_3
