-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-009                                 
-- Generated date:              Tue May 03 14:26:41 +0100 2016                      

Solution Settings: Render.v14
  Current state: schedule
  Project: RenderBlock
  
  Design Input Files Specified
    $PROJECT_HOME/src/Render.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Render/core                       10 5242882    5242882            0  0          
    Design Total:                      10 5242882    5242882            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /Render/core             
    
  I/O Data Ranges
    Port        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------- ---- -------- --------- --------- ------- -------- --------
    clk         IN   Unsigned         1                                     
    rst         IN   Unsigned         1                                     
    v_out:rsc.z OUT  Unsigned        12                                     
    
  Memory Resources
    Resource Name: /Render/v_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 12
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /Render/v_out    0:11 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process      Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /Render/core main               Infinite       2      5242882  104.86 ms       2               
    /Render/core   main-1:for        1310720       2      2621440   52.43 ms                       
    /Render/core   main-2:for        1310720       2      2621440   52.43 ms                       
    
  Loop Execution Profile
    Process      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------ ---------------- ------------ -------------------------- ----------------- --------
    /Render/core main                       2                        0.00          5242882           
    /Render/core   main-1:for         2621440                       50.00          2621440           
    /Render/core   main-2:for         2621440                       50.00          2621440           
    
  End of Report
