# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: SOC_FPGA_INTF_AXI_M0
desc: SOC interface connection AXI Master 0
category: periphery

ports:
   M0_ARADDR[31:0]:
     dir: input
     desc: 
   M0_ARBURST[1:0]:
     dir: input
     desc: 
   M0_ARCACHE[3:0]:
     dir: input
     desc: 
   M0_ARID[3:0]:
     dir: input
     desc: 
   M0_ARLEN[2:0]:
     dir: input
     desc: 
   M0_ARLOCK:
     dir: input
     desc: 
   M0_ARPROT[2:0]:
     dir: input
     desc: 
   M0_ARREADY:
     dir: output
     desc: 
   M0_ARSIZE[2:0]:
     dir: input
     desc: 
   M0_ARVALID:
     dir: input
     desc: 
   M0_AWADDR[31:0]:
     dir: input
     desc: 
   M0_AWBURST[1:0]:
     dir: input
     desc: 
   M0_AWCACHE[3:0]:
     dir: input
     desc: 
   M0_AWID[3:0]:
     dir: input
     desc: 
   M0_AWLEN[2:0]:
     dir: input
     desc: 
   M0_AWLOCK:
     dir: input
     desc: 
   M0_AWPROT[2:0]:
     dir: input
     desc: 
   M0_AWREADY:
     dir: output
     desc: 
   M0_AWSIZE[2:0]:
     dir: input
     desc: 
   M0_AWVALID:
     dir: input
     desc: 
   M0_BID[3:0]:
     dir: output
     desc: 
   M0_BREADY:
     dir: input
     desc: 
   M0_BRESP[1:0]:
     dir: output
     desc: 
   M0_BVALID:
     dir: output
     desc: 
   M0_RDATA[63:0]:
     dir: output
     desc: 
   M0_RID[3:0]:
     dir: output
     desc: 
   M0_RLAST:
     dir: output
     desc: 
   M0_RREADY:
     dir: input
     desc: 
   M0_RRESP[1:0]:
     dir: output
     desc: 
   M0_RVALID:
     dir: output
     desc: 
   M0_WDATA[63:0]:
     dir: input
     desc: 
   M0_WLAST:
     dir: input
     desc: 
   M0_WREADY:
     dir: output
     desc: 
   M0_WSTRB[7:0]:
     dir: input
     desc: 
   M0_WVALID:
     dir: input
     desc: 
   M0_ACLK:
     dir: input
     desc: 
   M0_ARESETN_I:
     dir: output
     desc: 
