

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 429 clock pin(s) of sequential element(s)
0 instances converted, 429 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
@K:CKID0002       CLKA                port                   5          clk_div_1M.clk_count[3]
===============================================================================================
======================================================================== Gated/Generated Clocks ========================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      Explanation                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_div_1M.clk_out     DFN1C0                 429        r_Master_CM_DV_0     No generated or derived clock directive on output of sequential instance
========================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

