import chisel3._

class MachineModeCoreInterface extends Bundle {
	val clock = Input(Clock())
	val reset = Input(Bool())
	val io_reset_rst_n = Input(Bool())
	val io_reset_boot_addr = Input(UInt(32.W))
	val io_instr_instr_req = Output(Bool())
	val io_instr_instr_gnt = Input(Bool())
	val io_instr_instr_addr = Output(UInt(32.W))
	val io_instr_instr_rdata = Input(UInt(32.W))
	val io_data_data_req = Output(Bool())
	val io_data_data_gnt = Input(Bool())
	val io_data_data_addr = Output(UInt(32.W))
	val io_data_data_be = Output(UInt(4.W))
	val io_data_data_we = Output(Bool())
	val io_data_data_wdata = Output(UInt(32.W))
	val io_data_data_rdata = Input(UInt(32.W))
	val io_rvfi_rvfi_valid = Output(Bool())
	val io_rvfi_rvfi_order = Output(UInt(64.W))
	val io_rvfi_rvfi_insn = Output(UInt(32.W))
	val io_rvfi_rvfi_trap = Output(Bool())
	val io_rvfi_rvfi_halt = Output(Bool())
	val io_rvfi_rvfi_intr = Output(Bool())
	val io_rvfi_rvfi_mode = Output(UInt(2.W))
	val io_rvfi_rvfi_ixl = Output(UInt(2.W))
	val io_rvfi_rvfi_rs1_addr = Output(UInt(5.W))
	val io_rvfi_rvfi_rs2_addr = Output(UInt(5.W))
	val io_rvfi_rvfi_rs1_rdata = Output(UInt(32.W))
	val io_rvfi_rvfi_rs2_rdata = Output(UInt(32.W))
	val io_rvfi_rvfi_rd_addr = Output(UInt(5.W))
	val io_rvfi_rvfi_rd_wdata = Output(UInt(32.W))
	val io_rvfi_rvfi_pc_rdata = Output(UInt(32.W))
	val io_rvfi_rvfi_pc_wdata = Output(UInt(32.W))
	val io_rvfi_rvfi_mem_addr = Output(UInt(32.W))
	val io_rvfi_rvfi_mem_rmask = Output(UInt(4.W))
	val io_rvfi_rvfi_mem_wmask = Output(UInt(4.W))
	val io_rvfi_rvfi_mem_rdata = Output(UInt(32.W))
	val io_rvfi_rvfi_mem_wdata = Output(UInt(32.W))
	val csr_rvfi_0_2_rmask = Output(UInt(32.W))
	val csr_rvfi_0_2_wmask = Output(UInt(32.W))
	val csr_rvfi_0_2_rdata = Output(UInt(32.W))
	val csr_rvfi_0_2_wdata = Output(UInt(32.W))
	val csr_rvfi_1_2_rmask = Output(UInt(32.W))
	val csr_rvfi_1_2_wmask = Output(UInt(32.W))
	val csr_rvfi_1_2_rdata = Output(UInt(32.W))
	val csr_rvfi_1_2_wdata = Output(UInt(32.W))
	val csr_rvfi_2_2_rmask = Output(UInt(32.W))
	val csr_rvfi_2_2_wmask = Output(UInt(32.W))
	val csr_rvfi_2_2_rdata = Output(UInt(32.W))
	val csr_rvfi_2_2_wdata = Output(UInt(32.W))
	val csr_rvfi_3_2_rmask = Output(UInt(32.W))
	val csr_rvfi_3_2_wmask = Output(UInt(32.W))
	val csr_rvfi_3_2_rdata = Output(UInt(32.W))
	val csr_rvfi_3_2_wdata = Output(UInt(32.W))
	val csr_rvfi_4_2_rmask = Output(UInt(32.W))
	val csr_rvfi_4_2_wmask = Output(UInt(32.W))
	val csr_rvfi_4_2_rdata = Output(UInt(32.W))
	val csr_rvfi_4_2_wdata = Output(UInt(32.W))
	val csr_rvfi_5_2_rmask = Output(UInt(32.W))
	val csr_rvfi_5_2_wmask = Output(UInt(32.W))
	val csr_rvfi_5_2_rdata = Output(UInt(32.W))
	val csr_rvfi_5_2_wdata = Output(UInt(32.W))
	val csr_rvfi_6_2_rmask = Output(UInt(32.W))
	val csr_rvfi_6_2_wmask = Output(UInt(32.W))
	val csr_rvfi_6_2_rdata = Output(UInt(32.W))
	val csr_rvfi_6_2_wdata = Output(UInt(32.W))
	val csr_rvfi_7_2_rmask = Output(UInt(32.W))
	val csr_rvfi_7_2_wmask = Output(UInt(32.W))
	val csr_rvfi_7_2_rdata = Output(UInt(32.W))
	val csr_rvfi_7_2_wdata = Output(UInt(32.W))
	val csr_rvfi_8_2_rmask = Output(UInt(32.W))
	val csr_rvfi_8_2_wmask = Output(UInt(32.W))
	val csr_rvfi_8_2_rdata = Output(UInt(32.W))
	val csr_rvfi_8_2_wdata = Output(UInt(32.W))
	val csr_rvfi_9_2_rmask = Output(UInt(32.W))
	val csr_rvfi_9_2_wmask = Output(UInt(32.W))
	val csr_rvfi_9_2_rdata = Output(UInt(32.W))
	val csr_rvfi_9_2_wdata = Output(UInt(32.W))
	val csr_rvfi_10_2_rmask = Output(UInt(32.W))
	val csr_rvfi_10_2_wmask = Output(UInt(32.W))
	val csr_rvfi_10_2_rdata = Output(UInt(32.W))
	val csr_rvfi_10_2_wdata = Output(UInt(32.W))
	val csr_rvfi_11_2_rmask = Output(UInt(32.W))
	val csr_rvfi_11_2_wmask = Output(UInt(32.W))
	val csr_rvfi_11_2_rdata = Output(UInt(32.W))
	val csr_rvfi_11_2_wdata = Output(UInt(32.W))
	val csr_rvfi_12_2_rmask = Output(UInt(32.W))
	val csr_rvfi_12_2_wmask = Output(UInt(32.W))
	val csr_rvfi_12_2_rdata = Output(UInt(32.W))
	val csr_rvfi_12_2_wdata = Output(UInt(32.W))
	val csr_rvfi_13_2_rmask = Output(UInt(32.W))
	val csr_rvfi_13_2_wmask = Output(UInt(32.W))
	val csr_rvfi_13_2_rdata = Output(UInt(32.W))
	val csr_rvfi_13_2_wdata = Output(UInt(32.W))
	val csr_rvfi_14_2_rmask = Output(UInt(32.W))
	val csr_rvfi_14_2_wmask = Output(UInt(32.W))
	val csr_rvfi_14_2_rdata = Output(UInt(32.W))
	val csr_rvfi_14_2_wdata = Output(UInt(32.W))
	val csr_rvfi_15_2_rmask = Output(UInt(32.W))
	val csr_rvfi_15_2_wmask = Output(UInt(32.W))
	val csr_rvfi_15_2_rdata = Output(UInt(32.W))
	val csr_rvfi_15_2_wdata = Output(UInt(32.W))
	val csr_rvfi_16_2_rmask = Output(UInt(32.W))
	val csr_rvfi_16_2_wmask = Output(UInt(32.W))
	val csr_rvfi_16_2_rdata = Output(UInt(32.W))
	val csr_rvfi_16_2_wdata = Output(UInt(32.W))
	val csr_rvfi_17_2_rmask = Output(UInt(32.W))
	val csr_rvfi_17_2_wmask = Output(UInt(32.W))
	val csr_rvfi_17_2_rdata = Output(UInt(32.W))
	val csr_rvfi_17_2_wdata = Output(UInt(32.W))
	val csr_rvfi_18_2_rmask = Output(UInt(32.W))
	val csr_rvfi_18_2_wmask = Output(UInt(32.W))
	val csr_rvfi_18_2_rdata = Output(UInt(32.W))
	val csr_rvfi_18_2_wdata = Output(UInt(32.W))
	val csr_rvfi_19_2_rmask = Output(UInt(32.W))
	val csr_rvfi_19_2_wmask = Output(UInt(32.W))
	val csr_rvfi_19_2_rdata = Output(UInt(32.W))
	val csr_rvfi_19_2_wdata = Output(UInt(32.W))
	val csr_rvfi_20_2_rmask = Output(UInt(32.W))
	val csr_rvfi_20_2_wmask = Output(UInt(32.W))
	val csr_rvfi_20_2_rdata = Output(UInt(32.W))
	val csr_rvfi_20_2_wdata = Output(UInt(32.W))
	val csr_rvfi_21_2_rmask = Output(UInt(32.W))
	val csr_rvfi_21_2_wmask = Output(UInt(32.W))
	val csr_rvfi_21_2_rdata = Output(UInt(32.W))
	val csr_rvfi_21_2_wdata = Output(UInt(32.W))
	val csr_rvfi_22_2_rmask = Output(UInt(32.W))
	val csr_rvfi_22_2_wmask = Output(UInt(32.W))
	val csr_rvfi_22_2_rdata = Output(UInt(32.W))
	val csr_rvfi_22_2_wdata = Output(UInt(32.W))
	val csr_rvfi_23_2_rmask = Output(UInt(32.W))
	val csr_rvfi_23_2_wmask = Output(UInt(32.W))
	val csr_rvfi_23_2_rdata = Output(UInt(32.W))
	val csr_rvfi_23_2_wdata = Output(UInt(32.W))
	val csr_rvfi_24_2_rmask = Output(UInt(32.W))
	val csr_rvfi_24_2_wmask = Output(UInt(32.W))
	val csr_rvfi_24_2_rdata = Output(UInt(32.W))
	val csr_rvfi_24_2_wdata = Output(UInt(32.W))
	val csr_rvfi_25_2_rmask = Output(UInt(32.W))
	val csr_rvfi_25_2_wmask = Output(UInt(32.W))
	val csr_rvfi_25_2_rdata = Output(UInt(32.W))
	val csr_rvfi_25_2_wdata = Output(UInt(32.W))
	val csr_rvfi_26_2_rmask = Output(UInt(32.W))
	val csr_rvfi_26_2_wmask = Output(UInt(32.W))
	val csr_rvfi_26_2_rdata = Output(UInt(32.W))
	val csr_rvfi_26_2_wdata = Output(UInt(32.W))
	val csr_rvfi_27_2_rmask = Output(UInt(32.W))
	val csr_rvfi_27_2_wmask = Output(UInt(32.W))
	val csr_rvfi_27_2_rdata = Output(UInt(32.W))
	val csr_rvfi_27_2_wdata = Output(UInt(32.W))
	val csr_rvfi_28_2_rmask = Output(UInt(32.W))
	val csr_rvfi_28_2_wmask = Output(UInt(32.W))
	val csr_rvfi_28_2_rdata = Output(UInt(32.W))
	val csr_rvfi_28_2_wdata = Output(UInt(32.W))
	val csr_rvfi_29_2_rmask = Output(UInt(32.W))
	val csr_rvfi_29_2_wmask = Output(UInt(32.W))
	val csr_rvfi_29_2_rdata = Output(UInt(32.W))
	val csr_rvfi_29_2_wdata = Output(UInt(32.W))
	val csr_rvfi_30_2_rmask = Output(UInt(32.W))
	val csr_rvfi_30_2_wmask = Output(UInt(32.W))
	val csr_rvfi_30_2_rdata = Output(UInt(32.W))
	val csr_rvfi_30_2_wdata = Output(UInt(32.W))
	val csr_rvfi_31_2_rmask = Output(UInt(32.W))
	val csr_rvfi_31_2_wmask = Output(UInt(32.W))
	val csr_rvfi_31_2_rdata = Output(UInt(32.W))
	val csr_rvfi_31_2_wdata = Output(UInt(32.W))
	val io_interrupt_m_ext = Input(Bool())
	val io_interrupt_m_timer = Input(Bool())
}