<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="author" content="Liste - https://24x7fpga.com/">
    <title>Logic Type | &gt; home</title>
    <meta name="description" content="A minimal hugo theme focus on content">
    <meta property="og:title" content="Logic Type" />
<meta property="og:description" content="SV Verification Directory
Logic Type Data Types SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.
Language Data Type State Type No. of Bits Signed/Unsigned C Equivalent SystemVerilog/Verilog Wire 4 &gt;=1 Unsigned - SystemVerilog/Verilog Reg 4 &gt;=1 Unsigned - SystemVerilog/Verilog Interger 4 32 Signed - SystemVerilog/Verilog Real 2 Double Precision Floating point Double SystemVerilog/Verilog Time 4 64 Unsigned - SystemVerilog Logic 4 &gt;=1 unsigned - SystemVerilog Bit 2 &gt;=1 unsigned - SystemVerilog Byte 2 8 Signed Char SystemVerilog Int 2 32 Signed Int SystemVerilog Shortint 2 16 Signed Short Int SystemVerilog Longint 2 64 Signed Long Int Note: signed variables can cause unexpected results with randomization." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/sv_directory/2024_06_28_14_48_33_logic_type/" /><meta property="article:section" content="sv_directory" />
<meta property="article:published_time" content="2024-06-28T14:48:00-04:00" />
<meta property="article:modified_time" content="2024-06-28T14:48:00-04:00" />


    <meta itemprop="name" content="Logic Type">
<meta itemprop="description" content="SV Verification Directory
Logic Type Data Types SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.
Language Data Type State Type No. of Bits Signed/Unsigned C Equivalent SystemVerilog/Verilog Wire 4 &gt;=1 Unsigned - SystemVerilog/Verilog Reg 4 &gt;=1 Unsigned - SystemVerilog/Verilog Interger 4 32 Signed - SystemVerilog/Verilog Real 2 Double Precision Floating point Double SystemVerilog/Verilog Time 4 64 Unsigned - SystemVerilog Logic 4 &gt;=1 unsigned - SystemVerilog Bit 2 &gt;=1 unsigned - SystemVerilog Byte 2 8 Signed Char SystemVerilog Int 2 32 Signed Int SystemVerilog Shortint 2 16 Signed Short Int SystemVerilog Longint 2 64 Signed Long Int Note: signed variables can cause unexpected results with randomization."><meta itemprop="datePublished" content="2024-06-28T14:48:00-04:00" />
<meta itemprop="dateModified" content="2024-06-28T14:48:00-04:00" />
<meta itemprop="wordCount" content="445">
<meta itemprop="keywords" content="sv," />
    
    <link rel="canonical" href="https://24x7fpga.com/sv_directory/2024_06_28_14_48_33_logic_type/">
    <link rel="icon" href="https://24x7fpga.com//assets/favicon.ico">
    <link rel="dns-prefetch" href="https://www.google-analytics.com">
    <link href="https://www.google-analytics.com" rel="preconnect" crossorigin>
    <link rel="alternate" type="application/atom+xml" title="&gt; home" href="https://24x7fpga.com//atom.xml" />
    <link rel="alternate" type="application/json" title="&gt; home" href="https://24x7fpga.com//feed.json" />
    <link rel="shortcut icon" type="image/png" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAQAAAC1HAwCAAAAC0lEQVR42mNk+A8AAQUBAScY42YAAAAASUVORK5CYII=">
    
    
    <style>*,:after,:before{box-sizing:border-box;padding:0}body{font:1rem/1.5 '-apple-system',BlinkMacSystemFont,avenir next,avenir,helvetica,helvetica neue,ubuntu,roboto,noto,segoe ui,arial,sans-serif;text-rendering:optimizeLegibility;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;padding:2rem;background:#f5f5f5;color:#000}.skip-link{position:absolute;top:-40px;left:0;background:#eee;z-index:100}.skip-link:focus{top:0}header{line-height:2;padding-bottom:1.5rem}.link{overflow:hidden;text-overflow:ellipsis;white-space:nowrap;overflow:hidden;text-overflow:ellipsis;text-decoration:none}.time{font-variant-numeric:tabular-nums;white-space:nowrap}blockquote{border-left:5px solid #eee;padding-left:1rem;margin:0}a,a:visited{color:inherit}a:hover,a.heading-link{text-decoration:none}pre{padding:.5rem;overflow:auto;overflow-x:scroll;overflow-wrap:normal}ul{list-style-type:square}ul,ol{padding-left:1.2rem}.list{line-height:2;list-style-type:none;padding-left:0}.list li{padding-bottom:.1rem}.meta{color:#777}.content{max-width:70ch;margin:0 auto}header{line-height:2;display:flex;justify-content:space-between;padding-bottom:1rem}header a{text-decoration:none}header ul{list-style-type:none;padding:0}header li,header a{display:inline}h2.post{padding-top:.5rem}header ul a:first-child{padding-left:1rem}.nav{height:1px;background:#000;content:'';max-width:10%}.list li{display:flex;align-items:baseline}.list li time{flex:initial}.hr-list{margin-top:0;margin-bottom:0;margin-right:.5rem;margin-left:.5rem;height:1px;border:0;border-bottom:1px dotted #ccc;flex:1 0 1rem}.m,hr{border:0;margin:3rem 0}img{max-width:100%;height:auto;display:block;margin-left:auto;margin-right:auto}.post-date{margin:5% 0}.index-date{color:#9a9a9a}.animate-blink{animation:opacity 1.4s infinite;opacity:1;color:#96e9ae}@keyframes opacity{0%{opacity:1}50%{opacity:.5}100%{opacity:0}}.tags{display:flex;justify-content:space-between}.tags ul{padding:0;margin:0}.tags li{display:inline}.avatar{height:250px;width:250px;position:relative;margin:-10px 0 0 15px;float:right;border-radius:50%}table{width:100%;border-collapse:collapse}th,td{border:1px solid #ddd;text-align:left;padding:8px}th{background-color:#f2f2f2}code,pre{font-family:San Francisco Mono,Monaco,consolas,lucida console,dejavu sans mono,bitstream vera sans mono,monospace;font-size:normal;font-size:small;background-color:#e9e9e9;border-radius:3px}code{border:none}.highlight pre{background-color:#e9e9e9!important;border-radius:5px} </style>
  
    
  
  
  <script type="application/ld+json">
  {
      "@context": "http://schema.org",
      "@type": "BlogPosting",
      "articleSection": "sv_directory",
      "name": "Logic Type",
      "headline": "Logic Type",
      "alternativeHeadline": "",
      "description": "SV Verification Directory\nLogic Type Data Types SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.\nLanguage Data Type State Type No. of Bits Signed\/Unsigned C Equivalent SystemVerilog\/Verilog Wire 4 \u0026gt;=1 Unsigned - SystemVerilog\/Verilog Reg 4 \u0026gt;=1 Unsigned - SystemVerilog\/Verilog Interger 4 32 Signed - SystemVerilog\/Verilog Real 2 Double Precision Floating point Double SystemVerilog\/Verilog Time 4 64 Unsigned - SystemVerilog Logic 4 \u0026gt;=1 unsigned - SystemVerilog Bit 2 \u0026gt;=1 unsigned - SystemVerilog Byte 2 8 Signed Char SystemVerilog Int 2 32 Signed Int SystemVerilog Shortint 2 16 Signed Short Int SystemVerilog Longint 2 64 Signed Long Int Note: signed variables can cause unexpected results with randomization.",
      "inLanguage": "en-us",
      "isFamilyFriendly": "true",
      "mainEntityOfPage": {
          "@type": "WebPage",
          "@id": "https:\/\/24x7fpga.com\/sv_directory\/2024_06_28_14_48_33_logic_type\/"
      },
      "author" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "creator" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "accountablePerson" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "copyrightHolder" : "\u003e home",
      "copyrightYear" : "2024",
      "dateCreated": "2024-06-28T14:48:00.00Z",
      "datePublished": "2024-06-28T14:48:00.00Z",
      "dateModified": "2024-06-28T14:48:00.00Z",
      "publisher":{
          "@type":"Organization",
          "name": "\u003e home",
          "url": "https://24x7fpga.com/",
          "logo": {
              "@type": "ImageObject",
              "url": "https:\/\/24x7fpga.com\/assets\/favicon.ico",
              "width":"32",
              "height":"32"
          }
      },
      "image": "https://24x7fpga.com/assets/favicon.ico",
      "url" : "https:\/\/24x7fpga.com\/sv_directory\/2024_06_28_14_48_33_logic_type\/",
      "wordCount" : "445",
      "genre" : [ "sv" ],
      "keywords" : [ "sv" ]
  }
  </script>
  
  
  </head>

<body>
  <a class="skip-link" href="#main">Skip to main</a>
  <main id="main">
  <div class="content">
    <header>
<p style="padding: 0;margin: 0;">
  <a href="/">
    <b>&gt; home</b>
    <span class="text-stone-500 animate-blink">â–®</span>
  </a>
</p>
<ul style="padding: 0;margin: 0;">
  
  
  <li class="">
    <a href="rtl_directory/2024_06_05_00_21_53_rtl_design_directory"><span>rtl</span></a>    
    
  <li class="">
    <a href="sv_directory/2024_06_27_16_53_00_sv_verification_directory"><span>sv</span></a>    
    
  <li class="">
    <a href="uvm_directory/2024_08_28_12_39_50_uvm_framework_directory"><span>uvm</span></a>    
    
  </li>
</ul>

</header>
<hr class="hr-list" style="padding: 0;margin: 0;">


    <section>
      <h2 class="post">Logic Type</h2>
      <p><a href="/sv_directory/2024_06_27_16_53_00_sv_verification_directory/">SV Verification Directory</a></p>
<h2 id="logic-type">Logic Type</h2>
<h3 id="data-types">Data Types</h3>
<p>SystemVerilog includes all the data types that are available with Verilog and add many new data types to help both hardware design engineers and verification engineers. Below is a table showing an extensive list of data types availabe in SystemVerilog.</p>
<table>
<thead>
<tr>
<th>Language</th>
<th>Data Type</th>
<th>State Type</th>
<th>No. of Bits</th>
<th>Signed/Unsigned</th>
<th>C Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Wire</td>
<td>4</td>
<td>&gt;=1</td>
<td>Unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Reg</td>
<td>4</td>
<td>&gt;=1</td>
<td>Unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Interger</td>
<td>4</td>
<td>32</td>
<td>Signed</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Real</td>
<td>2</td>
<td></td>
<td>Double Precision Floating point</td>
<td>Double</td>
</tr>
<tr>
<td>SystemVerilog/Verilog</td>
<td>Time</td>
<td>4</td>
<td>64</td>
<td>Unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Logic</td>
<td>4</td>
<td>&gt;=1</td>
<td>unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Bit</td>
<td>2</td>
<td>&gt;=1</td>
<td>unsigned</td>
<td>-</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Byte</td>
<td>2</td>
<td>8</td>
<td>Signed</td>
<td>Char</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Int</td>
<td>2</td>
<td>32</td>
<td>Signed</td>
<td>Int</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Shortint</td>
<td>2</td>
<td>16</td>
<td>Signed</td>
<td>Short Int</td>
</tr>
<tr>
<td>SystemVerilog</td>
<td>Longint</td>
<td>2</td>
<td>64</td>
<td>Signed</td>
<td>Long Int</td>
</tr>
</tbody>
</table>
<p>Note: signed variables can cause unexpected results with randomization.</p>
<h3 id="2-state-and-4-state-data-type">2-State and 4-State Data Type</h3>
<p>In verilog the data types is differntiate based on the way they are assigned and store values. NET is a variable that connects two structural entities, these varibale do not store an values and their sole purpose is to pass the driving value from the driver circuit forward. Some net data types are wire, tri, wor, trior, wand, triand, tri0, tri1, supply0, supply1 and trireg. WIRE is the more frequently used data type. Unlike NET, REGISTER variable store a value and they are used in procedural blocks. Some register data types are: reg, integer, time and real. Reg is the most frequently used type. Reg is used for describing logic, integer for loop variables and calculations, real in system modules, and time and real-time for storing simulation times in test benches.</p>
<p>These verilog data type can hold four values as described in the table below:</p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Logic 0 or False</td>
</tr>
<tr>
<td>1</td>
<td>Logic 1 or True</td>
</tr>
<tr>
<td>X</td>
<td>Unknow Value</td>
</tr>
<tr>
<td>Z</td>
<td>High Impedence of Tristate Gate</td>
</tr>
</tbody>
</table>
<ol>
<li>4-State Data Type: can hold all the 4 values mentioned in the above table.</li>
<li>2-State Data Type: can hold only 0 or 1 value.</li>
</ol>
<h3 id="logic-type">Logic Type</h3>
<p>In Verilog is important to declare a varible as wire or reg before writing the logic to use them. Sometime when the logic written is changed it is important to change the variable type also. SystemVerilog erradicates this step with the inclusion of logic data type. A logic signal can be used anywhere a net is used, except when modelling a bidirectional bus, and when using a register data type. One advantage of logic data is when it produces as error when a net type is driven by multiple ports unless desired. You can use the logic type to find netlist bugs as this type can only have a single driver.</p>

      
      <div class="post-date">
        <span class="g time">June 28, 2024 </span> &#8729;
         
         <a href="https://24x7fpga.com/tags/sv/">sv</a>
      </div>
      
    </section>
    
  </div>
</main>
</body>
</html>
