<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\impl\gwsynthesis\NBvideo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May  3 20:26:38 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>637</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>653</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>69</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>pixel_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixel_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">36.422(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Setup</td>
<td>-253.057</td>
<td>69</td>
</tr>
<tr>
<td>pixel_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.456</td>
<td>h_count_1_s0/Q</td>
<td>VIDEOaddr_13_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.446</td>
<td>h_count_1_s0/Q</td>
<td>VIDEOaddr_11_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.410</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_12_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.276</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_13_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.876</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.040</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_11_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.950</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_8_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.907</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_9_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.886</td>
<td>h_count_1_s0/Q</td>
<td>ad_i_10_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.840</td>
<td>h_count_1_s0/Q</td>
<td>ad_i_9_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.597</td>
<td>h_count_1_s0/Q</td>
<td>VIDEOaddr_12_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.197</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.197</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_14_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.169</td>
<td>h_count_1_s0/Q</td>
<td>VIDEOaddr_14_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.769</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.163</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_10_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.763</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.059</td>
<td>h_count_1_s0/Q</td>
<td>VIDEOaddr_8_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.659</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.044</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_7_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.644</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.932</td>
<td>h_count_1_s0/Q</td>
<td>ad_i_11_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.869</td>
<td>h_count_1_s0/Q</td>
<td>VIDEOaddr_9_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.157</td>
<td>h_count_1_s0/Q</td>
<td>ad_i_12_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.127</td>
<td>h_count_1_s0/Q</td>
<td>VIDEOaddr_10_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.030</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_3_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.004</td>
<td>h_count_1_s0/Q</td>
<td>memaddr_6_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.601</td>
<td>h_count_1_s0/Q</td>
<td>VIDEOaddr_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.201</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.386</td>
<td>h_count_1_s0/Q</td>
<td>GRSTLN_6_s0/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.342</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.338</td>
<td>h_count_1_s0/Q</td>
<td>GRSTLN_10_s0/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.295</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.316</td>
<td>h_count_1_s0/Q</td>
<td>GRSTLN_1_s0/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.273</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>wre_i_s1/Q</td>
<td>SPRMEM/sp_inst_3/WRE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.286</td>
<td>wre_i_s1/Q</td>
<td>SPRMEM/sp_inst_2/WRE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>wre_i_s1/Q</td>
<td>SPRMEM/sp_inst_1/WRE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.286</td>
<td>wre_i_s1/Q</td>
<td>SPRMEM/sp_inst_0/WRE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>5</td>
<td>0.405</td>
<td>din_i_1_s0/Q</td>
<td>SPRMEM/sp_inst_0/DI[1]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.447</td>
<td>ad_i_8_s1/Q</td>
<td>SPRMEM/sp_inst_0/AD[9]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>CONFIGREG_0_s0/Q</td>
<td>PXLFORE_0_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.682</td>
<td>ad_i_3_s1/Q</td>
<td>SPRMEM/sp_inst_1/AD[4]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>9</td>
<td>0.682</td>
<td>ad_i_6_s1/Q</td>
<td>SPRMEM/sp_inst_0/AD[7]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>VIDDAT3_1_s0/Q</td>
<td>VIDDAT3_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>VIDDAT2_5_s0/Q</td>
<td>VIDDAT2_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>VIDDAT2_7_s0/Q</td>
<td>VIDDAT2_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>VIDDAT1_0_s0/Q</td>
<td>VIDDAT1_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>VIDDAT1_1_s0/Q</td>
<td>VIDDAT1_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>VIDDAT1_3_s0/Q</td>
<td>VIDDAT1_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>VIDDAT1_4_s0/Q</td>
<td>VIDDAT1_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>MYSTEP_9_s0/Q</td>
<td>MYSTEP_9_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>EL_6_s1/Q</td>
<td>EL_6_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>VIDDAT3_6_s0/Q</td>
<td>VIDDAT3_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>VIDDAT2_0_s0/Q</td>
<td>VIDDAT2_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>VIDDAT2_2_s0/Q</td>
<td>VIDDAT2_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>NBSCRFIN_s0/Q</td>
<td>NBSCRFIN_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>READREGISTER_0_s0/Q</td>
<td>READREGISTER_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>BYTCNT_4_s0/Q</td>
<td>BYTCNT_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>BYTCNT_5_s0/Q</td>
<td>BYTCNT_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>17.508</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_3/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>2</td>
<td>17.508</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_2/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>3</td>
<td>17.508</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_1/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>4</td>
<td>17.508</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_0/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.521</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_3/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>2</td>
<td>1.521</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_2/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>3</td>
<td>1.521</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_1/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>4</td>
<td>1.521</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_0/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_8_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>v_count_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>BYTCNT_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>READREGISTER_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>NBVIDAD_14_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>memaddr_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>memaddr_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>TVDEP_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/COUT</td>
</tr>
<tr>
<td>22.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][A]</td>
<td>n1152_s/CIN</td>
</tr>
<tr>
<td>22.477</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">n1152_s/COUT</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][B]</td>
<td>n1151_s/CIN</td>
</tr>
<tr>
<td>23.040</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][B]</td>
<td style=" background: #97FFFF;">n1151_s/SUM</td>
</tr>
<tr>
<td>23.861</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n1169_s/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>24.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>24.468</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>24.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>24.525</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">n1167_s/COUT</td>
</tr>
<tr>
<td>24.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>n1166_s/CIN</td>
</tr>
<tr>
<td>25.088</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n1166_s/SUM</td>
</tr>
<tr>
<td>26.711</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td>n2711_s5/I1</td>
</tr>
<tr>
<td>27.513</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C16[3][B]</td>
<td style=" background: #97FFFF;">n2711_s5/F</td>
</tr>
<tr>
<td>27.934</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>n2711_s2/I3</td>
</tr>
<tr>
<td>28.560</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td style=" background: #97FFFF;">n2711_s2/F</td>
</tr>
<tr>
<td>28.566</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>n2711_s0/I1</td>
</tr>
<tr>
<td>29.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">n2711_s0/F</td>
</tr>
<tr>
<td>29.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>VIDEOaddr_13_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>VIDEOaddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.990, 59.100%; route: 10.607, 39.206%; tC2Q: 0.458, 1.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/COUT</td>
</tr>
<tr>
<td>22.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][A]</td>
<td>n1152_s/CIN</td>
</tr>
<tr>
<td>22.477</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">n1152_s/COUT</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][B]</td>
<td>n1151_s/CIN</td>
</tr>
<tr>
<td>23.040</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][B]</td>
<td style=" background: #97FFFF;">n1151_s/SUM</td>
</tr>
<tr>
<td>23.861</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n1169_s/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>24.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>24.974</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n1168_s/SUM</td>
</tr>
<tr>
<td>25.464</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n2713_s6/I1</td>
</tr>
<tr>
<td>26.090</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n2713_s6/F</td>
</tr>
<tr>
<td>26.916</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>n2713_s2/I3</td>
</tr>
<tr>
<td>27.542</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">n2713_s2/F</td>
</tr>
<tr>
<td>28.346</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>n2713_s0/I1</td>
</tr>
<tr>
<td>29.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td style=" background: #97FFFF;">n2713_s0/F</td>
</tr>
<tr>
<td>29.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>VIDEOaddr_11_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>VIDEOaddr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.910, 58.825%; route: 10.678, 39.481%; tC2Q: 0.458, 1.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/COUT</td>
</tr>
<tr>
<td>22.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][A]</td>
<td>n1152_s/CIN</td>
</tr>
<tr>
<td>22.477</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">n1152_s/COUT</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][B]</td>
<td>n1151_s/CIN</td>
</tr>
<tr>
<td>23.040</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][B]</td>
<td style=" background: #97FFFF;">n1151_s/SUM</td>
</tr>
<tr>
<td>23.861</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n1169_s/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>24.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>24.468</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>24.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>25.031</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">n1167_s/SUM</td>
</tr>
<tr>
<td>25.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>n2712_s2/I1</td>
</tr>
<tr>
<td>26.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">n2712_s2/F</td>
</tr>
<tr>
<td>27.600</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>n2962_s3/I2</td>
</tr>
<tr>
<td>28.226</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">n2962_s3/F</td>
</tr>
<tr>
<td>28.716</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>n2962_s2/I1</td>
</tr>
<tr>
<td>29.342</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">n2962_s2/F</td>
</tr>
<tr>
<td>29.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">memaddr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>memaddr_12_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>memaddr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.034, 59.363%; route: 10.518, 38.940%; tC2Q: 0.458, 1.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/COUT</td>
</tr>
<tr>
<td>22.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][A]</td>
<td>n1152_s/CIN</td>
</tr>
<tr>
<td>22.477</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">n1152_s/COUT</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][B]</td>
<td>n1151_s/CIN</td>
</tr>
<tr>
<td>23.040</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][B]</td>
<td style=" background: #97FFFF;">n1151_s/SUM</td>
</tr>
<tr>
<td>23.861</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n1169_s/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>24.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>24.468</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>24.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>24.525</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">n1167_s/COUT</td>
</tr>
<tr>
<td>24.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>n1166_s/CIN</td>
</tr>
<tr>
<td>25.088</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n1166_s/SUM</td>
</tr>
<tr>
<td>26.711</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td>n2711_s5/I1</td>
</tr>
<tr>
<td>27.533</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C16[3][B]</td>
<td style=" background: #97FFFF;">n2711_s5/F</td>
</tr>
<tr>
<td>27.544</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>n2961_s21/I0</td>
</tr>
<tr>
<td>28.576</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">n2961_s21/F</td>
</tr>
<tr>
<td>28.582</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>n2961_s2/I3</td>
</tr>
<tr>
<td>29.208</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" background: #97FFFF;">n2961_s2/F</td>
</tr>
<tr>
<td>29.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" font-weight:bold;">memaddr_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>memaddr_13_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>memaddr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.220, 60.351%; route: 10.198, 37.943%; tC2Q: 0.458, 1.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/COUT</td>
</tr>
<tr>
<td>22.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][A]</td>
<td>n1152_s/CIN</td>
</tr>
<tr>
<td>22.477</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">n1152_s/COUT</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][B]</td>
<td>n1151_s/CIN</td>
</tr>
<tr>
<td>23.040</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][B]</td>
<td style=" background: #97FFFF;">n1151_s/SUM</td>
</tr>
<tr>
<td>23.861</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n1169_s/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>24.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>24.974</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n1168_s/SUM</td>
</tr>
<tr>
<td>25.464</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n2713_s6/I1</td>
</tr>
<tr>
<td>26.089</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n2713_s6/F</td>
</tr>
<tr>
<td>26.510</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n2963_s3/I2</td>
</tr>
<tr>
<td>27.136</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n2963_s3/F</td>
</tr>
<tr>
<td>27.940</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][B]</td>
<td>n2963_s2/I1</td>
</tr>
<tr>
<td>28.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][B]</td>
<td style=" background: #97FFFF;">n2963_s2/F</td>
</tr>
<tr>
<td>28.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][B]</td>
<td style=" font-weight:bold;">memaddr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[2][B]</td>
<td>memaddr_11_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C16[2][B]</td>
<td>memaddr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.909, 59.719%; route: 10.273, 38.561%; tC2Q: 0.458, 1.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/SUM</td>
</tr>
<tr>
<td>23.730</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>24.431</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n1171_s/SUM</td>
</tr>
<tr>
<td>24.433</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>n2716_s6/I1</td>
</tr>
<tr>
<td>25.494</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">n2716_s6/F</td>
</tr>
<tr>
<td>25.913</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n2716_s3/I3</td>
</tr>
<tr>
<td>26.539</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n2716_s3/F</td>
</tr>
<tr>
<td>27.850</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>n2966_s2/I2</td>
</tr>
<tr>
<td>28.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">n2966_s2/F</td>
</tr>
<tr>
<td>28.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">memaddr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>memaddr_8_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>memaddr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.819, 59.582%; route: 10.273, 38.692%; tC2Q: 0.458, 1.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/SUM</td>
</tr>
<tr>
<td>23.730</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>24.280</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>24.843</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n1170_s/SUM</td>
</tr>
<tr>
<td>26.132</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>n2715_s2/I1</td>
</tr>
<tr>
<td>27.164</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">n2715_s2/F</td>
</tr>
<tr>
<td>27.175</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>n2965_s3/I2</td>
</tr>
<tr>
<td>27.801</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">n2965_s3/F</td>
</tr>
<tr>
<td>27.807</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>n2965_s2/I1</td>
</tr>
<tr>
<td>28.839</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">n2965_s2/F</td>
</tr>
<tr>
<td>28.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">memaddr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>memaddr_9_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>memaddr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.202, 61.124%; route: 9.846, 37.147%; tC2Q: 0.458, 1.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.368</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>n109_s37/I1</td>
</tr>
<tr>
<td>8.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">n109_s37/F</td>
</tr>
<tr>
<td>10.553</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>n1612_s45/I1</td>
</tr>
<tr>
<td>11.178</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">n1612_s45/F</td>
</tr>
<tr>
<td>11.605</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>n1612_s41/I0</td>
</tr>
<tr>
<td>12.704</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s41/F</td>
</tr>
<tr>
<td>13.999</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>n1612_s52/I1</td>
</tr>
<tr>
<td>15.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">n1612_s52/F</td>
</tr>
<tr>
<td>15.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>n1612_s20/I2</td>
</tr>
<tr>
<td>16.141</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">n1612_s20/F</td>
</tr>
<tr>
<td>17.302</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>n1612_s17/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s17/F</td>
</tr>
<tr>
<td>19.424</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>n1614_s24/I1</td>
</tr>
<tr>
<td>20.050</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">n1614_s24/F</td>
</tr>
<tr>
<td>21.993</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td>n1614_s22/I1</td>
</tr>
<tr>
<td>22.795</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C4[2][A]</td>
<td style=" background: #97FFFF;">n1614_s22/F</td>
</tr>
<tr>
<td>23.214</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C5[1][A]</td>
<td>n1653_s2/I1</td>
</tr>
<tr>
<td>23.764</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" background: #97FFFF;">n1653_s2/COUT</td>
</tr>
<tr>
<td>23.764</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C5[1][B]</td>
<td>n1652_s2/CIN</td>
</tr>
<tr>
<td>24.327</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C5[1][B]</td>
<td style=" background: #97FFFF;">n1652_s2/SUM</td>
</tr>
<tr>
<td>24.817</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][B]</td>
<td>n3024_s6/I0</td>
</tr>
<tr>
<td>25.916</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][B]</td>
<td style=" background: #97FFFF;">n3024_s6/F</td>
</tr>
<tr>
<td>25.921</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][A]</td>
<td>n3024_s5/I0</td>
</tr>
<tr>
<td>26.953</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[3][A]</td>
<td style=" background: #97FFFF;">n3024_s5/F</td>
</tr>
<tr>
<td>26.959</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][B]</td>
<td>n3024_s3/I3</td>
</tr>
<tr>
<td>27.781</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][B]</td>
<td style=" background: #97FFFF;">n3024_s3/F</td>
</tr>
<tr>
<td>27.786</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>n3024_s2/I0</td>
</tr>
<tr>
<td>28.818</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">n3024_s2/F</td>
</tr>
<tr>
<td>28.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td style=" font-weight:bold;">ad_i_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>ad_i_10_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C7[2][A]</td>
<td>ad_i_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.136, 53.371%; route: 11.892, 44.898%; tC2Q: 0.458, 1.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.935</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>n1121_s21/I1</td>
</tr>
<tr>
<td>16.561</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">n1121_s21/F</td>
</tr>
<tr>
<td>17.382</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n1121_s28/I2</td>
</tr>
<tr>
<td>18.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n1121_s28/F</td>
</tr>
<tr>
<td>19.290</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>n1122_s16/I3</td>
</tr>
<tr>
<td>19.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">n1122_s16/F</td>
</tr>
<tr>
<td>21.227</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[0][A]</td>
<td>n1123_s28/I1</td>
</tr>
<tr>
<td>22.288</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C7[0][A]</td>
<td style=" background: #97FFFF;">n1123_s28/F</td>
</tr>
<tr>
<td>22.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C6[1][A]</td>
<td>n1192_s2/I1</td>
</tr>
<tr>
<td>23.408</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C6[1][A]</td>
<td style=" background: #97FFFF;">n1192_s2/SUM</td>
</tr>
<tr>
<td>23.827</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[3][A]</td>
<td>n3025_s10/I1</td>
</tr>
<tr>
<td>24.853</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C5[3][A]</td>
<td style=" background: #97FFFF;">n3025_s10/F</td>
</tr>
<tr>
<td>25.272</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>n3025_s9/I0</td>
</tr>
<tr>
<td>25.898</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">n3025_s9/F</td>
</tr>
<tr>
<td>25.903</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>n3025_s5/I3</td>
</tr>
<tr>
<td>26.935</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">n3025_s5/F</td>
</tr>
<tr>
<td>27.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][B]</td>
<td>n3025_s2/I2</td>
</tr>
<tr>
<td>28.772</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][B]</td>
<td style=" background: #97FFFF;">n3025_s2/F</td>
</tr>
<tr>
<td>28.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][B]</td>
<td style=" font-weight:bold;">ad_i_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][B]</td>
<td>ad_i_9_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C4[0][B]</td>
<td>ad_i_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.802, 55.984%; route: 11.180, 42.283%; tC2Q: 0.458, 1.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/COUT</td>
</tr>
<tr>
<td>22.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][A]</td>
<td>n1152_s/CIN</td>
</tr>
<tr>
<td>22.477</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">n1152_s/COUT</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][B]</td>
<td>n1151_s/CIN</td>
</tr>
<tr>
<td>23.040</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][B]</td>
<td style=" background: #97FFFF;">n1151_s/SUM</td>
</tr>
<tr>
<td>23.861</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n1169_s/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>24.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>24.468</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>24.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>25.031</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">n1167_s/SUM</td>
</tr>
<tr>
<td>25.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>n2712_s2/I1</td>
</tr>
<tr>
<td>26.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">n2712_s2/F</td>
</tr>
<tr>
<td>27.430</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>n2712_s0/I1</td>
</tr>
<tr>
<td>28.529</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">n2712_s0/F</td>
</tr>
<tr>
<td>28.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>VIDEOaddr_12_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>VIDEOaddr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.881, 60.622%; route: 9.857, 37.628%; tC2Q: 0.458, 1.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/COUT</td>
</tr>
<tr>
<td>22.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][A]</td>
<td>n1152_s/CIN</td>
</tr>
<tr>
<td>22.477</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">n1152_s/COUT</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][B]</td>
<td>n1151_s/CIN</td>
</tr>
<tr>
<td>22.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][B]</td>
<td style=" background: #97FFFF;">n1151_s/COUT</td>
</tr>
<tr>
<td>22.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[2][A]</td>
<td>n1150_s/CIN</td>
</tr>
<tr>
<td>22.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[2][A]</td>
<td style=" background: #97FFFF;">n1150_s/COUT</td>
</tr>
<tr>
<td>22.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[2][B]</td>
<td>n1149_s/CIN</td>
</tr>
<tr>
<td>22.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[2][B]</td>
<td style=" background: #97FFFF;">n1149_s/COUT</td>
</tr>
<tr>
<td>22.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[0][A]</td>
<td>n1148_s/CIN</td>
</tr>
<tr>
<td>23.211</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td style=" background: #97FFFF;">n1148_s/SUM</td>
</tr>
<tr>
<td>24.346</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>n1166_s/I1</td>
</tr>
<tr>
<td>24.896</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n1166_s/COUT</td>
</tr>
<tr>
<td>24.896</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td>n1165_s/CIN</td>
</tr>
<tr>
<td>25.424</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n1165_s/SUM</td>
</tr>
<tr>
<td>25.843</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>n2710_s1/I1</td>
</tr>
<tr>
<td>26.665</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C14[2][A]</td>
<td style=" background: #97FFFF;">n2710_s1/F</td>
</tr>
<tr>
<td>26.676</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>n2960_s28/I0</td>
</tr>
<tr>
<td>27.498</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">n2960_s28/F</td>
</tr>
<tr>
<td>27.503</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>n2960_s4/I3</td>
</tr>
<tr>
<td>28.129</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" background: #97FFFF;">n2960_s4/F</td>
</tr>
<tr>
<td>28.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">memaddr_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>memaddr_14_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>memaddr_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.032, 62.146%; route: 9.307, 36.078%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.420</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/COUT</td>
</tr>
<tr>
<td>22.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][A]</td>
<td>n1152_s/CIN</td>
</tr>
<tr>
<td>22.477</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">n1152_s/COUT</td>
</tr>
<tr>
<td>22.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[1][B]</td>
<td>n1151_s/CIN</td>
</tr>
<tr>
<td>22.534</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][B]</td>
<td style=" background: #97FFFF;">n1151_s/COUT</td>
</tr>
<tr>
<td>22.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[2][A]</td>
<td>n1150_s/CIN</td>
</tr>
<tr>
<td>22.591</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[2][A]</td>
<td style=" background: #97FFFF;">n1150_s/COUT</td>
</tr>
<tr>
<td>22.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[2][B]</td>
<td>n1149_s/CIN</td>
</tr>
<tr>
<td>22.648</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[2][B]</td>
<td style=" background: #97FFFF;">n1149_s/COUT</td>
</tr>
<tr>
<td>22.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C14[0][A]</td>
<td>n1148_s/CIN</td>
</tr>
<tr>
<td>23.211</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td style=" background: #97FFFF;">n1148_s/SUM</td>
</tr>
<tr>
<td>24.346</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>n1166_s/I1</td>
</tr>
<tr>
<td>24.896</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n1166_s/COUT</td>
</tr>
<tr>
<td>24.896</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td>n1165_s/CIN</td>
</tr>
<tr>
<td>25.424</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n1165_s/SUM</td>
</tr>
<tr>
<td>25.843</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>n2710_s1/I1</td>
</tr>
<tr>
<td>26.665</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C14[2][A]</td>
<td style=" background: #97FFFF;">n2710_s1/F</td>
</tr>
<tr>
<td>27.475</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>n2710_s0/I0</td>
</tr>
<tr>
<td>28.101</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">n2710_s0/F</td>
</tr>
<tr>
<td>28.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>VIDEOaddr_14_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>VIDEOaddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.210, 59.025%; route: 10.100, 39.196%; tC2Q: 0.458, 1.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/SUM</td>
</tr>
<tr>
<td>23.730</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>24.280</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>24.337</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>24.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>24.900</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n1169_s/SUM</td>
</tr>
<tr>
<td>25.390</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>n2714_s2/I1</td>
</tr>
<tr>
<td>26.416</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">n2714_s2/F</td>
</tr>
<tr>
<td>26.837</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>n2964_s3/I2</td>
</tr>
<tr>
<td>27.463</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">n2964_s3/F</td>
</tr>
<tr>
<td>27.469</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>n2964_s2/I0</td>
</tr>
<tr>
<td>28.095</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">n2964_s2/F</td>
</tr>
<tr>
<td>28.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">memaddr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>memaddr_10_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>memaddr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.847, 61.512%; route: 9.457, 36.709%; tC2Q: 0.458, 1.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/SUM</td>
</tr>
<tr>
<td>23.730</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>24.431</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n1171_s/SUM</td>
</tr>
<tr>
<td>24.433</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>n2716_s6/I1</td>
</tr>
<tr>
<td>25.494</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">n2716_s6/F</td>
</tr>
<tr>
<td>25.913</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n2716_s3/I3</td>
</tr>
<tr>
<td>26.538</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n2716_s3/F</td>
</tr>
<tr>
<td>26.959</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>n2716_s0/I2</td>
</tr>
<tr>
<td>27.991</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n2716_s0/F</td>
</tr>
<tr>
<td>27.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">VIDEOaddr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>VIDEOaddr_8_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>VIDEOaddr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.818, 61.647%; route: 9.383, 36.567%; tC2Q: 0.458, 1.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.935</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>n1121_s21/I1</td>
</tr>
<tr>
<td>16.561</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">n1121_s21/F</td>
</tr>
<tr>
<td>17.382</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n1121_s28/I2</td>
</tr>
<tr>
<td>18.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n1121_s28/F</td>
</tr>
<tr>
<td>19.290</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>n1122_s16/I3</td>
</tr>
<tr>
<td>19.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">n1122_s16/F</td>
</tr>
<tr>
<td>20.743</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[3][A]</td>
<td>n1145_s85/I0</td>
</tr>
<tr>
<td>21.368</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C12[3][A]</td>
<td style=" background: #97FFFF;">n1145_s85/F</td>
</tr>
<tr>
<td>21.787</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I1</td>
</tr>
<tr>
<td>22.488</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/SUM</td>
</tr>
<tr>
<td>22.857</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>n1172_s/I1</td>
</tr>
<tr>
<td>23.558</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n1172_s/SUM</td>
</tr>
<tr>
<td>24.262</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>n2717_s3/I1</td>
</tr>
<tr>
<td>25.294</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n2717_s3/F</td>
</tr>
<tr>
<td>26.110</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n2967_s3/I0</td>
</tr>
<tr>
<td>26.735</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n2967_s3/F</td>
</tr>
<tr>
<td>27.154</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>n2967_s2/I1</td>
</tr>
<tr>
<td>27.976</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">n2967_s2/F</td>
</tr>
<tr>
<td>27.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">memaddr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>memaddr_7_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>memaddr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.830, 53.931%; route: 11.355, 44.281%; tC2Q: 0.458, 1.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.368</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>n109_s37/I1</td>
</tr>
<tr>
<td>8.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">n109_s37/F</td>
</tr>
<tr>
<td>10.553</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>n1612_s45/I1</td>
</tr>
<tr>
<td>11.178</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">n1612_s45/F</td>
</tr>
<tr>
<td>11.605</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>n1612_s41/I0</td>
</tr>
<tr>
<td>12.704</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s41/F</td>
</tr>
<tr>
<td>13.999</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>n1612_s52/I1</td>
</tr>
<tr>
<td>15.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">n1612_s52/F</td>
</tr>
<tr>
<td>15.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>n1612_s20/I2</td>
</tr>
<tr>
<td>16.141</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">n1612_s20/F</td>
</tr>
<tr>
<td>17.302</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>n1612_s17/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s17/F</td>
</tr>
<tr>
<td>19.599</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td>n1613_s20/I2</td>
</tr>
<tr>
<td>20.660</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">n1613_s20/F</td>
</tr>
<tr>
<td>21.081</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[2][A]</td>
<td>n1613_s19/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R10C14[2][A]</td>
<td style=" background: #97FFFF;">n1613_s19/F</td>
</tr>
<tr>
<td>23.469</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C5[1][B]</td>
<td>n1652_s2/I1</td>
</tr>
<tr>
<td>24.019</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C5[1][B]</td>
<td style=" background: #97FFFF;">n1652_s2/COUT</td>
</tr>
<tr>
<td>24.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C5[2][A]</td>
<td>n1651_s/CIN</td>
</tr>
<tr>
<td>24.547</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C5[2][A]</td>
<td style=" background: #97FFFF;">n1651_s/SUM</td>
</tr>
<tr>
<td>24.966</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][B]</td>
<td>n3023_s6/I1</td>
</tr>
<tr>
<td>25.592</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C6[3][B]</td>
<td style=" background: #97FFFF;">n3023_s6/F</td>
</tr>
<tr>
<td>25.597</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>n3023_s4/I2</td>
</tr>
<tr>
<td>26.623</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">n3023_s4/F</td>
</tr>
<tr>
<td>27.042</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>n3023_s2/I2</td>
</tr>
<tr>
<td>27.864</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td style=" background: #97FFFF;">n3023_s2/F</td>
</tr>
<tr>
<td>27.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td style=" font-weight:bold;">ad_i_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>ad_i_11_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>ad_i_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.322, 52.177%; route: 11.752, 46.028%; tC2Q: 0.458, 1.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/SUM</td>
</tr>
<tr>
<td>23.730</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>24.280</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>24.843</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n1170_s/SUM</td>
</tr>
<tr>
<td>26.132</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>n2715_s2/I1</td>
</tr>
<tr>
<td>27.164</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">n2715_s2/F</td>
</tr>
<tr>
<td>27.175</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>n2715_s0/I1</td>
</tr>
<tr>
<td>27.801</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">n2715_s0/F</td>
</tr>
<tr>
<td>27.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>VIDEOaddr_9_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>VIDEOaddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.170, 59.562%; route: 9.841, 38.638%; tC2Q: 0.458, 1.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.935</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>n1121_s21/I1</td>
</tr>
<tr>
<td>16.561</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">n1121_s21/F</td>
</tr>
<tr>
<td>17.382</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n1121_s28/I2</td>
</tr>
<tr>
<td>18.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n1121_s28/F</td>
</tr>
<tr>
<td>19.290</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>n1122_s16/I3</td>
</tr>
<tr>
<td>19.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">n1122_s16/F</td>
</tr>
<tr>
<td>21.227</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C7[0][A]</td>
<td>n1123_s28/I1</td>
</tr>
<tr>
<td>22.288</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C7[0][A]</td>
<td style=" background: #97FFFF;">n1123_s28/F</td>
</tr>
<tr>
<td>22.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C6[1][A]</td>
<td>n1192_s2/I1</td>
</tr>
<tr>
<td>23.257</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C6[1][A]</td>
<td style=" background: #97FFFF;">n1192_s2/COUT</td>
</tr>
<tr>
<td>23.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C6[1][B]</td>
<td>n1191_s2/CIN</td>
</tr>
<tr>
<td>23.314</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C6[1][B]</td>
<td style=" background: #97FFFF;">n1191_s2/COUT</td>
</tr>
<tr>
<td>23.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C6[2][A]</td>
<td>n1190_s/CIN</td>
</tr>
<tr>
<td>23.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C6[2][A]</td>
<td style=" background: #97FFFF;">n1190_s/COUT</td>
</tr>
<tr>
<td>23.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C6[2][B]</td>
<td>n1189_s/CIN</td>
</tr>
<tr>
<td>23.934</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C6[2][B]</td>
<td style=" background: #97FFFF;">n1189_s/SUM</td>
</tr>
<tr>
<td>25.223</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[3][B]</td>
<td>n3022_s6/I0</td>
</tr>
<tr>
<td>25.848</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C5[3][B]</td>
<td style=" background: #97FFFF;">n3022_s6/F</td>
</tr>
<tr>
<td>26.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>n3022_s4/I1</td>
</tr>
<tr>
<td>27.089</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" background: #97FFFF;">n3022_s4/F</td>
</tr>
<tr>
<td>27.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" font-weight:bold;">ad_i_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>ad_i_12_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>ad_i_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.059, 52.749%; route: 11.240, 45.400%; tC2Q: 0.458, 1.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.065</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n1145_s48/I1</td>
</tr>
<tr>
<td>16.588</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s48/F</td>
</tr>
<tr>
<td>16.599</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>n1121_s23/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">n1121_s23/F</td>
</tr>
<tr>
<td>17.648</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>n1145_s78/I0</td>
</tr>
<tr>
<td>18.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">n1145_s78/F</td>
</tr>
<tr>
<td>19.557</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>n1145_s36/I1</td>
</tr>
<tr>
<td>20.183</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">n1145_s36/F</td>
</tr>
<tr>
<td>21.318</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I0</td>
</tr>
<tr>
<td>22.363</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/COUT</td>
</tr>
<tr>
<td>22.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][B]</td>
<td>n1153_s/CIN</td>
</tr>
<tr>
<td>22.926</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][B]</td>
<td style=" background: #97FFFF;">n1153_s/SUM</td>
</tr>
<tr>
<td>23.730</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>24.280</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[2][A]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>24.337</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>24.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>24.900</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n1169_s/SUM</td>
</tr>
<tr>
<td>25.390</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>n2714_s2/I1</td>
</tr>
<tr>
<td>26.422</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">n2714_s2/F</td>
</tr>
<tr>
<td>26.433</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n2714_s0/I2</td>
</tr>
<tr>
<td>27.059</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n2714_s0/F</td>
</tr>
<tr>
<td>27.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>VIDEOaddr_10_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>VIDEOaddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.227, 61.580%; route: 9.042, 36.567%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.368</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>n109_s37/I1</td>
</tr>
<tr>
<td>8.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">n109_s37/F</td>
</tr>
<tr>
<td>10.553</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>n1612_s45/I1</td>
</tr>
<tr>
<td>11.178</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">n1612_s45/F</td>
</tr>
<tr>
<td>11.605</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>n1612_s41/I0</td>
</tr>
<tr>
<td>12.704</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s41/F</td>
</tr>
<tr>
<td>13.999</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>n1612_s52/I1</td>
</tr>
<tr>
<td>15.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">n1612_s52/F</td>
</tr>
<tr>
<td>15.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>n1612_s20/I2</td>
</tr>
<tr>
<td>16.141</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">n1612_s20/F</td>
</tr>
<tr>
<td>17.302</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>n1612_s17/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s17/F</td>
</tr>
<tr>
<td>19.599</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td>n1613_s20/I2</td>
</tr>
<tr>
<td>20.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">n1613_s20/F</td>
</tr>
<tr>
<td>21.517</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n2724_s5/I1</td>
</tr>
<tr>
<td>22.143</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n2724_s5/F</td>
</tr>
<tr>
<td>23.778</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>n2721_s3/I0</td>
</tr>
<tr>
<td>24.404</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C13[2][A]</td>
<td style=" background: #97FFFF;">n2721_s3/F</td>
</tr>
<tr>
<td>25.863</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>n2971_s2/I0</td>
</tr>
<tr>
<td>26.962</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">n2971_s2/F</td>
</tr>
<tr>
<td>26.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">memaddr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>memaddr_3_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>memaddr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.060, 44.904%; route: 13.112, 53.235%; tC2Q: 0.458, 1.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.935</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>n1121_s21/I1</td>
</tr>
<tr>
<td>16.561</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">n1121_s21/F</td>
</tr>
<tr>
<td>17.382</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n1121_s28/I2</td>
</tr>
<tr>
<td>18.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n1121_s28/F</td>
</tr>
<tr>
<td>19.290</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>n1122_s16/I3</td>
</tr>
<tr>
<td>19.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">n1122_s16/F</td>
</tr>
<tr>
<td>20.428</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>n1155_s0/I1</td>
</tr>
<tr>
<td>21.454</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">n1155_s0/F</td>
</tr>
<tr>
<td>21.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>n1173_s/I1</td>
</tr>
<tr>
<td>22.574</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n1173_s/SUM</td>
</tr>
<tr>
<td>23.361</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>n2718_s3/I1</td>
</tr>
<tr>
<td>24.460</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">n2718_s3/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>n2968_s3/I2</td>
</tr>
<tr>
<td>25.293</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">n2968_s3/F</td>
</tr>
<tr>
<td>26.114</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>n2968_s2/I1</td>
</tr>
<tr>
<td>26.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">n2968_s2/F</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">memaddr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>memaddr_6_s1/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>memaddr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.794, 56.065%; route: 10.351, 42.072%; tC2Q: 0.458, 1.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.031</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>n109_s36/I3</td>
</tr>
<tr>
<td>8.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">n109_s36/F</td>
</tr>
<tr>
<td>9.436</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n109_s34/I1</td>
</tr>
<tr>
<td>10.462</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n109_s34/F</td>
</tr>
<tr>
<td>10.910</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>n1145_s67/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">n1145_s67/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>n1145_s56/I1</td>
</tr>
<tr>
<td>13.577</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">n1145_s56/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n1145_s54/I0</td>
</tr>
<tr>
<td>15.103</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n1145_s54/F</td>
</tr>
<tr>
<td>15.935</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C10[3][B]</td>
<td>n1121_s21/I1</td>
</tr>
<tr>
<td>16.561</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R10C10[3][B]</td>
<td style=" background: #97FFFF;">n1121_s21/F</td>
</tr>
<tr>
<td>17.382</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n1121_s28/I2</td>
</tr>
<tr>
<td>18.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n1121_s28/F</td>
</tr>
<tr>
<td>19.290</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>n1122_s16/I3</td>
</tr>
<tr>
<td>19.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">n1122_s16/F</td>
</tr>
<tr>
<td>20.743</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[3][A]</td>
<td>n1145_s85/I0</td>
</tr>
<tr>
<td>21.368</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C12[3][A]</td>
<td style=" background: #97FFFF;">n1145_s85/F</td>
</tr>
<tr>
<td>21.787</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>n1154_s/I1</td>
</tr>
<tr>
<td>22.488</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n1154_s/SUM</td>
</tr>
<tr>
<td>22.857</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>n1172_s/I1</td>
</tr>
<tr>
<td>23.558</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n1172_s/SUM</td>
</tr>
<tr>
<td>24.262</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>n2717_s3/I1</td>
</tr>
<tr>
<td>25.288</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n2717_s3/F</td>
</tr>
<tr>
<td>25.711</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>n2717_s0/I3</td>
</tr>
<tr>
<td>26.533</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">n2717_s0/F</td>
</tr>
<tr>
<td>26.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>VIDEOaddr_7_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>VIDEOaddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.199, 54.539%; route: 10.544, 43.567%; tC2Q: 0.458, 1.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GRSTLN_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.368</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>n109_s37/I1</td>
</tr>
<tr>
<td>8.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">n109_s37/F</td>
</tr>
<tr>
<td>10.553</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>n1612_s45/I1</td>
</tr>
<tr>
<td>11.178</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">n1612_s45/F</td>
</tr>
<tr>
<td>11.605</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>n1612_s41/I0</td>
</tr>
<tr>
<td>12.704</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s41/F</td>
</tr>
<tr>
<td>13.999</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>n1612_s52/I1</td>
</tr>
<tr>
<td>15.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">n1612_s52/F</td>
</tr>
<tr>
<td>15.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>n1612_s20/I2</td>
</tr>
<tr>
<td>16.141</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">n1612_s20/F</td>
</tr>
<tr>
<td>17.302</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>n1612_s17/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s17/F</td>
</tr>
<tr>
<td>19.594</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>n3068_s15/I3</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">n3068_s15/F</td>
</tr>
<tr>
<td>21.537</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>n3068_s14/I0</td>
</tr>
<tr>
<td>22.569</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">n3068_s14/F</td>
</tr>
<tr>
<td>24.032</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>GRSTLN_14_s3/I3</td>
</tr>
<tr>
<td>25.093</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">GRSTLN_14_s3/F</td>
</tr>
<tr>
<td>26.674</td>
<td>1.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">GRSTLN_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>GRSTLN_6_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>GRSTLN_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.329, 42.432%; route: 13.555, 55.685%; tC2Q: 0.458, 1.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GRSTLN_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.368</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>n109_s37/I1</td>
</tr>
<tr>
<td>8.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">n109_s37/F</td>
</tr>
<tr>
<td>10.553</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>n1612_s45/I1</td>
</tr>
<tr>
<td>11.178</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">n1612_s45/F</td>
</tr>
<tr>
<td>11.605</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>n1612_s41/I0</td>
</tr>
<tr>
<td>12.704</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s41/F</td>
</tr>
<tr>
<td>13.999</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>n1612_s52/I1</td>
</tr>
<tr>
<td>15.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">n1612_s52/F</td>
</tr>
<tr>
<td>15.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>n1612_s20/I2</td>
</tr>
<tr>
<td>16.141</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">n1612_s20/F</td>
</tr>
<tr>
<td>17.302</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>n1612_s17/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s17/F</td>
</tr>
<tr>
<td>19.594</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>n3068_s15/I3</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">n3068_s15/F</td>
</tr>
<tr>
<td>21.537</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>n3068_s14/I0</td>
</tr>
<tr>
<td>22.569</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">n3068_s14/F</td>
</tr>
<tr>
<td>24.032</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>GRSTLN_14_s3/I3</td>
</tr>
<tr>
<td>25.093</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">GRSTLN_14_s3/F</td>
</tr>
<tr>
<td>26.627</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" font-weight:bold;">GRSTLN_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>GRSTLN_10_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>GRSTLN_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.329, 42.516%; route: 13.507, 55.598%; tC2Q: 0.458, 1.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GRSTLN_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">h_count_1_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.862</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>n72_s3/I0</td>
</tr>
<tr>
<td>5.961</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">n72_s3/F</td>
</tr>
<tr>
<td>7.368</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>n109_s37/I1</td>
</tr>
<tr>
<td>8.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">n109_s37/F</td>
</tr>
<tr>
<td>10.553</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>n1612_s45/I1</td>
</tr>
<tr>
<td>11.178</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">n1612_s45/F</td>
</tr>
<tr>
<td>11.605</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>n1612_s41/I0</td>
</tr>
<tr>
<td>12.704</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s41/F</td>
</tr>
<tr>
<td>13.999</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>n1612_s52/I1</td>
</tr>
<tr>
<td>15.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">n1612_s52/F</td>
</tr>
<tr>
<td>15.042</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>n1612_s20/I2</td>
</tr>
<tr>
<td>16.141</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">n1612_s20/F</td>
</tr>
<tr>
<td>17.302</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>n1612_s17/I0</td>
</tr>
<tr>
<td>18.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">n1612_s17/F</td>
</tr>
<tr>
<td>19.594</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>n3068_s15/I3</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">n3068_s15/F</td>
</tr>
<tr>
<td>21.537</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>n3068_s14/I0</td>
</tr>
<tr>
<td>22.569</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">n3068_s14/F</td>
</tr>
<tr>
<td>24.032</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>GRSTLN_14_s3/I3</td>
</tr>
<tr>
<td>25.093</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">GRSTLN_14_s3/F</td>
</tr>
<tr>
<td>26.605</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">GRSTLN_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>GRSTLN_1_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>GRSTLN_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.329, 42.554%; route: 13.485, 55.558%; tC2Q: 0.458, 1.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>wre_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>wre_i_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">wre_i_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_3/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.624</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>wre_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>wre_i_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">wre_i_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_2/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_2/CLK</td>
</tr>
<tr>
<td>1.624</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>wre_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>wre_i_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">wre_i_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_1/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_1/CLK</td>
</tr>
<tr>
<td>1.624</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>wre_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>wre_i_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">wre_i_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.624</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>din_i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>din_i_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">din_i_1_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad_i_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>ad_i_8_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">ad_i_8_s1/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>CONFIGREG_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" font-weight:bold;">CONFIGREG_0_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td style=" font-weight:bold;">PXLFORE_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>PXLFORE_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>PXLFORE_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad_i_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>ad_i_3_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">ad_i_3_s1/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_1/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad_i_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>ad_i_6_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C5[2][B]</td>
<td style=" font-weight:bold;">ad_i_6_s1/Q</td>
</tr>
<tr>
<td>2.412</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>VIDDAT3_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">VIDDAT3_1_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>n3065_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" background: #97FFFF;">n3065_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">VIDDAT3_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>VIDDAT3_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>VIDDAT3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>VIDDAT2_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>n3053_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">n3053_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>VIDDAT2_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>VIDDAT2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT2_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>VIDDAT2_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">VIDDAT2_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>n3051_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">n3051_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">VIDDAT2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>VIDDAT2_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>VIDDAT2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>VIDDAT1_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">VIDDAT1_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>n3050_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">n3050_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">VIDDAT1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>VIDDAT1_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>VIDDAT1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>VIDDAT1_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">VIDDAT1_1_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>n3049_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">n3049_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">VIDDAT1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>VIDDAT1_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>VIDDAT1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>VIDDAT1_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">VIDDAT1_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>n3047_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">n3047_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">VIDDAT1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>VIDDAT1_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>VIDDAT1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>VIDDAT1_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">VIDDAT1_4_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>n3046_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">n3046_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">VIDDAT1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>VIDDAT1_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>VIDDAT1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>MYSTEP_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MYSTEP_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>MYSTEP_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">MYSTEP_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>n556_s5/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">n556_s5/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">MYSTEP_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>MYSTEP_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>MYSTEP_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>EL_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>EL_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>EL_6_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">EL_6_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>n1248_s3/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">n1248_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">EL_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>EL_6_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>EL_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT3_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>VIDDAT3_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">VIDDAT3_6_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>n3060_s1/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" background: #97FFFF;">n3060_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">VIDDAT3_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>VIDDAT3_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>VIDDAT3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>VIDDAT2_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_0_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>n3058_s1/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">n3058_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>VIDDAT2_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>VIDDAT2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>VIDDAT2_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_2_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>n3056_s1/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" background: #97FFFF;">n3056_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>VIDDAT2_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>VIDDAT2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>NBSCRFIN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>NBSCRFIN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>NBSCRFIN_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">NBSCRFIN_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>n3067_s18/I3</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">n3067_s18/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">NBSCRFIN_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>NBSCRFIN_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>NBSCRFIN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>READREGISTER_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">READREGISTER_0_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>n331_s2/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">n331_s2/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">READREGISTER_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>READREGISTER_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>READREGISTER_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>BYTCNT_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BYTCNT_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>BYTCNT_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">BYTCNT_4_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>n162_s5/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" background: #97FFFF;">n162_s5/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">BYTCNT_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>BYTCNT_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>BYTCNT_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>BYTCNT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BYTCNT_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>BYTCNT_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">BYTCNT_5_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>n160_s5/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" background: #97FFFF;">n160_s5/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">BYTCNT_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>BYTCNT_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>BYTCNT_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>4.619</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>22.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>4.619</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_2/CLK</td>
</tr>
<tr>
<td>22.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>4.619</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_1/CLK</td>
</tr>
<tr>
<td>22.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>4.619</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>22.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.599</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_2/CLK</td>
</tr>
<tr>
<td>1.599</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_1/CLK</td>
</tr>
<tr>
<td>1.599</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>288</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.599</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>v_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>v_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BYTCNT_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>BYTCNT_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>BYTCNT_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>READREGISTER_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>READREGISTER_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>READREGISTER_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBVIDAD_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>NBVIDAD_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>NBVIDAD_14_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>memaddr_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>memaddr_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>memaddr_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>memaddr_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>memaddr_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>memaddr_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TVDEP_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TVDEP_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TVDEP_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>288</td>
<td>pixel_clk_d</td>
<td>-7.456</td>
<td>0.262</td>
</tr>
<tr>
<td>64</td>
<td>n2890_8</td>
<td>-2.044</td>
<td>3.145</td>
</tr>
<tr>
<td>48</td>
<td>n72_11</td>
<td>-7.456</td>
<td>1.872</td>
</tr>
<tr>
<td>34</td>
<td>REVF</td>
<td>12.914</td>
<td>2.149</td>
</tr>
<tr>
<td>34</td>
<td>n1077_14</td>
<td>-4.083</td>
<td>4.239</td>
</tr>
<tr>
<td>32</td>
<td>sUCR</td>
<td>-3.459</td>
<td>3.103</td>
</tr>
<tr>
<td>31</td>
<td>VIDEOaddr[0]</td>
<td>4.120</td>
<td>2.007</td>
</tr>
<tr>
<td>28</td>
<td>n109_49</td>
<td>-7.456</td>
<td>1.548</td>
</tr>
<tr>
<td>24</td>
<td>n2135_16</td>
<td>-1.843</td>
<td>2.477</td>
</tr>
<tr>
<td>24</td>
<td>s80L</td>
<td>0.562</td>
<td>2.462</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C12</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
