Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e7371ae53f73419c846d3973f479c434 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gray2binarization_tb_behav xil_defaultlib.gray2binarization_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/gray2binarization/gray2binarization.srcs/sources_1/new/gray2binarization.v" Line 2. Module gray2binarization(Threshold=127) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core/gray2binarization/gray2binarization.srcs/sources_1/new/gray2binarization.v" Line 2. Module gray2binarization(Threshold=127) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gray2binarization(Threshold=127)
Compiling module xil_defaultlib.gray2binarization_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gray2binarization_tb_behav
