#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_00000283fefe5e70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_00000283feff3980 .param/l "BASERAM_BASE" 0 3 13, C4<10000000000000000000000000000000>;
P_00000283feff39b8 .param/l "BTB_INDEX_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_00000283feff39f0 .param/l "BTB_SIZE" 0 3 23, +C4<00000000000000000000000001000000>;
P_00000283feff3a28 .param/l "CSR_MCAUSE" 0 3 84, C4<001101000010>;
P_00000283feff3a60 .param/l "CSR_MEPC" 0 3 83, C4<001101000001>;
P_00000283feff3a98 .param/l "CSR_MIE" 0 3 80, C4<001100000100>;
P_00000283feff3ad0 .param/l "CSR_MIP" 0 3 86, C4<001101000100>;
P_00000283feff3b08 .param/l "CSR_MSCRATCH" 0 3 82, C4<001101000000>;
P_00000283feff3b40 .param/l "CSR_MSTATUS" 0 3 79, C4<001100000000>;
P_00000283feff3b78 .param/l "CSR_MTVAL" 0 3 85, C4<001101000011>;
P_00000283feff3bb0 .param/l "CSR_MTVEC" 0 3 81, C4<001100000101>;
P_00000283feff3be8 .param/l "CSR_PMPADDR0" 0 3 90, C4<001110110000>;
P_00000283feff3c20 .param/l "CSR_PMPCFG0" 0 3 89, C4<001110100000>;
P_00000283feff3c58 .param/l "CSR_SATP" 0 3 93, C4<000110000000>;
P_00000283feff3c90 .param/l "EXTRAM_BASE" 0 3 14, C4<10000000010000000000000000000000>;
P_00000283feff3cc8 .param/l "EX_BREAKPOINT" 0 3 110, C4<00000000000000000000000000000011>;
P_00000283feff3d00 .param/l "EX_ECALL_M" 0 3 117, C4<00000000000000000000000000001011>;
P_00000283feff3d38 .param/l "EX_ECALL_S" 0 3 116, C4<00000000000000000000000000001001>;
P_00000283feff3d70 .param/l "EX_ECALL_U" 0 3 115, C4<00000000000000000000000000001000>;
P_00000283feff3da8 .param/l "EX_ILLEGAL_INST" 0 3 109, C4<00000000000000000000000000000010>;
P_00000283feff3de0 .param/l "EX_INST_FAULT" 0 3 108, C4<00000000000000000000000000000001>;
P_00000283feff3e18 .param/l "EX_INST_MISALIGN" 0 3 107, C4<00000000000000000000000000000000>;
P_00000283feff3e50 .param/l "EX_LOAD_FAULT" 0 3 112, C4<00000000000000000000000000000101>;
P_00000283feff3e88 .param/l "EX_LOAD_MISALIGN" 0 3 111, C4<00000000000000000000000000000100>;
P_00000283feff3ec0 .param/l "EX_STORE_FAULT" 0 3 114, C4<00000000000000000000000000000111>;
P_00000283feff3ef8 .param/l "EX_STORE_MISALIGN" 0 3 113, C4<00000000000000000000000000000110>;
P_00000283feff3f30 .param/l "INST_WIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_00000283feff3f68 .param/l "INT_M_EXT" 0 3 122, C4<10000000000000000000000000001011>;
P_00000283feff3fa0 .param/l "INT_M_SOFT" 0 3 120, C4<10000000000000000000000000000011>;
P_00000283feff3fd8 .param/l "INT_M_TIMER" 0 3 121, C4<10000000000000000000000000000111>;
P_00000283feff4010 .param/l "MIE_MTIE_BIT" 0 3 131, +C4<00000000000000000000000000000111>;
P_00000283feff4048 .param/l "MSTATUS_MIE_BIT" 0 3 125, +C4<00000000000000000000000000000011>;
P_00000283feff4080 .param/l "MSTATUS_MPIE_BIT" 0 3 126, +C4<00000000000000000000000000000111>;
P_00000283feff40b8 .param/l "MSTATUS_MPP_HI" 0 3 128, +C4<00000000000000000000000000001100>;
P_00000283feff40f0 .param/l "MSTATUS_MPP_LO" 0 3 127, +C4<00000000000000000000000000001011>;
P_00000283feff4128 .param/l "NUM_REGS" 0 3 10, +C4<00000000000000000000000000100000>;
P_00000283feff4160 .param/l "OUTPUT_ADDR" 0 3 15, C4<10000000001100000000000000000000>;
P_00000283feff4198 .param/l "PRIV_M" 0 3 136, C4<11>;
P_00000283feff41d0 .param/l "PRIV_S" 0 3 135, C4<01>;
P_00000283feff4208 .param/l "PRIV_U" 0 3 134, C4<00>;
P_00000283feff4240 .param/l "REG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000101>;
P_00000283feff4278 .param/l "SRAM_ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000010100>;
P_00000283feff42b0 .param/l "SRAM_DATA_WIDTH" 0 3 20, +C4<00000000000000000000000000100000>;
P_00000283feff42e8 .param/l "UART_BASE" 0 3 16, C4<00010000000000000000000000000000>;
P_00000283feff4320 .param/l "XLEN" 0 3 7, +C4<00000000000000000000000000100000>;
enum00000283fef2a850 .enum4 (3)
   "CSR_OP_NONE" 3'b000,
   "CSR_OP_RW" 3'b001,
   "CSR_OP_RS" 3'b010,
   "CSR_OP_RC" 3'b011,
   "CSR_OP_RWI" 3'b101,
   "CSR_OP_RSI" 3'b110,
   "CSR_OP_RCI" 3'b111
 ;
enum00000283fefb0e50 .enum4 (7)
   "OP_LUI" 7'b0110111,
   "OP_AUIPC" 7'b0010111,
   "OP_JAL" 7'b1101111,
   "OP_JALR" 7'b1100111,
   "OP_BRANCH" 7'b1100011,
   "OP_LOAD" 7'b0000011,
   "OP_STORE" 7'b0100011,
   "OP_IMM" 7'b0010011,
   "OP_REG" 7'b0110011,
   "OP_FENCE" 7'b0001111,
   "OP_SYSTEM" 7'b1110011
 ;
enum00000283fefc0f00 .enum4 (4)
   "ALU_ADD" 4'b0000,
   "ALU_SUB" 4'b0001,
   "ALU_SLL" 4'b0010,
   "ALU_SLT" 4'b0011,
   "ALU_SLTU" 4'b0100,
   "ALU_XOR" 4'b0101,
   "ALU_SRL" 4'b0110,
   "ALU_SRA" 4'b0111,
   "ALU_OR" 4'b1000,
   "ALU_AND" 4'b1001,
   "ALU_LUI" 4'b1010,
   "ALU_AUIPC" 4'b1011,
   "ALU_NONE" 4'b1111
 ;
enum00000283fef2a710 .enum4 (3)
   "BR_NONE" 3'b000,
   "BR_EQ" 3'b001,
   "BR_NE" 3'b010,
   "BR_LT" 3'b011,
   "BR_GE" 3'b100,
   "BR_LTU" 3'b101,
   "BR_GEU" 3'b110
 ;
enum00000283fef2a7b0 .enum4 (2)
   "MEM_BYTE" 2'b00,
   "MEM_HALF" 2'b01,
   "MEM_WORD" 2'b10
 ;
S_00000283fefdd030 .scope module, "tlb_tb" "tlb_tb" 4 5;
 .timescale -9 -12;
v00000283ff38c130_0 .var "clk", 0 0;
v00000283ff38da30_0 .var "fill_perm", 6 0;
v00000283ff38c590_0 .var "fill_ppn", 21 0;
v00000283ff38c8b0_0 .var "fill_req", 0 0;
v00000283ff38ce50_0 .var "fill_superpage", 0 0;
v00000283ff38c1d0_0 .var "fill_vpn", 19 0;
v00000283ff38d210_0 .var "flush_all", 0 0;
v00000283ff38cef0_0 .var "flush_vpn", 0 0;
v00000283ff38dad0_0 .var "flush_vpn_addr", 19 0;
v00000283ff38c270_0 .net "hit", 0 0, v00000283fefd8cf0_0;  1 drivers
v00000283ff38c950_0 .net "is_superpage", 0 0, v00000283fefd8e30_0;  1 drivers
v00000283ff38d710_0 .var "lookup_req", 0 0;
v00000283ff38db70_0 .net "paddr", 31 0, v00000283fefd9330_0;  1 drivers
v00000283ff38dc10_0 .net "perm", 6 0, v00000283ff38c810_0;  1 drivers
v00000283ff38dcb0_0 .var "rst", 0 0;
v00000283ff38c9f0_0 .var/i "tests_failed", 31 0;
v00000283ff38d350_0 .var/i "tests_passed", 31 0;
v00000283ff38ca90_0 .var "vaddr", 31 0;
S_00000283fefeb570 .scope task, "check_lookup" "check_lookup" 4 83, 4 83 0, S_00000283fefdd030;
 .timescale -9 -12;
v00000283fefd9510_0 .var "expect_hit", 0 0;
v00000283fefd9470_0 .var "expect_pa", 31 0;
v00000283fefd8b10_0 .var/str "test_name";
v00000283fefd95b0_0 .var "va", 31 0;
E_00000283feff0940 .event negedge, v00000283fefd8890_0;
E_00000283feff0740 .event posedge, v00000283fefd8890_0;
TD_tlb_tb.check_lookup ;
    %wait E_00000283feff0740;
    %load/vec4 v00000283fefd95b0_0;
    %store/vec4 v00000283ff38ca90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283ff38d710_0, 0, 1;
    %wait E_00000283feff0740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d710_0, 0, 1;
    %wait E_00000283feff0940;
    %load/vec4 v00000283ff38c270_0;
    %load/vec4 v00000283fefd9510_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000283fefd9510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000283ff38db70_0;
    %load/vec4 v00000283fefd9470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 4 99 "$display", "[PASS] %s: VA=0x%08x -> PA=0x%08x (hit)", v00000283fefd8b10_0, v00000283fefd95b0_0, v00000283ff38db70_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000283ff38d350_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000283ff38d350_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000283fefd9510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %vpi_call/w 4 102 "$display", "[PASS] %s: VA=0x%08x (miss expected)", v00000283fefd8b10_0, v00000283fefd95b0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000283ff38d350_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000283ff38d350_0, 0, 32;
    %jmp T_0.6;
T_0.5 ;
    %vpi_call/w 4 105 "$display", "[FAIL] %s: VA=0x%08x expected PA=0x%08x, got PA=0x%08x", v00000283fefd8b10_0, v00000283fefd95b0_0, v00000283fefd9470_0, v00000283ff38db70_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000283ff38c9f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000283ff38c9f0_0, 0, 32;
T_0.6 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000283fefd9510_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 6842740, 0, 32; draw_string_vec4
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 1835627379, 0, 32; draw_string_vec4
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %load/vec4 v00000283ff38c270_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 6842740, 0, 32; draw_string_vec4
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 1835627379, 0, 32; draw_string_vec4
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %vpi_call/w 4 110 "$display", "[FAIL] %s: VA=0x%08x expected %s, got %s", v00000283fefd8b10_0, v00000283fefd95b0_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000283ff38c9f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000283ff38c9f0_0, 0, 32;
T_0.1 ;
    %end;
S_00000283fef97b90 .scope module, "dut" "tlb" 4 38, 5 6 0, S_00000283fefdd030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "vaddr_i";
    .port_info 3 /INPUT 1 "lookup_req_i";
    .port_info 4 /OUTPUT 1 "hit_o";
    .port_info 5 /OUTPUT 32 "paddr_o";
    .port_info 6 /OUTPUT 7 "perm_o";
    .port_info 7 /OUTPUT 1 "is_superpage_o";
    .port_info 8 /INPUT 1 "fill_req_i";
    .port_info 9 /INPUT 20 "fill_vpn_i";
    .port_info 10 /INPUT 22 "fill_ppn_i";
    .port_info 11 /INPUT 7 "fill_perm_i";
    .port_info 12 /INPUT 1 "fill_superpage_i";
    .port_info 13 /INPUT 1 "flush_all_i";
    .port_info 14 /INPUT 1 "flush_vpn_i";
    .port_info 15 /INPUT 20 "flush_vpn_addr_i";
P_00000283fef28dd0 .param/l "ENTRIES" 0 5 7, +C4<00000000000000000000000000100000>;
P_00000283fef28e08 .param/l "INDEX_WIDTH" 0 5 8, +C4<00000000000000000000000000000101>;
v00000283fefd8890_0 .net "clk", 0 0, v00000283ff38c130_0;  1 drivers
v00000283fefd87f0_0 .var "entry_match", 31 0;
v00000283fefd8f70_0 .net "fill_perm_i", 6 0, v00000283ff38da30_0;  1 drivers
v00000283fefd8930_0 .net "fill_ppn_i", 21 0, v00000283ff38c590_0;  1 drivers
v00000283fefd8bb0_0 .net "fill_req_i", 0 0, v00000283ff38c8b0_0;  1 drivers
v00000283fefd8a70_0 .net "fill_superpage_i", 0 0, v00000283ff38ce50_0;  1 drivers
v00000283fefd9650_0 .net "fill_vpn_i", 19 0, v00000283ff38c1d0_0;  1 drivers
v00000283fefd89d0_0 .net "flush_all_i", 0 0, v00000283ff38d210_0;  1 drivers
v00000283fefd8c50_0 .net "flush_vpn_addr_i", 19 0, v00000283ff38dad0_0;  1 drivers
v00000283fefd96f0_0 .net "flush_vpn_i", 0 0, v00000283ff38cef0_0;  1 drivers
v00000283fefd91f0_0 .var "hit_idx", 4 0;
v00000283fefd8cf0_0 .var "hit_o", 0 0;
v00000283fefd8d90_0 .var/i "i", 31 0;
v00000283fefd8e30_0 .var "is_superpage_o", 0 0;
v00000283fefd8ed0_0 .var/i "j", 31 0;
v00000283fefd9010_0 .net "lookup_req_i", 0 0, v00000283ff38d710_0;  1 drivers
v00000283fefd90b0_0 .net "lookup_vpn0", 9 0, L_00000283ff38d170;  1 drivers
v00000283fefd9150_0 .net "lookup_vpn1", 9 0, L_00000283ff38cf90;  1 drivers
v00000283fefd9290_0 .var "next_fill_idx", 4 0;
v00000283fefd9330_0 .var "paddr_o", 31 0;
v00000283ff38ddf0_0 .net "page_offset", 11 0, L_00000283ff38d030;  1 drivers
v00000283ff38c3b0 .array "perm", 31 0, 6 0;
v00000283ff38c810_0 .var "perm_o", 6 0;
v00000283ff38c6d0 .array "ppn", 31 0, 21 0;
v00000283ff38c450_0 .net "rst", 0 0, v00000283ff38dcb0_0;  1 drivers
v00000283ff38c4f0 .array "superpage", 31 0, 0 0;
v00000283ff38d990_0 .net "vaddr_i", 31 0, v00000283ff38ca90_0;  1 drivers
v00000283ff38d490 .array "valid", 31 0, 0 0;
v00000283ff38c630 .array "vpn0", 31 0, 9 0;
v00000283ff38c770 .array "vpn1", 31 0, 9 0;
E_00000283feff05c0 .event posedge, v00000283ff38c450_0, v00000283fefd8890_0;
v00000283ff38c3b0_0 .array/port v00000283ff38c3b0, 0;
v00000283ff38c3b0_1 .array/port v00000283ff38c3b0, 1;
E_00000283feff0900/0 .event anyedge, v00000283fefd8cf0_0, v00000283fefd91f0_0, v00000283ff38c3b0_0, v00000283ff38c3b0_1;
v00000283ff38c3b0_2 .array/port v00000283ff38c3b0, 2;
v00000283ff38c3b0_3 .array/port v00000283ff38c3b0, 3;
v00000283ff38c3b0_4 .array/port v00000283ff38c3b0, 4;
v00000283ff38c3b0_5 .array/port v00000283ff38c3b0, 5;
E_00000283feff0900/1 .event anyedge, v00000283ff38c3b0_2, v00000283ff38c3b0_3, v00000283ff38c3b0_4, v00000283ff38c3b0_5;
v00000283ff38c3b0_6 .array/port v00000283ff38c3b0, 6;
v00000283ff38c3b0_7 .array/port v00000283ff38c3b0, 7;
v00000283ff38c3b0_8 .array/port v00000283ff38c3b0, 8;
v00000283ff38c3b0_9 .array/port v00000283ff38c3b0, 9;
E_00000283feff0900/2 .event anyedge, v00000283ff38c3b0_6, v00000283ff38c3b0_7, v00000283ff38c3b0_8, v00000283ff38c3b0_9;
v00000283ff38c3b0_10 .array/port v00000283ff38c3b0, 10;
v00000283ff38c3b0_11 .array/port v00000283ff38c3b0, 11;
v00000283ff38c3b0_12 .array/port v00000283ff38c3b0, 12;
v00000283ff38c3b0_13 .array/port v00000283ff38c3b0, 13;
E_00000283feff0900/3 .event anyedge, v00000283ff38c3b0_10, v00000283ff38c3b0_11, v00000283ff38c3b0_12, v00000283ff38c3b0_13;
v00000283ff38c3b0_14 .array/port v00000283ff38c3b0, 14;
v00000283ff38c3b0_15 .array/port v00000283ff38c3b0, 15;
v00000283ff38c3b0_16 .array/port v00000283ff38c3b0, 16;
v00000283ff38c3b0_17 .array/port v00000283ff38c3b0, 17;
E_00000283feff0900/4 .event anyedge, v00000283ff38c3b0_14, v00000283ff38c3b0_15, v00000283ff38c3b0_16, v00000283ff38c3b0_17;
v00000283ff38c3b0_18 .array/port v00000283ff38c3b0, 18;
v00000283ff38c3b0_19 .array/port v00000283ff38c3b0, 19;
v00000283ff38c3b0_20 .array/port v00000283ff38c3b0, 20;
v00000283ff38c3b0_21 .array/port v00000283ff38c3b0, 21;
E_00000283feff0900/5 .event anyedge, v00000283ff38c3b0_18, v00000283ff38c3b0_19, v00000283ff38c3b0_20, v00000283ff38c3b0_21;
v00000283ff38c3b0_22 .array/port v00000283ff38c3b0, 22;
v00000283ff38c3b0_23 .array/port v00000283ff38c3b0, 23;
v00000283ff38c3b0_24 .array/port v00000283ff38c3b0, 24;
v00000283ff38c3b0_25 .array/port v00000283ff38c3b0, 25;
E_00000283feff0900/6 .event anyedge, v00000283ff38c3b0_22, v00000283ff38c3b0_23, v00000283ff38c3b0_24, v00000283ff38c3b0_25;
v00000283ff38c3b0_26 .array/port v00000283ff38c3b0, 26;
v00000283ff38c3b0_27 .array/port v00000283ff38c3b0, 27;
v00000283ff38c3b0_28 .array/port v00000283ff38c3b0, 28;
v00000283ff38c3b0_29 .array/port v00000283ff38c3b0, 29;
E_00000283feff0900/7 .event anyedge, v00000283ff38c3b0_26, v00000283ff38c3b0_27, v00000283ff38c3b0_28, v00000283ff38c3b0_29;
v00000283ff38c3b0_30 .array/port v00000283ff38c3b0, 30;
v00000283ff38c3b0_31 .array/port v00000283ff38c3b0, 31;
v00000283ff38c4f0_0 .array/port v00000283ff38c4f0, 0;
v00000283ff38c4f0_1 .array/port v00000283ff38c4f0, 1;
E_00000283feff0900/8 .event anyedge, v00000283ff38c3b0_30, v00000283ff38c3b0_31, v00000283ff38c4f0_0, v00000283ff38c4f0_1;
v00000283ff38c4f0_2 .array/port v00000283ff38c4f0, 2;
v00000283ff38c4f0_3 .array/port v00000283ff38c4f0, 3;
v00000283ff38c4f0_4 .array/port v00000283ff38c4f0, 4;
v00000283ff38c4f0_5 .array/port v00000283ff38c4f0, 5;
E_00000283feff0900/9 .event anyedge, v00000283ff38c4f0_2, v00000283ff38c4f0_3, v00000283ff38c4f0_4, v00000283ff38c4f0_5;
v00000283ff38c4f0_6 .array/port v00000283ff38c4f0, 6;
v00000283ff38c4f0_7 .array/port v00000283ff38c4f0, 7;
v00000283ff38c4f0_8 .array/port v00000283ff38c4f0, 8;
v00000283ff38c4f0_9 .array/port v00000283ff38c4f0, 9;
E_00000283feff0900/10 .event anyedge, v00000283ff38c4f0_6, v00000283ff38c4f0_7, v00000283ff38c4f0_8, v00000283ff38c4f0_9;
v00000283ff38c4f0_10 .array/port v00000283ff38c4f0, 10;
v00000283ff38c4f0_11 .array/port v00000283ff38c4f0, 11;
v00000283ff38c4f0_12 .array/port v00000283ff38c4f0, 12;
v00000283ff38c4f0_13 .array/port v00000283ff38c4f0, 13;
E_00000283feff0900/11 .event anyedge, v00000283ff38c4f0_10, v00000283ff38c4f0_11, v00000283ff38c4f0_12, v00000283ff38c4f0_13;
v00000283ff38c4f0_14 .array/port v00000283ff38c4f0, 14;
v00000283ff38c4f0_15 .array/port v00000283ff38c4f0, 15;
v00000283ff38c4f0_16 .array/port v00000283ff38c4f0, 16;
v00000283ff38c4f0_17 .array/port v00000283ff38c4f0, 17;
E_00000283feff0900/12 .event anyedge, v00000283ff38c4f0_14, v00000283ff38c4f0_15, v00000283ff38c4f0_16, v00000283ff38c4f0_17;
v00000283ff38c4f0_18 .array/port v00000283ff38c4f0, 18;
v00000283ff38c4f0_19 .array/port v00000283ff38c4f0, 19;
v00000283ff38c4f0_20 .array/port v00000283ff38c4f0, 20;
v00000283ff38c4f0_21 .array/port v00000283ff38c4f0, 21;
E_00000283feff0900/13 .event anyedge, v00000283ff38c4f0_18, v00000283ff38c4f0_19, v00000283ff38c4f0_20, v00000283ff38c4f0_21;
v00000283ff38c4f0_22 .array/port v00000283ff38c4f0, 22;
v00000283ff38c4f0_23 .array/port v00000283ff38c4f0, 23;
v00000283ff38c4f0_24 .array/port v00000283ff38c4f0, 24;
v00000283ff38c4f0_25 .array/port v00000283ff38c4f0, 25;
E_00000283feff0900/14 .event anyedge, v00000283ff38c4f0_22, v00000283ff38c4f0_23, v00000283ff38c4f0_24, v00000283ff38c4f0_25;
v00000283ff38c4f0_26 .array/port v00000283ff38c4f0, 26;
v00000283ff38c4f0_27 .array/port v00000283ff38c4f0, 27;
v00000283ff38c4f0_28 .array/port v00000283ff38c4f0, 28;
v00000283ff38c4f0_29 .array/port v00000283ff38c4f0, 29;
E_00000283feff0900/15 .event anyedge, v00000283ff38c4f0_26, v00000283ff38c4f0_27, v00000283ff38c4f0_28, v00000283ff38c4f0_29;
v00000283ff38c4f0_30 .array/port v00000283ff38c4f0, 30;
v00000283ff38c4f0_31 .array/port v00000283ff38c4f0, 31;
v00000283ff38c6d0_0 .array/port v00000283ff38c6d0, 0;
v00000283ff38c6d0_1 .array/port v00000283ff38c6d0, 1;
E_00000283feff0900/16 .event anyedge, v00000283ff38c4f0_30, v00000283ff38c4f0_31, v00000283ff38c6d0_0, v00000283ff38c6d0_1;
v00000283ff38c6d0_2 .array/port v00000283ff38c6d0, 2;
v00000283ff38c6d0_3 .array/port v00000283ff38c6d0, 3;
v00000283ff38c6d0_4 .array/port v00000283ff38c6d0, 4;
v00000283ff38c6d0_5 .array/port v00000283ff38c6d0, 5;
E_00000283feff0900/17 .event anyedge, v00000283ff38c6d0_2, v00000283ff38c6d0_3, v00000283ff38c6d0_4, v00000283ff38c6d0_5;
v00000283ff38c6d0_6 .array/port v00000283ff38c6d0, 6;
v00000283ff38c6d0_7 .array/port v00000283ff38c6d0, 7;
v00000283ff38c6d0_8 .array/port v00000283ff38c6d0, 8;
v00000283ff38c6d0_9 .array/port v00000283ff38c6d0, 9;
E_00000283feff0900/18 .event anyedge, v00000283ff38c6d0_6, v00000283ff38c6d0_7, v00000283ff38c6d0_8, v00000283ff38c6d0_9;
v00000283ff38c6d0_10 .array/port v00000283ff38c6d0, 10;
v00000283ff38c6d0_11 .array/port v00000283ff38c6d0, 11;
v00000283ff38c6d0_12 .array/port v00000283ff38c6d0, 12;
v00000283ff38c6d0_13 .array/port v00000283ff38c6d0, 13;
E_00000283feff0900/19 .event anyedge, v00000283ff38c6d0_10, v00000283ff38c6d0_11, v00000283ff38c6d0_12, v00000283ff38c6d0_13;
v00000283ff38c6d0_14 .array/port v00000283ff38c6d0, 14;
v00000283ff38c6d0_15 .array/port v00000283ff38c6d0, 15;
v00000283ff38c6d0_16 .array/port v00000283ff38c6d0, 16;
v00000283ff38c6d0_17 .array/port v00000283ff38c6d0, 17;
E_00000283feff0900/20 .event anyedge, v00000283ff38c6d0_14, v00000283ff38c6d0_15, v00000283ff38c6d0_16, v00000283ff38c6d0_17;
v00000283ff38c6d0_18 .array/port v00000283ff38c6d0, 18;
v00000283ff38c6d0_19 .array/port v00000283ff38c6d0, 19;
v00000283ff38c6d0_20 .array/port v00000283ff38c6d0, 20;
v00000283ff38c6d0_21 .array/port v00000283ff38c6d0, 21;
E_00000283feff0900/21 .event anyedge, v00000283ff38c6d0_18, v00000283ff38c6d0_19, v00000283ff38c6d0_20, v00000283ff38c6d0_21;
v00000283ff38c6d0_22 .array/port v00000283ff38c6d0, 22;
v00000283ff38c6d0_23 .array/port v00000283ff38c6d0, 23;
v00000283ff38c6d0_24 .array/port v00000283ff38c6d0, 24;
v00000283ff38c6d0_25 .array/port v00000283ff38c6d0, 25;
E_00000283feff0900/22 .event anyedge, v00000283ff38c6d0_22, v00000283ff38c6d0_23, v00000283ff38c6d0_24, v00000283ff38c6d0_25;
v00000283ff38c6d0_26 .array/port v00000283ff38c6d0, 26;
v00000283ff38c6d0_27 .array/port v00000283ff38c6d0, 27;
v00000283ff38c6d0_28 .array/port v00000283ff38c6d0, 28;
v00000283ff38c6d0_29 .array/port v00000283ff38c6d0, 29;
E_00000283feff0900/23 .event anyedge, v00000283ff38c6d0_26, v00000283ff38c6d0_27, v00000283ff38c6d0_28, v00000283ff38c6d0_29;
v00000283ff38c6d0_30 .array/port v00000283ff38c6d0, 30;
v00000283ff38c6d0_31 .array/port v00000283ff38c6d0, 31;
E_00000283feff0900/24 .event anyedge, v00000283ff38c6d0_30, v00000283ff38c6d0_31, v00000283fefd90b0_0, v00000283ff38ddf0_0;
E_00000283feff0900/25 .event anyedge, v00000283ff38c6d0_0, v00000283ff38c6d0_1, v00000283ff38c6d0_2, v00000283ff38c6d0_3;
E_00000283feff0900/26 .event anyedge, v00000283ff38c6d0_4, v00000283ff38c6d0_5, v00000283ff38c6d0_6, v00000283ff38c6d0_7;
E_00000283feff0900/27 .event anyedge, v00000283ff38c6d0_8, v00000283ff38c6d0_9, v00000283ff38c6d0_10, v00000283ff38c6d0_11;
E_00000283feff0900/28 .event anyedge, v00000283ff38c6d0_12, v00000283ff38c6d0_13, v00000283ff38c6d0_14, v00000283ff38c6d0_15;
E_00000283feff0900/29 .event anyedge, v00000283ff38c6d0_16, v00000283ff38c6d0_17, v00000283ff38c6d0_18, v00000283ff38c6d0_19;
E_00000283feff0900/30 .event anyedge, v00000283ff38c6d0_20, v00000283ff38c6d0_21, v00000283ff38c6d0_22, v00000283ff38c6d0_23;
E_00000283feff0900/31 .event anyedge, v00000283ff38c6d0_24, v00000283ff38c6d0_25, v00000283ff38c6d0_26, v00000283ff38c6d0_27;
E_00000283feff0900/32 .event anyedge, v00000283ff38c6d0_28, v00000283ff38c6d0_29, v00000283ff38c6d0_30, v00000283ff38c6d0_31;
E_00000283feff0900 .event/or E_00000283feff0900/0, E_00000283feff0900/1, E_00000283feff0900/2, E_00000283feff0900/3, E_00000283feff0900/4, E_00000283feff0900/5, E_00000283feff0900/6, E_00000283feff0900/7, E_00000283feff0900/8, E_00000283feff0900/9, E_00000283feff0900/10, E_00000283feff0900/11, E_00000283feff0900/12, E_00000283feff0900/13, E_00000283feff0900/14, E_00000283feff0900/15, E_00000283feff0900/16, E_00000283feff0900/17, E_00000283feff0900/18, E_00000283feff0900/19, E_00000283feff0900/20, E_00000283feff0900/21, E_00000283feff0900/22, E_00000283feff0900/23, E_00000283feff0900/24, E_00000283feff0900/25, E_00000283feff0900/26, E_00000283feff0900/27, E_00000283feff0900/28, E_00000283feff0900/29, E_00000283feff0900/30, E_00000283feff0900/31, E_00000283feff0900/32;
E_00000283feff0380 .event anyedge, v00000283fefd87f0_0, v00000283fefd8d90_0;
v00000283ff38d490_0 .array/port v00000283ff38d490, 0;
v00000283ff38d490_1 .array/port v00000283ff38d490, 1;
v00000283ff38d490_2 .array/port v00000283ff38d490, 2;
v00000283ff38d490_3 .array/port v00000283ff38d490, 3;
E_00000283fefefdc0/0 .event anyedge, v00000283ff38d490_0, v00000283ff38d490_1, v00000283ff38d490_2, v00000283ff38d490_3;
v00000283ff38d490_4 .array/port v00000283ff38d490, 4;
v00000283ff38d490_5 .array/port v00000283ff38d490, 5;
v00000283ff38d490_6 .array/port v00000283ff38d490, 6;
v00000283ff38d490_7 .array/port v00000283ff38d490, 7;
E_00000283fefefdc0/1 .event anyedge, v00000283ff38d490_4, v00000283ff38d490_5, v00000283ff38d490_6, v00000283ff38d490_7;
v00000283ff38d490_8 .array/port v00000283ff38d490, 8;
v00000283ff38d490_9 .array/port v00000283ff38d490, 9;
v00000283ff38d490_10 .array/port v00000283ff38d490, 10;
v00000283ff38d490_11 .array/port v00000283ff38d490, 11;
E_00000283fefefdc0/2 .event anyedge, v00000283ff38d490_8, v00000283ff38d490_9, v00000283ff38d490_10, v00000283ff38d490_11;
v00000283ff38d490_12 .array/port v00000283ff38d490, 12;
v00000283ff38d490_13 .array/port v00000283ff38d490, 13;
v00000283ff38d490_14 .array/port v00000283ff38d490, 14;
v00000283ff38d490_15 .array/port v00000283ff38d490, 15;
E_00000283fefefdc0/3 .event anyedge, v00000283ff38d490_12, v00000283ff38d490_13, v00000283ff38d490_14, v00000283ff38d490_15;
v00000283ff38d490_16 .array/port v00000283ff38d490, 16;
v00000283ff38d490_17 .array/port v00000283ff38d490, 17;
v00000283ff38d490_18 .array/port v00000283ff38d490, 18;
v00000283ff38d490_19 .array/port v00000283ff38d490, 19;
E_00000283fefefdc0/4 .event anyedge, v00000283ff38d490_16, v00000283ff38d490_17, v00000283ff38d490_18, v00000283ff38d490_19;
v00000283ff38d490_20 .array/port v00000283ff38d490, 20;
v00000283ff38d490_21 .array/port v00000283ff38d490, 21;
v00000283ff38d490_22 .array/port v00000283ff38d490, 22;
v00000283ff38d490_23 .array/port v00000283ff38d490, 23;
E_00000283fefefdc0/5 .event anyedge, v00000283ff38d490_20, v00000283ff38d490_21, v00000283ff38d490_22, v00000283ff38d490_23;
v00000283ff38d490_24 .array/port v00000283ff38d490, 24;
v00000283ff38d490_25 .array/port v00000283ff38d490, 25;
v00000283ff38d490_26 .array/port v00000283ff38d490, 26;
v00000283ff38d490_27 .array/port v00000283ff38d490, 27;
E_00000283fefefdc0/6 .event anyedge, v00000283ff38d490_24, v00000283ff38d490_25, v00000283ff38d490_26, v00000283ff38d490_27;
v00000283ff38d490_28 .array/port v00000283ff38d490, 28;
v00000283ff38d490_29 .array/port v00000283ff38d490, 29;
v00000283ff38d490_30 .array/port v00000283ff38d490, 30;
v00000283ff38d490_31 .array/port v00000283ff38d490, 31;
E_00000283fefefdc0/7 .event anyedge, v00000283ff38d490_28, v00000283ff38d490_29, v00000283ff38d490_30, v00000283ff38d490_31;
E_00000283fefefdc0/8 .event anyedge, v00000283ff38c4f0_0, v00000283ff38c4f0_1, v00000283ff38c4f0_2, v00000283ff38c4f0_3;
E_00000283fefefdc0/9 .event anyedge, v00000283ff38c4f0_4, v00000283ff38c4f0_5, v00000283ff38c4f0_6, v00000283ff38c4f0_7;
E_00000283fefefdc0/10 .event anyedge, v00000283ff38c4f0_8, v00000283ff38c4f0_9, v00000283ff38c4f0_10, v00000283ff38c4f0_11;
E_00000283fefefdc0/11 .event anyedge, v00000283ff38c4f0_12, v00000283ff38c4f0_13, v00000283ff38c4f0_14, v00000283ff38c4f0_15;
E_00000283fefefdc0/12 .event anyedge, v00000283ff38c4f0_16, v00000283ff38c4f0_17, v00000283ff38c4f0_18, v00000283ff38c4f0_19;
E_00000283fefefdc0/13 .event anyedge, v00000283ff38c4f0_20, v00000283ff38c4f0_21, v00000283ff38c4f0_22, v00000283ff38c4f0_23;
E_00000283fefefdc0/14 .event anyedge, v00000283ff38c4f0_24, v00000283ff38c4f0_25, v00000283ff38c4f0_26, v00000283ff38c4f0_27;
E_00000283fefefdc0/15 .event anyedge, v00000283ff38c4f0_28, v00000283ff38c4f0_29, v00000283ff38c4f0_30, v00000283ff38c4f0_31;
v00000283ff38c770_0 .array/port v00000283ff38c770, 0;
v00000283ff38c770_1 .array/port v00000283ff38c770, 1;
v00000283ff38c770_2 .array/port v00000283ff38c770, 2;
v00000283ff38c770_3 .array/port v00000283ff38c770, 3;
E_00000283fefefdc0/16 .event anyedge, v00000283ff38c770_0, v00000283ff38c770_1, v00000283ff38c770_2, v00000283ff38c770_3;
v00000283ff38c770_4 .array/port v00000283ff38c770, 4;
v00000283ff38c770_5 .array/port v00000283ff38c770, 5;
v00000283ff38c770_6 .array/port v00000283ff38c770, 6;
v00000283ff38c770_7 .array/port v00000283ff38c770, 7;
E_00000283fefefdc0/17 .event anyedge, v00000283ff38c770_4, v00000283ff38c770_5, v00000283ff38c770_6, v00000283ff38c770_7;
v00000283ff38c770_8 .array/port v00000283ff38c770, 8;
v00000283ff38c770_9 .array/port v00000283ff38c770, 9;
v00000283ff38c770_10 .array/port v00000283ff38c770, 10;
v00000283ff38c770_11 .array/port v00000283ff38c770, 11;
E_00000283fefefdc0/18 .event anyedge, v00000283ff38c770_8, v00000283ff38c770_9, v00000283ff38c770_10, v00000283ff38c770_11;
v00000283ff38c770_12 .array/port v00000283ff38c770, 12;
v00000283ff38c770_13 .array/port v00000283ff38c770, 13;
v00000283ff38c770_14 .array/port v00000283ff38c770, 14;
v00000283ff38c770_15 .array/port v00000283ff38c770, 15;
E_00000283fefefdc0/19 .event anyedge, v00000283ff38c770_12, v00000283ff38c770_13, v00000283ff38c770_14, v00000283ff38c770_15;
v00000283ff38c770_16 .array/port v00000283ff38c770, 16;
v00000283ff38c770_17 .array/port v00000283ff38c770, 17;
v00000283ff38c770_18 .array/port v00000283ff38c770, 18;
v00000283ff38c770_19 .array/port v00000283ff38c770, 19;
E_00000283fefefdc0/20 .event anyedge, v00000283ff38c770_16, v00000283ff38c770_17, v00000283ff38c770_18, v00000283ff38c770_19;
v00000283ff38c770_20 .array/port v00000283ff38c770, 20;
v00000283ff38c770_21 .array/port v00000283ff38c770, 21;
v00000283ff38c770_22 .array/port v00000283ff38c770, 22;
v00000283ff38c770_23 .array/port v00000283ff38c770, 23;
E_00000283fefefdc0/21 .event anyedge, v00000283ff38c770_20, v00000283ff38c770_21, v00000283ff38c770_22, v00000283ff38c770_23;
v00000283ff38c770_24 .array/port v00000283ff38c770, 24;
v00000283ff38c770_25 .array/port v00000283ff38c770, 25;
v00000283ff38c770_26 .array/port v00000283ff38c770, 26;
v00000283ff38c770_27 .array/port v00000283ff38c770, 27;
E_00000283fefefdc0/22 .event anyedge, v00000283ff38c770_24, v00000283ff38c770_25, v00000283ff38c770_26, v00000283ff38c770_27;
v00000283ff38c770_28 .array/port v00000283ff38c770, 28;
v00000283ff38c770_29 .array/port v00000283ff38c770, 29;
v00000283ff38c770_30 .array/port v00000283ff38c770, 30;
v00000283ff38c770_31 .array/port v00000283ff38c770, 31;
E_00000283fefefdc0/23 .event anyedge, v00000283ff38c770_28, v00000283ff38c770_29, v00000283ff38c770_30, v00000283ff38c770_31;
v00000283ff38c630_0 .array/port v00000283ff38c630, 0;
v00000283ff38c630_1 .array/port v00000283ff38c630, 1;
v00000283ff38c630_2 .array/port v00000283ff38c630, 2;
E_00000283fefefdc0/24 .event anyedge, v00000283fefd9150_0, v00000283ff38c630_0, v00000283ff38c630_1, v00000283ff38c630_2;
v00000283ff38c630_3 .array/port v00000283ff38c630, 3;
v00000283ff38c630_4 .array/port v00000283ff38c630, 4;
v00000283ff38c630_5 .array/port v00000283ff38c630, 5;
v00000283ff38c630_6 .array/port v00000283ff38c630, 6;
E_00000283fefefdc0/25 .event anyedge, v00000283ff38c630_3, v00000283ff38c630_4, v00000283ff38c630_5, v00000283ff38c630_6;
v00000283ff38c630_7 .array/port v00000283ff38c630, 7;
v00000283ff38c630_8 .array/port v00000283ff38c630, 8;
v00000283ff38c630_9 .array/port v00000283ff38c630, 9;
v00000283ff38c630_10 .array/port v00000283ff38c630, 10;
E_00000283fefefdc0/26 .event anyedge, v00000283ff38c630_7, v00000283ff38c630_8, v00000283ff38c630_9, v00000283ff38c630_10;
v00000283ff38c630_11 .array/port v00000283ff38c630, 11;
v00000283ff38c630_12 .array/port v00000283ff38c630, 12;
v00000283ff38c630_13 .array/port v00000283ff38c630, 13;
v00000283ff38c630_14 .array/port v00000283ff38c630, 14;
E_00000283fefefdc0/27 .event anyedge, v00000283ff38c630_11, v00000283ff38c630_12, v00000283ff38c630_13, v00000283ff38c630_14;
v00000283ff38c630_15 .array/port v00000283ff38c630, 15;
v00000283ff38c630_16 .array/port v00000283ff38c630, 16;
v00000283ff38c630_17 .array/port v00000283ff38c630, 17;
v00000283ff38c630_18 .array/port v00000283ff38c630, 18;
E_00000283fefefdc0/28 .event anyedge, v00000283ff38c630_15, v00000283ff38c630_16, v00000283ff38c630_17, v00000283ff38c630_18;
v00000283ff38c630_19 .array/port v00000283ff38c630, 19;
v00000283ff38c630_20 .array/port v00000283ff38c630, 20;
v00000283ff38c630_21 .array/port v00000283ff38c630, 21;
v00000283ff38c630_22 .array/port v00000283ff38c630, 22;
E_00000283fefefdc0/29 .event anyedge, v00000283ff38c630_19, v00000283ff38c630_20, v00000283ff38c630_21, v00000283ff38c630_22;
v00000283ff38c630_23 .array/port v00000283ff38c630, 23;
v00000283ff38c630_24 .array/port v00000283ff38c630, 24;
v00000283ff38c630_25 .array/port v00000283ff38c630, 25;
v00000283ff38c630_26 .array/port v00000283ff38c630, 26;
E_00000283fefefdc0/30 .event anyedge, v00000283ff38c630_23, v00000283ff38c630_24, v00000283ff38c630_25, v00000283ff38c630_26;
v00000283ff38c630_27 .array/port v00000283ff38c630, 27;
v00000283ff38c630_28 .array/port v00000283ff38c630, 28;
v00000283ff38c630_29 .array/port v00000283ff38c630, 29;
v00000283ff38c630_30 .array/port v00000283ff38c630, 30;
E_00000283fefefdc0/31 .event anyedge, v00000283ff38c630_27, v00000283ff38c630_28, v00000283ff38c630_29, v00000283ff38c630_30;
v00000283ff38c630_31 .array/port v00000283ff38c630, 31;
E_00000283fefefdc0/32 .event anyedge, v00000283ff38c630_31, v00000283fefd90b0_0;
E_00000283fefefdc0 .event/or E_00000283fefefdc0/0, E_00000283fefefdc0/1, E_00000283fefefdc0/2, E_00000283fefefdc0/3, E_00000283fefefdc0/4, E_00000283fefefdc0/5, E_00000283fefefdc0/6, E_00000283fefefdc0/7, E_00000283fefefdc0/8, E_00000283fefefdc0/9, E_00000283fefefdc0/10, E_00000283fefefdc0/11, E_00000283fefefdc0/12, E_00000283fefefdc0/13, E_00000283fefefdc0/14, E_00000283fefefdc0/15, E_00000283fefefdc0/16, E_00000283fefefdc0/17, E_00000283fefefdc0/18, E_00000283fefefdc0/19, E_00000283fefefdc0/20, E_00000283fefefdc0/21, E_00000283fefefdc0/22, E_00000283fefefdc0/23, E_00000283fefefdc0/24, E_00000283fefefdc0/25, E_00000283fefefdc0/26, E_00000283fefefdc0/27, E_00000283fefefdc0/28, E_00000283fefefdc0/29, E_00000283fefefdc0/30, E_00000283fefefdc0/31, E_00000283fefefdc0/32;
L_00000283ff38cf90 .part v00000283ff38ca90_0, 22, 10;
L_00000283ff38d170 .part v00000283ff38ca90_0, 12, 10;
L_00000283ff38d030 .part v00000283ff38ca90_0, 0, 12;
S_00000283ff02e900 .scope task, "fill_entry" "fill_entry" 4 66, 4 66 0, S_00000283fefdd030;
 .timescale -9 -12;
v00000283ff38cc70_0 .var "permissions", 6 0;
v00000283ff38c310_0 .var "ppn", 21 0;
v00000283ff38d2b0_0 .var "superpage", 0 0;
v00000283ff38cdb0_0 .var "vpn", 19 0;
TD_tlb_tb.fill_entry ;
    %wait E_00000283feff0740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283ff38c8b0_0, 0, 1;
    %load/vec4 v00000283ff38cdb0_0;
    %store/vec4 v00000283ff38c1d0_0, 0, 20;
    %load/vec4 v00000283ff38c310_0;
    %store/vec4 v00000283ff38c590_0, 0, 22;
    %load/vec4 v00000283ff38cc70_0;
    %store/vec4 v00000283ff38da30_0, 0, 7;
    %load/vec4 v00000283ff38d2b0_0;
    %store/vec4 v00000283ff38ce50_0, 0, 1;
    %wait E_00000283feff0740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38c8b0_0, 0, 1;
    %end;
    .scope S_00000283fef97b90;
T_2 ;
Ewait_0 .event/or E_00000283fefefdc0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd87f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd8d90_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000283fefd8d90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v00000283fefd8d90_0;
    %load/vec4a v00000283ff38d490, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v00000283fefd8d90_0;
    %load/vec4a v00000283ff38c4f0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %ix/getv/s 4, v00000283fefd8d90_0;
    %load/vec4a v00000283ff38c770, 4;
    %load/vec4 v00000283fefd9150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v00000283fefd8d90_0;
    %store/vec4 v00000283fefd87f0_0, 4, 1;
    %jmp T_2.5;
T_2.4 ;
    %ix/getv/s 4, v00000283fefd8d90_0;
    %load/vec4a v00000283ff38c770, 4;
    %load/vec4 v00000283fefd9150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.6, 4;
    %ix/getv/s 4, v00000283fefd8d90_0;
    %load/vec4a v00000283ff38c630, 4;
    %load/vec4 v00000283fefd90b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %ix/getv/s 4, v00000283fefd8d90_0;
    %store/vec4 v00000283fefd87f0_0, 4, 1;
T_2.5 ;
T_2.2 ;
    %load/vec4 v00000283fefd8d90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000283fefd8d90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000283fef97b90;
T_3 ;
Ewait_1 .event/or E_00000283feff0380, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000283fefd87f0_0;
    %or/r;
    %store/vec4 v00000283fefd8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000283fefd91f0_0, 0, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000283fefd8d90_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000283fefd8d90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.1, 5;
    %load/vec4 v00000283fefd87f0_0;
    %load/vec4 v00000283fefd8d90_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000283fefd8d90_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000283fefd91f0_0, 0, 5;
T_3.2 ;
    %load/vec4 v00000283fefd8d90_0;
    %subi 1, 0, 32;
    %store/vec4 v00000283fefd8d90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000283fef97b90;
T_4 ;
Ewait_2 .event/or E_00000283feff0900, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd9330_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000283ff38c810_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283fefd8e30_0, 0, 1;
    %load/vec4 v00000283fefd8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000283fefd91f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000283ff38c3b0, 4;
    %store/vec4 v00000283ff38c810_0, 0, 7;
    %load/vec4 v00000283fefd91f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000283ff38c4f0, 4;
    %store/vec4 v00000283fefd8e30_0, 0, 1;
    %load/vec4 v00000283fefd91f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000283ff38c4f0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000283fefd91f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000283ff38c6d0, 4;
    %parti/s 12, 10, 5;
    %load/vec4 v00000283fefd90b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000283ff38ddf0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000283fefd9330_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000283fefd91f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000283ff38c6d0, 4;
    %load/vec4 v00000283ff38ddf0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000283fefd9330_0, 0, 32;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000283fef97b90;
T_5 ;
    %wait E_00000283feff05c0;
    %load/vec4 v00000283ff38c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd8ed0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000283fefd8ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000283fefd8ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38d490, 0, 4;
    %load/vec4 v00000283fefd8ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000283fefd8ed0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000283fefd9290_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000283fefd89d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd8ed0_0, 0, 32;
T_5.6 ;
    %load/vec4 v00000283fefd8ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000283fefd8ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38d490, 0, 4;
    %load/vec4 v00000283fefd8ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000283fefd8ed0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000283fefd96f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd8ed0_0, 0, 32;
T_5.10 ;
    %load/vec4 v00000283fefd8ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.11, 5;
    %ix/getv/s 4, v00000283fefd8ed0_0;
    %load/vec4a v00000283ff38d490, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %ix/getv/s 4, v00000283fefd8ed0_0;
    %load/vec4a v00000283ff38c4f0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %ix/getv/s 4, v00000283fefd8ed0_0;
    %load/vec4a v00000283ff38c770, 4;
    %load/vec4 v00000283fefd8c50_0;
    %parti/s 10, 10, 5;
    %cmp/e;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000283fefd8ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38d490, 0, 4;
T_5.16 ;
    %jmp T_5.15;
T_5.14 ;
    %ix/getv/s 4, v00000283fefd8ed0_0;
    %load/vec4a v00000283ff38c770, 4;
    %ix/getv/s 4, v00000283fefd8ed0_0;
    %load/vec4a v00000283ff38c630, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000283fefd8c50_0;
    %cmp/e;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000283fefd8ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38d490, 0, 4;
T_5.18 ;
T_5.15 ;
T_5.12 ;
    %load/vec4 v00000283fefd8ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000283fefd8ed0_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000283fefd8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000283fefd9290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38d490, 0, 4;
    %load/vec4 v00000283fefd8a70_0;
    %load/vec4 v00000283fefd9290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38c4f0, 0, 4;
    %load/vec4 v00000283fefd9650_0;
    %parti/s 10, 10, 5;
    %load/vec4 v00000283fefd9290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38c770, 0, 4;
    %load/vec4 v00000283fefd9650_0;
    %parti/s 10, 0, 2;
    %load/vec4 v00000283fefd9290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38c630, 0, 4;
    %load/vec4 v00000283fefd8930_0;
    %load/vec4 v00000283fefd9290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38c6d0, 0, 4;
    %load/vec4 v00000283fefd8f70_0;
    %load/vec4 v00000283fefd9290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000283ff38c3b0, 0, 4;
    %load/vec4 v00000283fefd9290_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000283fefd9290_0, 0;
T_5.20 ;
T_5.9 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000283fefdd030;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38c130_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v00000283ff38c130_0;
    %inv;
    %store/vec4 v00000283ff38c130_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_00000283fefdd030;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283ff38d350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283ff38c9f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283ff38dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283ff38ca90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v00000283ff38c1d0_0, 0, 20;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000283ff38c590_0, 0, 22;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000283ff38da30_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38cef0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v00000283ff38dad0_0, 0, 20;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38dcb0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 4 138 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 139 "$display", "TLB SFENCE.VMA Testbench Started" {0 0 0};
    %vpi_call/w 4 140 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 4 143 "$display", "\012--- Test 1: Basic TLB Fill and Lookup ---" {0 0 0};
    %pushi/vec4 74565, 0, 20;
    %store/vec4 v00000283ff38cdb0_0, 0, 20;
    %pushi/vec4 524544, 0, 22;
    %store/vec4 v00000283ff38c310_0, 0, 22;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000283ff38cc70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d2b0_0, 0, 1;
    %fork TD_tlb_tb.fill_entry, S_00000283ff02e900;
    %join;
    %pushi/vec4 305420988, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2148534972, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Basic lookup";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %vpi_call/w 4 152 "$display", "\012--- Test 2: Multiple TLB Entries ---" {0 0 0};
    %pushi/vec4 1, 0, 20;
    %store/vec4 v00000283ff38cdb0_0, 0, 20;
    %pushi/vec4 524800, 0, 22;
    %store/vec4 v00000283ff38c310_0, 0, 22;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000283ff38cc70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d2b0_0, 0, 1;
    %fork TD_tlb_tb.fill_entry, S_00000283ff02e900;
    %join;
    %pushi/vec4 2, 0, 20;
    %store/vec4 v00000283ff38cdb0_0, 0, 20;
    %pushi/vec4 525056, 0, 22;
    %store/vec4 v00000283ff38c310_0, 0, 22;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000283ff38cc70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d2b0_0, 0, 1;
    %fork TD_tlb_tb.fill_entry, S_00000283ff02e900;
    %join;
    %pushi/vec4 3, 0, 20;
    %store/vec4 v00000283ff38cdb0_0, 0, 20;
    %pushi/vec4 525312, 0, 22;
    %store/vec4 v00000283ff38c310_0, 0, 22;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000283ff38cc70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d2b0_0, 0, 1;
    %fork TD_tlb_tb.fill_entry, S_00000283ff02e900;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2149580800, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Entry 1";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 11759, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2150632943, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Entry 2";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 13398, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2151679062, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Entry 3";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %vpi_call/w 4 165 "$display", "\012--- Test 3: SFENCE.VMA Flush All ---" {0 0 0};
    %wait E_00000283feff0740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283ff38d210_0, 0, 1;
    %wait E_00000283feff0740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d210_0, 0, 1;
    %wait E_00000283feff0740;
    %pushi/vec4 305420988, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "After flush_all - entry 0";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "After flush_all - entry 1";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 11759, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "After flush_all - entry 2";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 13398, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "After flush_all - entry 3";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %vpi_call/w 4 181 "$display", "\012--- Test 4: Refill After Flush ---" {0 0 0};
    %pushi/vec4 699050, 0, 20;
    %store/vec4 v00000283ff38cdb0_0, 0, 20;
    %pushi/vec4 589824, 0, 22;
    %store/vec4 v00000283ff38c310_0, 0, 22;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000283ff38cc70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d2b0_0, 0, 1;
    %fork TD_tlb_tb.fill_entry, S_00000283ff02e900;
    %join;
    %pushi/vec4 768955, 0, 20;
    %store/vec4 v00000283ff38cdb0_0, 0, 20;
    %pushi/vec4 590080, 0, 22;
    %store/vec4 v00000283ff38c310_0, 0, 22;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000283ff38cc70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d2b0_0, 0, 1;
    %fork TD_tlb_tb.fill_entry, S_00000283ff02e900;
    %join;
    %pushi/vec4 2863309091, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2415919395, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Refilled entry A";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 3149640790, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2416968790, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Refilled entry B";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %vpi_call/w 4 192 "$display", "\012--- Test 5: SFENCE.VMA Selective Flush ---" {0 0 0};
    %wait E_00000283feff0740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283ff38cef0_0, 0, 1;
    %pushi/vec4 699050, 0, 20;
    %store/vec4 v00000283ff38dad0_0, 0, 20;
    %wait E_00000283feff0740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38cef0_0, 0, 1;
    %wait E_00000283feff0740;
    %pushi/vec4 2863309091, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Flushed entry A";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 3149640790, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2416968790, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Untouched entry B";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %vpi_call/w 4 207 "$display", "\012--- Test 6: Superpage Entry ---" {0 0 0};
    %wait E_00000283feff0740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283ff38d210_0, 0, 1;
    %wait E_00000283feff0740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d210_0, 0, 1;
    %wait E_00000283feff0740;
    %pushi/vec4 524288, 0, 20;
    %store/vec4 v00000283ff38cdb0_0, 0, 20;
    %pushi/vec4 589824, 0, 22;
    %store/vec4 v00000283ff38c310_0, 0, 22;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000283ff38cc70_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283ff38d2b0_0, 0, 1;
    %fork TD_tlb_tb.fill_entry, S_00000283ff02e900;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2415919104, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Superpage base";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 2147487744, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2415923200, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Superpage +0x1000";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 2149577814, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2418013270, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Superpage middle";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 2214592512, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Different VPN[1]";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %vpi_call/w 4 235 "$display", "\012--- Test 7: Superpage Selective Flush ---" {0 0 0};
    %pushi/vec4 16, 0, 20;
    %store/vec4 v00000283ff38cdb0_0, 0, 20;
    %pushi/vec4 525568, 0, 22;
    %store/vec4 v00000283ff38c310_0, 0, 22;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000283ff38cc70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38d2b0_0, 0, 1;
    %fork TD_tlb_tb.fill_entry, S_00000283ff02e900;
    %join;
    %wait E_00000283feff0740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283ff38cef0_0, 0, 1;
    %pushi/vec4 524288, 0, 20;
    %store/vec4 v00000283ff38dad0_0, 0, 20;
    %wait E_00000283feff0740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38cef0_0, 0, 1;
    %wait E_00000283feff0740;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Flushed superpage";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %pushi/vec4 67465, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2152728457, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Untouched regular page";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %vpi_call/w 4 254 "$display", "\012--- Test 8: Flush Non-existent VPN ---" {0 0 0};
    %wait E_00000283feff0740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283ff38cef0_0, 0, 1;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v00000283ff38dad0_0, 0, 20;
    %wait E_00000283feff0740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283ff38cef0_0, 0, 1;
    %wait E_00000283feff0740;
    %pushi/vec4 67465, 0, 32;
    %store/vec4 v00000283fefd95b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283fefd9510_0, 0, 1;
    %pushi/vec4 2152728457, 0, 32;
    %store/vec4 v00000283fefd9470_0, 0, 32;
    %pushi/str "Existing entry after no-op flush";
    %store/str v00000283fefd8b10_0;
    %fork TD_tlb_tb.check_lookup, S_00000283fefeb570;
    %join;
    %delay 100000, 0;
    %vpi_call/w 4 269 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 270 "$display", "TLB SFENCE.VMA Testbench Completed" {0 0 0};
    %vpi_call/w 4 271 "$display", "Passed: %0d, Failed: %0d", v00000283ff38d350_0, v00000283ff38c9f0_0 {0 0 0};
    %vpi_call/w 4 272 "$display", "========================================\012" {0 0 0};
    %load/vec4 v00000283ff38c9f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 4 275 "$display", "ALL TESTS PASSED!" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 4 277 "$display", "SOME TESTS FAILED!" {0 0 0};
T_7.1 ;
    %vpi_call/w 4 280 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000283fefdd030;
T_8 ;
    %delay 50000000, 0;
    %vpi_call/w 4 286 "$display", "\012[ERROR] Testbench timeout!" {0 0 0};
    %vpi_call/w 4 287 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "./defines.sv";
    "tlb_tb.sv";
    "tlb.sv";
