<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tvl/Gowin/Projects/reciever/src/cic.v<br>
/home/tvl/Gowin/Projects/reciever/src/clip_led.v<br>
/home/tvl/Gowin/Projects/reciever/src/cordic_rx.v<br>
/home/tvl/Gowin/Projects/reciever/src/firx8x8.v<br>
/home/tvl/Gowin/Projects/reciever/src/gowin_clkdiv/gowin_clkdiv5.v<br>
/home/tvl/Gowin/Projects/reciever/src/gowin_clkdiv_4/gowin_clkdiv_4.v<br>
/home/tvl/Gowin/Projects/reciever/src/gowin_prom/gowin_prom_2048.v<br>
/home/tvl/Gowin/Projects/reciever/src/i2c_control.v<br>
/home/tvl/Gowin/Projects/reciever/src/i2s.v<br>
/home/tvl/Gowin/Projects/reciever/src/reciever.v<br>
/home/tvl/Gowin/Projects/reciever/src/top_rx.v<br>
/home/tvl/Gowin/Projects/reciever/src/varcic.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.09</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Apr 14 15:48:59 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Top_rx</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.71s, Elapsed time = 0h 0m 0.642s, Peak memory usage = 836.789MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.397s, Elapsed time = 0h 0m 0.388s, Peak memory usage = 836.789MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.196s, Elapsed time = 0h 0m 0.195s, Peak memory usage = 836.789MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.551s, Elapsed time = 0h 0m 0.544s, Peak memory usage = 836.789MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.104s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 836.789MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.143s, Elapsed time = 0h 0m 0.14s, Peak memory usage = 836.789MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.035s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 836.789MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.091s, Elapsed time = 0h 0m 0.089s, Peak memory usage = 836.789MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.902s, Elapsed time = 0h 0m 0.893s, Peak memory usage = 836.789MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.116s, Elapsed time = 0h 0m 0.114s, Peak memory usage = 836.789MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.123s, Peak memory usage = 836.789MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 8s, Elapsed time = 0h 0m 8s, Peak memory usage = 836.789MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.34s, Elapsed time = 0h 0m 0.336s, Peak memory usage = 836.789MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 836.789MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 12s, Elapsed time = 0h 0m 12s, Peak memory usage = 836.789MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>29</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3276</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>954</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1653</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>518</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNE</td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNRE</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1796</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>88</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>703</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1005</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>3080</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>3080</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>39</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROMX9</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4915(1835 LUTs, 3080 ALUs) / 8640</td>
<td>57%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3276 / 6693</td>
<td>49%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3276 / 6693</td>
<td>49%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>24 / 26</td>
<td>92%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sck</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sck_ibuf/I </td>
</tr>
<tr>
<td>i2c_strobe</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>i2c/i2c_strobe_s2/F </td>
</tr>
<tr>
<td>decim_avail</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>rx/fir/decim_avail_s2/F </td>
</tr>
<tr>
<td>div5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.0</td>
<td>0.000</td>
<td>50.000</td>
<td>sck_ibuf/I</td>
<td>sck</td>
<td>div5/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>400.000</td>
<td>2.5</td>
<td>0.000</td>
<td>200.000</td>
<td>div5/clkdiv_inst/CLKOUT</td>
<td>div5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>div4/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sck</td>
<td>50.0(MHz)</td>
<td>95.8(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>i2c_strobe</td>
<td>50.0(MHz)</td>
<td>164.6(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>2.5(MHz)</td>
<td>91.1(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>391.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c/state_next_2_s31</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c/state_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2c_strobe[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>390.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i2c_strobe</td>
</tr>
<tr>
<td>390.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>i2c/i2c_strobe_s2/F</td>
</tr>
<tr>
<td>390.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i2c/state_next_2_s31/I2</td>
</tr>
<tr>
<td>391.302</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>i2c/state_next_2_s31/F</td>
</tr>
<tr>
<td>391.782</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>i2c/state_reg_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>400.363</td>
<td>0.363</td>
<td>tCL</td>
<td>RR</td>
<td>93</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>400.727</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c/state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>400.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>i2c/state_reg_2_s1</td>
</tr>
<tr>
<td>400.297</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2c/state_reg_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.822, 46.128%; route: 0.480, 26.936%; tC2Q: 0.480, 26.936%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_data_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2c_strobe[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i2c_strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>i2c/i2c_strobe_s2/F</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_data_1_0_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>i2c_data_1_0_s0/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>rx/n53_s1/A[0]</td>
</tr>
<tr>
<td>1.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rx/n53_s1/DOUT[29]</td>
</tr>
<tr>
<td>2.336</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_32_s5/I1</td>
</tr>
<tr>
<td>3.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>rx/ratio_32_s5/F</td>
</tr>
<tr>
<td>3.915</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_32_s4/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rx/ratio_32_s4/F</td>
</tr>
<tr>
<td>5.494</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s5/I1</td>
</tr>
<tr>
<td>6.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>rx/ratio_38_s5/F</td>
</tr>
<tr>
<td>7.073</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s3/I1</td>
</tr>
<tr>
<td>8.172</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s3/F</td>
</tr>
<tr>
<td>8.652</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1222_s/I1</td>
</tr>
<tr>
<td>9.697</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1222_s/COUT</td>
</tr>
<tr>
<td>9.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1221_s/CIN</td>
</tr>
<tr>
<td>9.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1221_s/COUT</td>
</tr>
<tr>
<td>9.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1220_s/CIN</td>
</tr>
<tr>
<td>9.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1220_s/COUT</td>
</tr>
<tr>
<td>9.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1219_s/CIN</td>
</tr>
<tr>
<td>9.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1219_s/COUT</td>
</tr>
<tr>
<td>9.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1218_s/CIN</td>
</tr>
<tr>
<td>9.925</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1218_s/COUT</td>
</tr>
<tr>
<td>9.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1217_s/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1217_s/COUT</td>
</tr>
<tr>
<td>9.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1216_s/CIN</td>
</tr>
<tr>
<td>10.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1216_s/COUT</td>
</tr>
<tr>
<td>10.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1215_s/CIN</td>
</tr>
<tr>
<td>10.096</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1215_s/COUT</td>
</tr>
<tr>
<td>10.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1214_s/CIN</td>
</tr>
<tr>
<td>10.153</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1214_s/COUT</td>
</tr>
<tr>
<td>10.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1213_s/CIN</td>
</tr>
<tr>
<td>10.210</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1213_s/COUT</td>
</tr>
<tr>
<td>10.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1212_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1212_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1211_s/CIN</td>
</tr>
<tr>
<td>10.324</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1211_s/COUT</td>
</tr>
<tr>
<td>10.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1210_s/CIN</td>
</tr>
<tr>
<td>10.381</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1210_s/COUT</td>
</tr>
<tr>
<td>10.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1209_s/CIN</td>
</tr>
<tr>
<td>10.438</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1209_s/COUT</td>
</tr>
<tr>
<td>10.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1208_s/CIN</td>
</tr>
<tr>
<td>10.495</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1208_s/COUT</td>
</tr>
<tr>
<td>10.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1207_s/CIN</td>
</tr>
<tr>
<td>10.552</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1207_s/COUT</td>
</tr>
<tr>
<td>10.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1206_s/CIN</td>
</tr>
<tr>
<td>10.609</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1206_s/COUT</td>
</tr>
<tr>
<td>10.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1205_s/CIN</td>
</tr>
<tr>
<td>10.666</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1205_s/COUT</td>
</tr>
<tr>
<td>10.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1204_s/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1204_s/SUM</td>
</tr>
<tr>
<td>11.709</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/phase_31_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sck</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx/rx_cordic/phase_31_s0/CLK</td>
</tr>
<tr>
<td>21.315</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>rx/rx_cordic/phase_31_s0</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rx/rx_cordic/phase_31_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.528, 66.348%; route: 3.360, 29.613%; tC2Q: 0.458, 4.039%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_data_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2c_strobe[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i2c_strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>i2c/i2c_strobe_s2/F</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_data_1_0_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>i2c_data_1_0_s0/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>rx/n53_s1/A[0]</td>
</tr>
<tr>
<td>1.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rx/n53_s1/DOUT[29]</td>
</tr>
<tr>
<td>2.336</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_32_s5/I1</td>
</tr>
<tr>
<td>3.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>rx/ratio_32_s5/F</td>
</tr>
<tr>
<td>3.915</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_32_s4/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rx/ratio_32_s4/F</td>
</tr>
<tr>
<td>5.494</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s5/I1</td>
</tr>
<tr>
<td>6.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>rx/ratio_38_s5/F</td>
</tr>
<tr>
<td>7.073</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s3/I1</td>
</tr>
<tr>
<td>8.172</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s3/F</td>
</tr>
<tr>
<td>8.652</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1222_s/I1</td>
</tr>
<tr>
<td>9.697</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1222_s/COUT</td>
</tr>
<tr>
<td>9.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1221_s/CIN</td>
</tr>
<tr>
<td>9.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1221_s/COUT</td>
</tr>
<tr>
<td>9.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1220_s/CIN</td>
</tr>
<tr>
<td>9.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1220_s/COUT</td>
</tr>
<tr>
<td>9.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1219_s/CIN</td>
</tr>
<tr>
<td>9.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1219_s/COUT</td>
</tr>
<tr>
<td>9.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1218_s/CIN</td>
</tr>
<tr>
<td>9.925</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1218_s/COUT</td>
</tr>
<tr>
<td>9.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1217_s/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1217_s/COUT</td>
</tr>
<tr>
<td>9.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1216_s/CIN</td>
</tr>
<tr>
<td>10.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1216_s/COUT</td>
</tr>
<tr>
<td>10.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1215_s/CIN</td>
</tr>
<tr>
<td>10.096</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1215_s/COUT</td>
</tr>
<tr>
<td>10.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1214_s/CIN</td>
</tr>
<tr>
<td>10.153</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1214_s/COUT</td>
</tr>
<tr>
<td>10.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1213_s/CIN</td>
</tr>
<tr>
<td>10.210</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1213_s/COUT</td>
</tr>
<tr>
<td>10.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1212_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1212_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1211_s/CIN</td>
</tr>
<tr>
<td>10.324</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1211_s/COUT</td>
</tr>
<tr>
<td>10.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1210_s/CIN</td>
</tr>
<tr>
<td>10.381</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1210_s/COUT</td>
</tr>
<tr>
<td>10.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1209_s/CIN</td>
</tr>
<tr>
<td>10.438</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1209_s/COUT</td>
</tr>
<tr>
<td>10.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1208_s/CIN</td>
</tr>
<tr>
<td>10.495</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1208_s/COUT</td>
</tr>
<tr>
<td>10.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1207_s/CIN</td>
</tr>
<tr>
<td>10.552</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1207_s/COUT</td>
</tr>
<tr>
<td>10.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1206_s/CIN</td>
</tr>
<tr>
<td>10.609</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1206_s/COUT</td>
</tr>
<tr>
<td>10.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1205_s/CIN</td>
</tr>
<tr>
<td>11.172</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1205_s/SUM</td>
</tr>
<tr>
<td>11.652</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/phase_30_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sck</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx/rx_cordic/phase_30_s0/CLK</td>
</tr>
<tr>
<td>21.315</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>rx/rx_cordic/phase_30_s0</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rx/rx_cordic/phase_30_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.471, 66.177%; route: 3.360, 29.763%; tC2Q: 0.458, 4.060%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_data_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2c_strobe[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i2c_strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>i2c/i2c_strobe_s2/F</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_data_1_0_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>i2c_data_1_0_s0/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>rx/n53_s1/A[0]</td>
</tr>
<tr>
<td>1.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rx/n53_s1/DOUT[29]</td>
</tr>
<tr>
<td>2.336</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_32_s5/I1</td>
</tr>
<tr>
<td>3.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>rx/ratio_32_s5/F</td>
</tr>
<tr>
<td>3.915</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_32_s4/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rx/ratio_32_s4/F</td>
</tr>
<tr>
<td>5.494</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s5/I1</td>
</tr>
<tr>
<td>6.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>rx/ratio_38_s5/F</td>
</tr>
<tr>
<td>7.073</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s3/I1</td>
</tr>
<tr>
<td>8.172</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s3/F</td>
</tr>
<tr>
<td>8.652</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1222_s/I1</td>
</tr>
<tr>
<td>9.697</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1222_s/COUT</td>
</tr>
<tr>
<td>9.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1221_s/CIN</td>
</tr>
<tr>
<td>9.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1221_s/COUT</td>
</tr>
<tr>
<td>9.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1220_s/CIN</td>
</tr>
<tr>
<td>9.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1220_s/COUT</td>
</tr>
<tr>
<td>9.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1219_s/CIN</td>
</tr>
<tr>
<td>9.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1219_s/COUT</td>
</tr>
<tr>
<td>9.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1218_s/CIN</td>
</tr>
<tr>
<td>9.925</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1218_s/COUT</td>
</tr>
<tr>
<td>9.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1217_s/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1217_s/COUT</td>
</tr>
<tr>
<td>9.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1216_s/CIN</td>
</tr>
<tr>
<td>10.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1216_s/COUT</td>
</tr>
<tr>
<td>10.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1215_s/CIN</td>
</tr>
<tr>
<td>10.096</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1215_s/COUT</td>
</tr>
<tr>
<td>10.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1214_s/CIN</td>
</tr>
<tr>
<td>10.153</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1214_s/COUT</td>
</tr>
<tr>
<td>10.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1213_s/CIN</td>
</tr>
<tr>
<td>10.210</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1213_s/COUT</td>
</tr>
<tr>
<td>10.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1212_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1212_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1211_s/CIN</td>
</tr>
<tr>
<td>10.324</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1211_s/COUT</td>
</tr>
<tr>
<td>10.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1210_s/CIN</td>
</tr>
<tr>
<td>10.381</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1210_s/COUT</td>
</tr>
<tr>
<td>10.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1209_s/CIN</td>
</tr>
<tr>
<td>10.438</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1209_s/COUT</td>
</tr>
<tr>
<td>10.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1208_s/CIN</td>
</tr>
<tr>
<td>10.495</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1208_s/COUT</td>
</tr>
<tr>
<td>10.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1207_s/CIN</td>
</tr>
<tr>
<td>10.552</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1207_s/COUT</td>
</tr>
<tr>
<td>10.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1206_s/CIN</td>
</tr>
<tr>
<td>11.115</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1206_s/SUM</td>
</tr>
<tr>
<td>11.595</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/phase_29_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sck</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx/rx_cordic/phase_29_s0/CLK</td>
</tr>
<tr>
<td>21.315</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>rx/rx_cordic/phase_29_s0</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rx/rx_cordic/phase_29_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.414, 66.006%; route: 3.360, 29.914%; tC2Q: 0.458, 4.080%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_data_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/phase_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2c_strobe[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i2c_strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>i2c/i2c_strobe_s2/F</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_data_1_0_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>i2c_data_1_0_s0/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>72</td>
<td>rx/n53_s1/A[0]</td>
</tr>
<tr>
<td>1.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rx/n53_s1/DOUT[29]</td>
</tr>
<tr>
<td>2.336</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_32_s5/I1</td>
</tr>
<tr>
<td>3.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>rx/ratio_32_s5/F</td>
</tr>
<tr>
<td>3.915</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_32_s4/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rx/ratio_32_s4/F</td>
</tr>
<tr>
<td>5.494</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s5/I1</td>
</tr>
<tr>
<td>6.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>rx/ratio_38_s5/F</td>
</tr>
<tr>
<td>7.073</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s3/I1</td>
</tr>
<tr>
<td>8.172</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/ratio_38_s3/F</td>
</tr>
<tr>
<td>8.652</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1222_s/I1</td>
</tr>
<tr>
<td>9.697</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1222_s/COUT</td>
</tr>
<tr>
<td>9.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1221_s/CIN</td>
</tr>
<tr>
<td>9.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1221_s/COUT</td>
</tr>
<tr>
<td>9.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1220_s/CIN</td>
</tr>
<tr>
<td>9.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1220_s/COUT</td>
</tr>
<tr>
<td>9.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1219_s/CIN</td>
</tr>
<tr>
<td>9.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1219_s/COUT</td>
</tr>
<tr>
<td>9.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1218_s/CIN</td>
</tr>
<tr>
<td>9.925</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1218_s/COUT</td>
</tr>
<tr>
<td>9.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1217_s/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1217_s/COUT</td>
</tr>
<tr>
<td>9.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1216_s/CIN</td>
</tr>
<tr>
<td>10.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1216_s/COUT</td>
</tr>
<tr>
<td>10.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1215_s/CIN</td>
</tr>
<tr>
<td>10.096</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1215_s/COUT</td>
</tr>
<tr>
<td>10.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1214_s/CIN</td>
</tr>
<tr>
<td>10.153</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1214_s/COUT</td>
</tr>
<tr>
<td>10.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1213_s/CIN</td>
</tr>
<tr>
<td>10.210</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1213_s/COUT</td>
</tr>
<tr>
<td>10.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1212_s/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1212_s/COUT</td>
</tr>
<tr>
<td>10.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1211_s/CIN</td>
</tr>
<tr>
<td>10.324</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1211_s/COUT</td>
</tr>
<tr>
<td>10.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1210_s/CIN</td>
</tr>
<tr>
<td>10.381</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1210_s/COUT</td>
</tr>
<tr>
<td>10.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1209_s/CIN</td>
</tr>
<tr>
<td>10.438</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1209_s/COUT</td>
</tr>
<tr>
<td>10.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1208_s/CIN</td>
</tr>
<tr>
<td>10.495</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1208_s/COUT</td>
</tr>
<tr>
<td>10.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx/rx_cordic/n1207_s/CIN</td>
</tr>
<tr>
<td>11.058</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/n1207_s/SUM</td>
</tr>
<tr>
<td>11.538</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx/rx_cordic/phase_28_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sck</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx/rx_cordic/phase_28_s0/CLK</td>
</tr>
<tr>
<td>21.315</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>rx/rx_cordic/phase_28_s0</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rx/rx_cordic/phase_28_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.357, 65.833%; route: 3.360, 30.066%; tC2Q: 0.458, 4.101%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
