/home/edauser/Documents/ddca_ss2021/dd/vhdl/audio_cntrl/src/audio_cntrl_pkg.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/audio_cntrl/src/audio_cntrl_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/audio_cntrl/src/audio_cntrl_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package audio_cntrl_pkg
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/ball_game/src/ball_game_pkg.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/ball_game/src/ball_game_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/ball_game/src/ball_game_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nes_controller_pkg
-- Loading package audio_cntrl_pkg
-- Compiling package ball_game_pkg
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/dbg_port/src/dbg_port.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/dbg_port/src/dbg_port.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/dbg_port/src/dbg_port.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nes_controller_pkg
-- Loading package dbg_port_pkg
-- Compiling entity dbg_port
-- Compiling architecture arch of dbg_port
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/nes_controller/src/nes_controller_pkg.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/nes_controller/src/nes_controller_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:20 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/nes_controller/src/nes_controller_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package nes_controller_pkg
End time: 22:39:20 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/dbg_port/src/dbg_port_pkg.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/dbg_port/src/dbg_port_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/dbg_port/src/dbg_port_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package nes_controller_pkg
-- Compiling package dbg_port_pkg
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/lcd_graphics_controller/src/lcd_graphics_controller_pkg.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/lcd_graphics_controller/src/lcd_graphics_controller_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:20 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/lcd_graphics_controller/src/lcd_graphics_controller_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package lcd_graphics_controller_pkg
-- Compiling package body lcd_graphics_controller_pkg
-- Loading package lcd_graphics_controller_pkg
End time: 22:39:20 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/ball_game/src/ball_game_ex1.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/ball_game/src/ball_game_ex1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/ball_game/src/ball_game_ex1.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package gfx_if_pkg
-- Loading package math_pkg
-- Loading package nes_controller_pkg
-- Loading package audio_cntrl_pkg
-- Loading package ball_game_pkg
-- Loading package prng_pkg
-- Compiling architecture arch_ex1 of ball_game
-- Loading entity ball_game
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/prng/src/prng.vho {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/prng/src/prng.vho
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:20 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/prng/src/prng.vho 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package cycloneive_atom_pack
-- Loading package cycloneive_components
-- Compiling entity hard_block
-- Compiling architecture structure of hard_block
-- Loading package dffeas_pack
-- Loading package altera_primitives_components
-- Compiling entity prng
-- Compiling architecture structure of prng
End time: 22:39:21 on Mar 22,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/lcd_graphics_controller/src/gfx_if_pkg.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/lcd_graphics_controller/src/gfx_if_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/lcd_graphics_controller/src/gfx_if_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package gfx_if_pkg
-- Compiling package body gfx_if_pkg
-- Loading package gfx_if_pkg
End time: 22:39:20 on Mar 22,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/top/src/pll.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/top/src/pll.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:21 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/top/src/pll.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pll
-- Compiling architecture SYN of pll
End time: 22:39:21 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/synchronizer/src/sync.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/synchronizer/src/sync.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:21 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/synchronizer/src/sync.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sync
-- Compiling architecture beh of sync
End time: 22:39:21 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/synchronizer/src/sync_pkg.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/synchronizer/src/sync_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:21 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/synchronizer/src/sync_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package sync_pkg
End time: 22:39:21 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/audio_cntrl/src/audio_cntrl_2s.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/audio_cntrl/src/audio_cntrl_2s.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/audio_cntrl/src/audio_cntrl_2s.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package audio_cntrl_pkg
-- Compiling entity audio_cntrl_2s
-- Compiling architecture arch of audio_cntrl_2s
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/math/src/math_pkg.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/math/src/math_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:20 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/math/src/math_pkg.vhd 
-- Loading package STANDARD
-- Compiling package math_pkg
-- Compiling package body math_pkg
-- Loading package math_pkg
End time: 22:39:20 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/audio_cntrl/src/audio_cntrl_top.vho {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/audio_cntrl/src/audio_cntrl_top.vho
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/audio_cntrl/src/audio_cntrl_top.vho 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package cycloneive_atom_pack
-- Loading package cycloneive_components
-- Compiling entity hard_block
-- Compiling architecture structure of hard_block
-- Loading package dffeas_pack
-- Loading package altera_primitives_components
-- Compiling entity audio_cntrl_top
-- Compiling architecture structure of audio_cntrl_top
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/top/src/top.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/top/src/top.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:21 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/top/src/top.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package display_switch_pkg
-- Loading package nes_controller_pkg
-- Loading package dbg_port_pkg
-- Loading package audio_cntrl_pkg
-- Loading package lcd_graphics_controller_pkg
-- Loading package ball_game_pkg
-- Compiling entity top
-- Compiling architecture arch of top
-- Loading entity sync
-- Loading entity audio_cntrl_2s
-- Loading package gfx_if_pkg
-- Loading package math_pkg
-- Loading entity ball_game
-- Loading entity ssd_controller
End time: 22:39:21 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/display_switch/src/display_switch.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/display_switch/src/display_switch.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/display_switch/src/display_switch.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package gfx_if_pkg
-- Compiling entity display_switch
-- Compiling architecture arch of display_switch
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/prng/src/prng_pkg.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/prng/src/prng_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:21 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/prng/src/prng_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package prng_pkg
End time: 22:39:21 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/dbg_port/src/dbg_port_top.vho {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/dbg_port/src/dbg_port_top.vho
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/dbg_port/src/dbg_port_top.vho 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package cycloneive_atom_pack
-- Loading package cycloneive_components
-- Compiling entity hard_block
-- Compiling architecture structure of hard_block
-- Loading package dffeas_pack
-- Loading package altera_primitives_components
-- Compiling entity dbg_port_top
-- Compiling architecture structure of dbg_port_top
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/lcd_graphics_controller/src/lcd_graphics_controller.vho {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/lcd_graphics_controller/src/lcd_graphics_controller.vho
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:20 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/lcd_graphics_controller/src/lcd_graphics_controller.vho 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package cycloneive_atom_pack
-- Loading package cycloneive_components
-- Compiling entity hard_block
-- Compiling architecture structure of hard_block
-- Loading package dffeas_pack
-- Loading package altera_primitives_components
-- Compiling entity lcd_graphics_controller
-- Compiling architecture structure of lcd_graphics_controller
End time: 22:39:20 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} /home/edauser/Documents/ddca_ss2021/dd/vhdl/ball_game/src/ball_game.vhd {1 {vcom -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/ball_game/src/ball_game.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:39:19 on Mar 22,2021
vcom -reportprogress 300 -work work -2008 -explicit /home/edauser/Documents/ddca_ss2021/dd/vhdl/ball_game/src/ball_game.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package gfx_if_pkg
-- Loading package math_pkg
-- Loading package nes_controller_pkg
-- Loading package audio_cntrl_pkg
-- Loading package ball_game_pkg
-- Compiling entity ball_game
End time: 22:39:19 on Mar 22,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}}
