Data_For_RDAFlowver5.0
	top levelÒG
mb_ball_wrapperü
LinkDesign_BlackboxesB
,mb_ball_i/microblaze_0_local_memory/lmb_brammb_ball_lmb_bram_04
mb_ball_i/axi_uartlite_0mb_ball_axi_uartlite_0_0"
mb_ball_i/mdm_1mb_ball_mdm_1_0-
mb_ball_i/spi_usbmb_ball_axi_quad_spi_0_0B
,mb_ball_i/microblaze_0_local_memory/dlmb_v10mb_ball_dlmb_v10_0B
,mb_ball_i/microblaze_0_local_memory/ilmb_v10mb_ball_ilmb_v10_00
mb_ball_i/timer_usb_aximb_ball_axi_timer_0_02
mb_ball_i/gpio_usb_keycodemb_ball_axi_gpio_0_2V
6mb_ball_i/microblaze_0_local_memory/ilmb_bram_if_cntlrmb_ball_ilmb_bram_if_cntlr_0<
mb_ball_i/rst_clk_wiz_1_100Mmb_ball_rst_clk_wiz_1_100M_0B
mb_ball_i/microblaze_0_axi_intcmb_ball_microblaze_0_axi_intc_0*
mb_ball_i/clk_wiz_1mb_ball_clk_wiz_1_08
&mb_ball_i/microblaze_0_axi_periph/xbarmb_ball_xbar_0.
mb_ball_i/gpio_usb_rstmb_ball_axi_gpio_0_0V
6mb_ball_i/microblaze_0_local_memory/dlmb_bram_if_cntlrmb_ball_dlmb_bram_if_cntlr_0.
mb_ball_i/gpio_usb_intmb_ball_axi_gpio_0_10
mb_ball_i/microblaze_0mb_ball_microblaze_0_0•3
synthFileNamesJ
10DC:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdG
11AC:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdK
12EC:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdI
13CC:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdI
14CC:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdF
20@C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/ADDSUB_MACRO.vM
15GC:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdH
21BC:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.vH
16BC:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdK
22EC:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vC
17=C:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/MACC_MACRO.vhdC
18=C:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/MULT_MACRO.vhdH
23BC:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.vG
19AC:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/ADDMACC_MACRO.vL
24FC:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vJ
25DC:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.vD
30>C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/MULT_MACRO.v
NumFileNames68J
26DC:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vJ
31DC:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/retarget/MULT18X18.vhd=
18C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_VCOMP.vhdN
27HC:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vK
32EC:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/retarget/MULT18X18S.vhd<
27C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_VPKG.vhdI
28CC:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v@
33:C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:
35C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.vD
29>C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/MACC_MACRO.vB
34<C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv=
48C:/Xilinx/Vivado/2022.2/scripts/rt/data/internal_cells.vF
35@C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv—
40C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_ilmb_bram_if_cntlr_0_stub.v3
5.C:/Xilinx/Vivado/2022.2/scripts/rt/data/BUFT.v‘
36ŠC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_microblaze_0_0_stub.v
41†C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_lmb_bram_0_stub.vF
6AC:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd
37†C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_dlmb_v10_0_stub.v‰
42‚C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_xbar_0_stub.vE
7@C:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/ADDMACC_MACRO.vhd
38†C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_ilmb_v10_0_stub.vš
43“C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_microblaze_0_axi_intc_0_stub.vD
8?C:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd—
39C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_dlmb_bram_if_cntlr_0_stub.vŠ
44ƒC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_mdm_1_0_stub.v
50ˆC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_axi_gpio_0_2_stub.vF
9AC:/Xilinx/Vivado/2022.2/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhdŽ
45‡C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_clk_wiz_1_0_stub.v
51‰C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_axi_timer_0_0_stub.v—
46C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_rst_clk_wiz_1_100M_0_stub.v“
52ŒC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_axi_quad_spi_0_0_stub.v“
47ŒC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_axi_uartlite_0_0_stub.vj
53dC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/hdl/mb_ball_wrapper.v
48ˆC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_axi_gpio_0_0_stub.vd
54^c:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/synth/mb_ball.v
49ˆC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/.Xil/Vivado-5396-DESKTOP-MTC1J3G/realtime/mb_ball_axi_gpio_0_1_stub.va
60[C:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/numeric_std.vhd}
55wc:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v\
61VC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/textio.vhdŠ
56ƒc:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.gen/sources_1/bd/mb_ball/ip/mb_ball_xlconcat_0_0/synth/mb_ball_xlconcat_0_0.v^
62XC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/timing_p.vhd7
571C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd^
63XC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/timing_b.vhd^
58XC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/std_1164.vhd^
64XC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/prmtvs_p.vhd^
59XC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/standard.vhd^
65XC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/prmtvs_b.vhd^
66XC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/syn_arit.vhd^
67XC:/Users/Git_Smash/ECE385_Smash/Smash_Bros/Smash_Bros.runs/synth_1/1993/src/syn_unsi.vhd

synthStats
ElaboratedNamesForRQSó
blackBoxInfoB
,mb_ball_i/microblaze_0_local_memory/lmb_brammb_ball_lmb_bram_04
mb_ball_i/axi_uartlite_0mb_ball_axi_uartlite_0_0"
mb_ball_i/mdm_1mb_ball_mdm_1_0-
mb_ball_i/spi_usbmb_ball_axi_quad_spi_0_0B
,mb_ball_i/microblaze_0_local_memory/dlmb_v10mb_ball_dlmb_v10_0B
,mb_ball_i/microblaze_0_local_memory/ilmb_v10mb_ball_ilmb_v10_00
mb_ball_i/timer_usb_aximb_ball_axi_timer_0_02
mb_ball_i/gpio_usb_keycodemb_ball_axi_gpio_0_2V
6mb_ball_i/microblaze_0_local_memory/ilmb_bram_if_cntlrmb_ball_ilmb_bram_if_cntlr_0<
mb_ball_i/rst_clk_wiz_1_100Mmb_ball_rst_clk_wiz_1_100M_0B
mb_ball_i/microblaze_0_axi_intcmb_ball_microblaze_0_axi_intc_0*
mb_ball_i/clk_wiz_1mb_ball_clk_wiz_1_08
&mb_ball_i/microblaze_0_axi_periph/xbarmb_ball_xbar_0.
mb_ball_i/gpio_usb_rstmb_ball_axi_gpio_0_0V
6mb_ball_i/microblaze_0_local_memory/dlmb_bram_if_cntlrmb_ball_dlmb_bram_if_cntlr_0.
mb_ball_i/gpio_usb_intmb_ball_axi_gpio_0_10
mb_ball_i/microblaze_0mb_ball_microblaze_0_0Š
synth_design
isIncremental0
Runtime0
Threads used2^
argsV-verilog_define default::[not_specified] -top  mb_ball_wrapper -part  xc7s50csga324-1 
resynthPerc0.00
Cputime0
blackBoxPercinf
	directive 
synth_design_metrics$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault-1
	smallSrls-1
srlsWithResetLogic-1
shallowRAMWithAttribute-1
hierMFO0
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0
RQS_Results