Analysis & Synthesis report for semana1
Mon Nov 06 10:44:02 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |circuito_wrapper|wrapper_uc:uc|Eatual
  9. State Machine - |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|unidade_controle:UC|Eatual
 10. State Machine - |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_uc:uc|Eatual
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO
 15. Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m:PULSE_GENERATOR
 16. Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA
 17. Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|registrador_n:registrador
 18. Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_dificuldade:conta_buraco
 19. Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_1
 20. Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_2
 21. Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_2"
 22. Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_1"
 23. Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"
 24. Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m:PULSE_GENERATOR"
 25. Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO"
 26. Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal"
 27. Port Connectivity Checks: "wrapper_df:df|contador_inicializacao:contagem_regressiva"
 28. Port Connectivity Checks: "wrapper_df:df"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 06 10:44:02 2023       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; semana1                                     ;
; Top-level Entity Name           ; circuito_wrapper                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 119                                         ;
; Total pins                      ; 37                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; circuito_wrapper   ; semana1            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                                                   ; Library ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------------------------------------------------+---------+
; circuito_semana_1.vhd            ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd    ;         ;
; hexa7seg.vhd                     ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/hexa7seg.vhd             ;         ;
; contador_m.vhd                   ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m.vhd           ;         ;
; dataflow.vhd                     ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd             ;         ;
; busca_buracos.vhd                ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/busca_buracos.vhd        ;         ;
; contador_custom.vhd              ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd      ;         ;
; unidade_controle.vhd             ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/unidade_controle.vhd     ;         ;
; gera_buracos.vhd                 ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd         ;         ;
; gera_buracos_df.vhd              ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd      ;         ;
; gera_buracos_uc.vhd              ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd      ;         ;
; registrador_n.vhd                ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/registrador_n.vhd        ;         ;
; move_buraco.vhd                  ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/move_buraco.vhd          ;         ;
; circuito_wrapper.vhd             ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd     ;         ;
; wrapper_df.vhd                   ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd           ;         ;
; contador_3000.vhd                ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_3000.vhd        ;         ;
; wrapper_uc.vhd                   ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd           ;         ;
; contador_dificuldade.vhd         ; yes             ; User VHDL File        ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd ;         ;
; contador_m_n.vhd                 ; yes             ; Auto-Found VHDL File  ; C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd         ;         ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 140         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 244         ;
;     -- 7 input functions                    ; 3           ;
;     -- 6 input functions                    ; 32          ;
;     -- 5 input functions                    ; 34          ;
;     -- 4 input functions                    ; 27          ;
;     -- <=3 input functions                  ; 148         ;
;                                             ;             ;
; Dedicated logic registers                   ; 119         ;
;                                             ;             ;
; I/O pins                                    ; 37          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 111         ;
; Total fan-out                               ; 1284        ;
; Average fan-out                             ; 2.94        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name            ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |circuito_wrapper                                     ; 244 (0)             ; 119 (0)                   ; 0                 ; 0          ; 37   ; 0            ; |circuito_wrapper                                                                                                                                          ; circuito_wrapper       ; work         ;
;    |wrapper_df:df|                                    ; 239 (10)            ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df                                                                                                                            ; wrapper_df             ; work         ;
;       |circuito_semana_1:circuito_principal|          ; 165 (0)             ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal                                                                                       ; circuito_semana_1      ; work         ;
;          |dataflow:DF|                                ; 141 (0)             ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF                                                                           ; dataflow               ; work         ;
;             |busca_buracos:BUSCA_FUROS|               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|busca_buracos:BUSCA_FUROS                                                 ; busca_buracos          ; work         ;
;             |contador_custom:CONTA_AGUA|              ; 42 (42)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA                                                ; contador_custom        ; work         ;
;             |contador_m:PULSE_GENERATOR|              ; 26 (26)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m:PULSE_GENERATOR                                                ; contador_m             ; work         ;
;             |gera_buracos:gerador|                    ; 68 (0)              ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador                                                      ; gera_buracos           ; work         ;
;                |gera_buracos_df:df|                   ; 65 (0)              ; 49 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df                                   ; gera_buracos_df        ; work         ;
;                   |contador_dificuldade:conta_buraco| ; 34 (34)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_dificuldade:conta_buraco ; contador_dificuldade   ; work         ;
;                   |contador_m:contador_1|             ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_1             ; contador_m             ; work         ;
;                   |contador_m:contador_2|             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_2             ; contador_m             ; work         ;
;                   |move_buraco:movedor|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|move_buraco:movedor               ; move_buraco            ; work         ;
;                   |registrador_n:registrador|         ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|registrador_n:registrador         ; registrador_n          ; work         ;
;                |gera_buracos_uc:uc|                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_uc:uc                                   ; gera_buracos_uc        ; work         ;
;          |hexa7seg:HEX_Estado|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|hexa7seg:HEX_Estado                                                                   ; hexa7seg               ; work         ;
;          |hexa7seg:HEX_Nivel_Agua_0|                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|hexa7seg:HEX_Nivel_Agua_0                                                             ; hexa7seg               ; work         ;
;          |hexa7seg:HEX_Nivel_Agua_1|                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|hexa7seg:HEX_Nivel_Agua_1                                                             ; hexa7seg               ; work         ;
;          |unidade_controle:UC|                        ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|unidade_controle:UC                                                                   ; unidade_controle       ; work         ;
;       |contador_inicializacao:contagem_regressiva|    ; 64 (64)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_df:df|contador_inicializacao:contagem_regressiva                                                                                 ; contador_inicializacao ; work         ;
;    |wrapper_uc:uc|                                    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_wrapper|wrapper_uc:uc                                                                                                                            ; wrapper_uc             ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |circuito_wrapper|wrapper_uc:uc|Eatual                                                           ;
+-------------------------+-------------+---------------+---------------+-------------------------+----------------+
; Name                    ; Eatual.joga ; Eatual.inicia ; Eatual.reseta ; Eatual.aguarda_contagem ; Eatual.inicial ;
+-------------------------+-------------+---------------+---------------+-------------------------+----------------+
; Eatual.inicial          ; 0           ; 0             ; 0             ; 0                       ; 0              ;
; Eatual.aguarda_contagem ; 0           ; 0             ; 0             ; 1                       ; 1              ;
; Eatual.reseta           ; 0           ; 0             ; 1             ; 0                       ; 1              ;
; Eatual.inicia           ; 0           ; 1             ; 0             ; 0                       ; 1              ;
; Eatual.joga             ; 1           ; 0             ; 0             ; 0                       ; 1              ;
+-------------------------+-------------+---------------+---------------+-------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|unidade_controle:UC|Eatual                           ;
+-----------------------------+----------------------+----------------------+----------------+-----------------------------+----------------+
; Name                        ; Eatual.final_derrota ; Eatual.final_vitoria ; Eatual.em_jogo ; Eatual.inicializa_elementos ; Eatual.inicial ;
+-----------------------------+----------------------+----------------------+----------------+-----------------------------+----------------+
; Eatual.inicial              ; 0                    ; 0                    ; 0              ; 0                           ; 0              ;
; Eatual.inicializa_elementos ; 0                    ; 0                    ; 0              ; 1                           ; 1              ;
; Eatual.em_jogo              ; 0                    ; 0                    ; 1              ; 0                           ; 1              ;
; Eatual.final_vitoria        ; 0                    ; 1                    ; 0              ; 0                           ; 1              ;
; Eatual.final_derrota        ; 1                    ; 0                    ; 0              ; 0                           ; 1              ;
+-----------------------------+----------------------+----------------------+----------------+-----------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_uc:uc|Eatual ;
+----------------+--------------+---------------+-------------------------------------------------------------------------------------------------+
; Name           ; Eatual.e_add ; Eatual.e_move ; Eatual.inicial                                                                                  ;
+----------------+--------------+---------------+-------------------------------------------------------------------------------------------------+
; Eatual.inicial ; 0            ; 0             ; 0                                                                                               ;
; Eatual.e_move  ; 0            ; 1             ; 1                                                                                               ;
; Eatual.e_add   ; 1            ; 0             ; 1                                                                                               ;
+----------------+--------------+---------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                   ;
+---------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                               ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------+----------------------------------------+
; wrapper_df:df|circuito_semana_1:circuito_principal|unidade_controle:UC|Eatual.final_vitoria ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                       ;                                        ;
+---------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 119   ;
; Number of registers using Synchronous Clear  ; 102   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 74    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA|IQ[8]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_uc:uc|Eprox.e_add                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|move_buraco:movedor|s_del_pos[1] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |circuito_wrapper|wrapper_uc:uc|Eprox.inicial                                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|unidade_controle:UC|Eprox.inicializa_elementos                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------+
; m              ; -1294967296 ; Signed Integer                                                                                        ;
; n              ; 32          ; Signed Integer                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m:PULSE_GENERATOR ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                        ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; m              ; 1600000 ; Signed Integer                                                                                              ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; maxm           ; 256   ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|registrador_n:registrador ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_dificuldade:conta_buraco ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                      ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_facil        ; 75000000 ; Signed Integer                                                                                                                                            ;
; m_normal       ; 50000000 ; Signed Integer                                                                                                                                            ;
; m_dificil      ; 25000000 ; Signed Integer                                                                                                                                            ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; m              ; 317   ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; m              ; 443   ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_2" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; zera_as ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; zera_s  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; conta   ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; q[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; fim     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; meio    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_1" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; zera_as ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; zera_s  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; conta   ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; q[8..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; fim     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; meio    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; zera_s      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dificuldade ; Input  ; Info     ; Stuck at GND                                                                        ;
; q           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m:PULSE_GENERATOR" ;
+--------+--------+----------+------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                  ;
+--------+--------+----------+------------------------------------------------------------------------------------------+
; zera_s ; Input  ; Info     ; Stuck at GND                                                                             ;
; conta  ; Input  ; Info     ; Stuck at VCC                                                                             ;
; q      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; meio   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+--------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO" ;
+--------+--------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------+
; zera_s ; Input  ; Info     ; Stuck at GND                                                                           ;
; conta  ; Input  ; Info     ; Stuck at VCC                                                                           ;
; q      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; meio   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+--------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wrapper_df:df|circuito_semana_1:circuito_principal"                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; buracos_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; db_buracos  ; Input  ; Info     ; Stuck at GND                                                                        ;
; led_externo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wrapper_df:df|contador_inicializacao:contagem_regressiva" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; zera_s ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wrapper_df:df"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; db_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 119                         ;
;     CLR               ; 17                          ;
;     CLR SCLR          ; 49                          ;
;     ENA CLR SCLR      ; 8                           ;
;     SCLR              ; 45                          ;
; arriav_lcell_comb     ; 249                         ;
;     arith             ; 120                         ;
;         1 data inputs ; 120                         ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 126                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 34                          ;
;         6 data inputs ; 32                          ;
; boundary_port         ; 37                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 06 10:43:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file circuito_semana_1.vhd
    Info (12022): Found design unit 1: circuito_semana_1-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd Line: 37
    Info (12023): Found entity 1: circuito_semana_1 File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file hexa7seg.vhd
    Info (12022): Found design unit 1: hexa7seg-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/hexa7seg.vhd Line: 31
    Info (12023): Found entity 1: hexa7seg File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/hexa7seg.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file contador_m.vhd
    Info (12022): Found design unit 1: contador_m-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m.vhd Line: 48
    Info (12023): Found entity 1: contador_m File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file dataflow.vhd
    Info (12022): Found design unit 1: dataflow-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd Line: 44
    Info (12023): Found entity 1: dataflow File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file busca_buracos.vhd
    Info (12022): Found design unit 1: busca_buracos-estrutural File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/busca_buracos.vhd Line: 26
    Info (12023): Found entity 1: busca_buracos File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/busca_buracos.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file contador_custom.vhd
    Info (12022): Found design unit 1: contador_custom-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 37
    Info (12023): Found entity 1: contador_custom File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file unidade_controle.vhd
    Info (12022): Found design unit 1: unidade_controle-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/unidade_controle.vhd Line: 39
    Info (12023): Found entity 1: unidade_controle File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/unidade_controle.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file gera_buracos.vhd
    Info (12022): Found design unit 1: gera_buracos-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd Line: 27
    Info (12023): Found entity 1: gera_buracos File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file gera_buracos_df.vhd
    Info (12022): Found design unit 1: gera_buracos_df-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd Line: 33
    Info (12023): Found entity 1: gera_buracos_df File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file gera_buracos_uc.vhd
    Info (12022): Found design unit 1: gera_buracos_uc-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd Line: 29
    Info (12023): Found entity 1: gera_buracos_uc File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file registrador_n.vhd
    Info (12022): Found design unit 1: registrador_n-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/registrador_n.vhd Line: 49
    Info (12023): Found entity 1: registrador_n File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/registrador_n.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file move_buraco.vhd
    Info (12022): Found design unit 1: move_buraco-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/move_buraco.vhd Line: 25
    Info (12023): Found entity 1: move_buraco File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/move_buraco.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file circuito_wrapper.vhd
    Info (12022): Found design unit 1: circuito_wrapper-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd Line: 22
    Info (12023): Found entity 1: circuito_wrapper File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file wrapper_df.vhd
    Info (12022): Found design unit 1: wrapper_df-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd Line: 29
    Info (12023): Found entity 1: wrapper_df File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contador_3000.vhd
    Info (12022): Found design unit 1: contador_inicializacao-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_3000.vhd Line: 18
    Info (12023): Found entity 1: contador_inicializacao File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_3000.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file wrapper_uc.vhd
    Info (12022): Found design unit 1: wrapper_uc-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd Line: 20
    Info (12023): Found entity 1: wrapper_uc File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contador_dificuldade.vhd
    Info (12022): Found design unit 1: contador_dificuldade-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd Line: 19
    Info (12023): Found entity 1: contador_dificuldade File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clock_div.vhd
    Info (12022): Found design unit 1: clock_div-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/clock_div.vhd Line: 49
    Info (12023): Found entity 1: clock_div File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/clock_div.vhd Line: 34
Info (12127): Elaborating entity "circuito_wrapper" for the top level hierarchy
Info (12128): Elaborating entity "wrapper_df" for hierarchy "wrapper_df:df" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd Line: 68
Info (12128): Elaborating entity "contador_inicializacao" for hierarchy "wrapper_df:df|contador_inicializacao:contagem_regressiva" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd Line: 92
Info (12128): Elaborating entity "circuito_semana_1" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd Line: 104
Info (12128): Elaborating entity "hexa7seg" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|hexa7seg:HEX_Estado" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd Line: 117
Info (12128): Elaborating entity "dataflow" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd Line: 135
Warning (12125): Using design file contador_m_n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: contador_m_n-comportamental File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd Line: 49
    Info (12023): Found entity 1: contador_m_n File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd Line: 33
Info (12128): Elaborating entity "contador_m_n" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m_n:CONTA_TEMPO" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd Line: 123
Warning (10445): VHDL Subtype or Type Declaration warning at contador_m_n.vhd(50): subtype or type has null range File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd Line: 50
Warning (10296): VHDL warning at contador_m_n.vhd(55): ignored assignment of value to null range File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd Line: 55
Warning (10296): VHDL warning at contador_m_n.vhd(57): ignored assignment of value to null range File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd Line: 57
Warning (10296): VHDL warning at contador_m_n.vhd(59): ignored assignment of value to null range File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd Line: 59
Warning (10296): VHDL warning at contador_m_n.vhd(60): ignored assignment of value to null range File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd Line: 60
Warning (10296): VHDL warning at contador_m_n.vhd(62): ignored assignment of value to null range File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd Line: 62
Info (12128): Elaborating entity "contador_m" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_m:PULSE_GENERATOR" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd Line: 144
Info (12128): Elaborating entity "contador_custom" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd Line: 159
Info (10041): Inferred latch for "M[0]" at contador_custom.vhd(43) File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Info (10041): Inferred latch for "M[1]" at contador_custom.vhd(43) File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Info (10041): Inferred latch for "M[2]" at contador_custom.vhd(43) File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Info (10041): Inferred latch for "M[3]" at contador_custom.vhd(43) File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Info (10041): Inferred latch for "M[4]" at contador_custom.vhd(43) File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Info (10041): Inferred latch for "M[5]" at contador_custom.vhd(43) File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Info (10041): Inferred latch for "M[6]" at contador_custom.vhd(43) File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Info (10041): Inferred latch for "M[7]" at contador_custom.vhd(43) File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Info (10041): Inferred latch for "M[8]" at contador_custom.vhd(43) File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Info (12128): Elaborating entity "busca_buracos" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|busca_buracos:BUSCA_FUROS" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd Line: 177
Info (12128): Elaborating entity "gera_buracos" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd Line: 186
Info (12128): Elaborating entity "gera_buracos_df" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd Line: 68
Info (12128): Elaborating entity "registrador_n" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|registrador_n:registrador" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd Line: 117
Info (12128): Elaborating entity "contador_dificuldade" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_dificuldade:conta_buraco" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd Line: 130
Info (12128): Elaborating entity "contador_m" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_1" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd Line: 147
Info (12128): Elaborating entity "contador_m" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|contador_m:contador_2" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd Line: 161
Info (12128): Elaborating entity "move_buraco" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_df:df|move_buraco:movedor" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd Line: 175
Info (12128): Elaborating entity "gera_buracos_uc" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|gera_buracos:gerador|gera_buracos_uc:uc" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd Line: 83
Info (12128): Elaborating entity "unidade_controle" for hierarchy "wrapper_df:df|circuito_semana_1:circuito_principal|unidade_controle:UC" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd Line: 159
Info (12128): Elaborating entity "wrapper_uc" for hierarchy "wrapper_uc:uc" File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd Line: 92
Warning (14025): LATCH primitive "wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA|M[8]" is permanently disabled File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd Line: 43
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vitoria_led" is stuck at GND File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd Line: 14
    Warning (13410): Pin "db_estado[2]" is stuck at GND File: C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 282 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 245 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Mon Nov 06 10:44:02 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


