{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506003246969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506003246970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 11:14:06 2017 " "Processing started: Thu Sep 21 11:14:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506003246970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506003246970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bit_vector_ports -c bit_vector_ports " "Command: quartus_map --read_settings_files=on --write_settings_files=off bit_vector_ports -c bit_vector_ports" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506003246970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506003247233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506003247233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_vector_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_vector_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_vector_ports-circuito " "Found design unit 1: bit_vector_ports-circuito" {  } { { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506003262047 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_vector_ports " "Found entity 1: bit_vector_ports" {  } { { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506003262047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506003262047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bit_vector_ports " "Elaborating entity \"bit_vector_ports\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506003262112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506003262452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506003262775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506003262775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506003262813 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506003262813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506003262813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506003262813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "957 " "Peak virtual memory: 957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506003262819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 11:14:22 2017 " "Processing ended: Thu Sep 21 11:14:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506003262819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506003262819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506003262819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506003262819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1506003263756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506003263757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 11:14:23 2017 " "Processing started: Thu Sep 21 11:14:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506003263757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1506003263757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bit_vector_ports -c bit_vector_ports " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bit_vector_ports -c bit_vector_ports" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1506003263757 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1506003263793 ""}
{ "Info" "0" "" "Project  = bit_vector_ports" {  } {  } 0 0 "Project  = bit_vector_ports" 0 0 "Fitter" 0 0 1506003263794 ""}
{ "Info" "0" "" "Revision = bit_vector_ports" {  } {  } 0 0 "Revision = bit_vector_ports" 0 0 "Fitter" 0 0 1506003263794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1506003263829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1506003263830 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "bit_vector_ports EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design bit_vector_ports" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1506003263921 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1506003263946 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1506003263946 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1506003264060 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1506003264065 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[0\] PIN_E21 " "Can't place node \"LEDG\[0\]\" -- illegal location assignment PIN_E21" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[0] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506003264115 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[1\] PIN_E22 " "Can't place node \"LEDG\[1\]\" -- illegal location assignment PIN_E22" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[1] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506003264115 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[2\] PIN_E25 " "Can't place node \"LEDG\[2\]\" -- illegal location assignment PIN_E25" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[2] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506003264115 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AB27 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AB27" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506003264115 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AC26 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AC26" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506003264115 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506003264115 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AD27 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AD27" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506003264115 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506003264115 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506003264115 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506003264116 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1506003264131 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1506003264131 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 10 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 10 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "936 " "Peak virtual memory: 936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506003264180 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 21 11:14:24 2017 " "Processing ended: Thu Sep 21 11:14:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506003264180 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506003264180 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506003264180 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1506003264180 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1506003264280 ""}
