// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Sat Apr 04 11:12:07 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 12 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, input i_Mix, 
            output o_DAC_MOSI, output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@11(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(50[7],50[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, debug_c, test_c, i_ADC_Data_c, 
        i_ADC_Clock_c, i_Mix_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, 
        reset_n_N_195;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@11(28[13],28[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@11(29[12],29[20])"*/
    wire [7:0]Harmonic_Count;   /* synthesis lineinfo="@11(30[12],30[26])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@11(32[21],32[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@11(33[13],33[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@11(34[13],34[23])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[6] ;   /* synthesis lineinfo="@11(49[14],49[22])"*/
    wire [15:0]\ADC_Data[5] ;   /* synthesis lineinfo="@11(49[14],49[22])"*/
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@11(49[14],49[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@11(49[14],49[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@11(49[14],49[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@11(49[14],49[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@11(49[14],49[22])"*/
    wire [10:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@11(69[22],69[36])"*/
    wire [10:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@11(69[22],69[36])"*/
    wire [10:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@11(70[22],70[35])"*/
    wire [10:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@11(70[22],70[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@11(71[12],71[23])"*/
    
    wire Adder_Clear;
    wire [10:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@11(74[23],74[33])"*/
    wire [10:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@11(74[23],74[33])"*/
    
    wire n12586;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(75[21],75[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(75[21],75[32])"*/
    
    wire _61, n78, n17_2;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@11(76[20],76[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@11(76[20],76[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@11(95[12],95[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@11(97[13],97[25])"*/
    
    wire DAC_Send, n18;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@11(137[12],137[18])"*/
    
    wire test_N_194, n8372, n16, n372, _62, n76, _32, n71;
    wire [1:0]Adder_Start_1__N_113;
    
    wire n12083, n77, _28, n72, n31, _31;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@8(56[12],56[30])"*/
    
    wire n11618, _34, o_Freq_Too_High_N_390, n81, n11634, n23, n30, 
        n8231, n7198, _47, _29, n84;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n15, n7194, SM_ADC_In, CS_Stable, n10036, n6111, n7, 
        n5043, n12101, n11380, n7622, n11641, n10032, n11637, 
        n11632, n11645, n11636, n6919, n7096, n6;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n3, n4, n5, n6_adj_1311, n7_adj_1312, n8_2, n9, n10, 
        n11, n12, n13, n14, n15_adj_1313, n16_adj_1314, n17_adj_1315, 
        n18_adj_1316, n19, n20, n21, n22, n23_adj_1317, n80, _54, 
        _51, n6896, _55, n3870, n7181, n86, _23, n6884, n6883, 
        n3_adj_1318, n4_adj_1319, n5_adj_1320, n6_adj_1321, n7_adj_1322, 
        n8_adj_1323, n9_adj_1324, n10_adj_1325, n11_adj_1326, n12_adj_1327, 
        n13_adj_1328, n14_adj_1329, n15_adj_1330, n16_adj_1331, n17_adj_1332, 
        n18_adj_1333, n19_adj_1334, n20_adj_1335, n21_adj_1336, n22_adj_1337, 
        n23_adj_1338, n2150, n7205, n3876, n79, n7584, _64, _59, 
        n13_adj_1339, _50, n2456, _20, _48, n11650, n8417, n14_adj_1340, 
        _49, n12_adj_1341, n3921, n3919, n10_adj_1342, n8_adj_1343;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(19[13],19[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1344;
    wire [4:0]SM_Sample_Output;   /* synthesis lineinfo="@7(35[12],35[28])"*/
    
    wire n6_adj_1345, n14845, n4_adj_1346, _33, n6115, _21, o_Debug_N_1096, 
        n9_adj_1347, n7544, n7543, n7542, n7541, n7540, n7539, 
        n7538, n7537, n7536, n7535, n7534, n7533, n7532, n7531, 
        n7530, n7529, n7528, n7527, n7526, n7524, n11322, n11170, 
        n12135, n10250, _58, n11631, n13_adj_1348, n10248, _56, 
        n11272, _57, n10246, _63, n10244, n12620, n7518, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n11607, n7515, n8335, n10242, n2110, n7508, _2, _26, 
        n10240, n7507, n2117, n7506, n3868, _24, n7505, n7504, 
        n10238, n7503, n7502, n4995, n12071, n7501, _25, n7500, 
        n2816, n7499, n7498, n10236, n7497, n10038, n24, n7496, 
        n7495, n7494, n7493, n7492, _27, n7491, n7490, n20_adj_1349, 
        n12_adj_1350, n7489, n3599, n7488, n12607, n12_adj_1351, 
        n7485, n14232, n83, n7484, n12079, n8375, n14857, n11649, 
        n7478, n7475, n11374, n7474, n12598, n75, n19_adj_1352, 
        _60, n74, n14962, n3404, n3403, n3402, n3401, n3400, 
        n3399, n3398, n12_adj_1353, n14959, n73, n7471, n3405, 
        n3866, n85, _18, \<NoName> , n14872, n14956, n46, n7_adj_1354, 
        n14953, _52, n8_adj_1355, _46, n45, n44, n43, n14950, 
        n42, n41, n14848, _30, n40, n39, _16, n14944, _15, 
        _14, n4_adj_1356, _22, n6610, n14947, n14941, n14854, 
        n14938, n82, _53, _19, _17, n10034, n7695;
    
    VHI i2 (.Z(VCC_net));
    FD1P3XZ test_i0 (.D(test_N_194), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i4 (.D(\ADC_Data[6] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[4]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Harmonic_Count_i4.REGSET = "RESET";
    defparam Harmonic_Count_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_195), .Q(Adder_Start[0]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i1  (.D(\Adder_Total[0] [0]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [0]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n3404), .SP(n3876), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[1]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    Scale_Mult \genscaler[1].scaler  (.\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), 
            .\Scale_Initial[1] ({\Scale_Initial[1] }), .Scaler_Reset(Scaler_Reset), 
            .\Scaler_Start[1] (Scaler_Start[1]), .\Scaler_Ready[1] (Scaler_Ready[1]), 
            .\Adder_Mult[1] ({\Adder_Mult[1] }), .Main_Clock(Main_Clock), 
            .GND_net(GND_net), .VCC_net(VCC_net));   /* synthesis lineinfo="@11(101[35],109[4])"*/
    (* lut_function="(!((B)+!A))" *) LUT4 i5312_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n3399));
    defparam i5312_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i5313_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n3398));
    defparam i5313_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut (.A(reset_n_c), 
            .B(n13_adj_1339), .C(n12586), .D(SM_Top[1]), .Z(n7096));
    defparam i1_4_lut.INIT = "0xa088";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Top[2]), 
            .B(n6), .C(Harmonic[0]), .D(n11631), .Z(n11650));   /* synthesis lineinfo="@11(181[5],181[18])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!((B)+!A))" *) LUT4 i5071_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n3405));
    defparam i5071_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4535_3_lut (.A(_2), 
            .B(n3), .C(n3868), .Z(n7544));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4535_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_481 (.A(SM_Top[2]), 
            .B(n6), .C(Harmonic[0]), .D(n11631), .Z(n11649));   /* synthesis lineinfo="@11(181[5],181[18])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_481.INIT = "0x0100";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4534_3_lut (.A(_14), 
            .B(n4), .C(n3868), .Z(n7543));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4534_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4533_3_lut (.A(_15), 
            .B(n5), .C(n3868), .Z(n7542));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4533_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4469_3_lut (.A(Output_Data[17]), 
            .B(n3599), .C(n6884), .Z(n7478));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i4469_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4532_3_lut (.A(_16), 
            .B(n6_adj_1311), .C(n3868), .Z(n7541));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4532_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4531_3_lut (.A(_17), 
            .B(n7_adj_1312), .C(n3868), .Z(n7540));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4531_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i9152_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .Z(n12586));
    defparam i9152_2_lut_3_lut.INIT = "0x7070";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4530_3_lut (.A(_18), 
            .B(n8_2), .C(n3868), .Z(n7539));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4530_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4529_3_lut (.A(_19), 
            .B(n9), .C(n3868), .Z(n7538));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4529_3_lut.INIT = "0xcaca";
    FD1P3XZ Harmonic_Count_i3 (.D(\ADC_Data[6] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[3]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Harmonic_Count_i3.REGSET = "RESET";
    defparam Harmonic_Count_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4528_3_lut (.A(_20), 
            .B(n10), .C(n3868), .Z(n7537));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4528_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4527_3_lut (.A(_21), 
            .B(n11), .C(n3868), .Z(n7536));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4527_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4526_3_lut (.A(_22), 
            .B(n12), .C(n3868), .Z(n7535));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4526_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4525_3_lut (.A(_23), 
            .B(n13), .C(n3868), .Z(n7534));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4525_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n3403), .SP(n3876), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[2]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n3402), .SP(n3876), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[3]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n3401), .SP(n3876), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[4]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n3400), .SP(n3876), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[5]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4524_3_lut (.A(_24), 
            .B(n14), .C(n3868), .Z(n7533));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4524_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4523_3_lut (.A(_25), 
            .B(n15_adj_1313), .C(n3868), .Z(n7532));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4523_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n3399), .SP(n3876), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[6]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n3398), .SP(n3876), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[7]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n3405), .SP(n3876), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[0]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4522_3_lut (.A(_26), 
            .B(n16_adj_1314), .C(n3868), .Z(n7531));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4522_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4521_3_lut (.A(_27), 
            .B(n17_adj_1315), .C(n3868), .Z(n7530));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4521_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)))" *) LUT4 i4462_4_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(ADC_Data_Received), .D(n8231), .Z(n7471));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4462_4_lut_4_lut.INIT = "0xe0e2";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i3_3_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[1]), .C(SM_Top[0]), .D(reset_n_c), .Z(n3866));
    defparam i3_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4520_3_lut (.A(_28), 
            .B(n18_adj_1316), .C(n3868), .Z(n7529));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4520_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4519_3_lut (.A(_29), 
            .B(n19), .C(n3868), .Z(n7528));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4519_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4518_3_lut (.A(_30), 
            .B(n20), .C(n3868), .Z(n7527));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4518_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4517_3_lut (.A(_31), 
            .B(n21), .C(n3868), .Z(n7526));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4517_3_lut.INIT = "0xcaca";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@11(11[15],11[25])"*/
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i4479_4_lut (.A(n7198), 
            .B(SM_DAC_Out[3]), .C(n2117), .D(n2110), .Z(n7488));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4479_4_lut.INIT = "0x0544";
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@11(22[22],22[91])"*/
    Sample_Output sample_output (.\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), 
            .DAC_Send(DAC_Send), .DAC_Ready(DAC_Ready), .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), 
            .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), 
            .\r_Adder_Total[0][17] (\r_Adder_Total[0] [17]), .n3599(n3599), 
            .\SM_Sample_Output[0] (SM_Sample_Output[0]), .\SM_Sample_Output[1] (SM_Sample_Output[1]), 
            .\r_Adder_Total[0][18] (\r_Adder_Total[0] [18]), .n8375(n8375), 
            .o_Debug_N_1096(o_Debug_N_1096), .\SM_Sample_Output[2] (SM_Sample_Output[2]), 
            .GND_net(GND_net), .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), 
            .Main_Clock(Main_Clock), .\r_Adder_Total[0][19] (\r_Adder_Total[0] [19]), 
            .i_Mix_c(i_Mix_c), .\SM_Sample_Output[3] (SM_Sample_Output[3]), 
            .\r_Adder_Total[0][20] (\r_Adder_Total[0] [20]), .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), 
            .n3919(n3919), .reset_n_N_195(reset_n_N_195), .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), 
            .\r_Adder_Total[0][1] (\r_Adder_Total[0] [1]), .n6884(n6884), 
            .\r_Adder_Total[0][22] (\r_Adder_Total[0] [22]), .\r_Adder_Total[1][24] (\r_Adder_Total[1] [24]), 
            .n11374(n11374), .DAC_Send_adj_1(DAC_Send_adj_1344), .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), 
            .\r_Adder_Total[1][16] (\r_Adder_Total[1] [16]), .n3921(n3921), 
            .\r_Adder_Total[1][23] (\r_Adder_Total[1] [23]), .VCC_net(VCC_net), 
            .\r_Adder_Total[1][21] (\r_Adder_Total[1] [21]), .reset_n_c(reset_n_c), 
            .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), 
            .\r_Adder_Total[1][17] (\r_Adder_Total[1] [17]), .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), 
            .\r_Adder_Total[1][18] (\r_Adder_Total[1] [18]), .\r_Adder_Total[1][19] (\r_Adder_Total[1] [19]), 
            .reset_n(reset_n), .\r_Adder_Total[0][8] (\r_Adder_Total[0] [8]), 
            .\r_Adder_Total[0][24] (\r_Adder_Total[0] [24]), .\r_Adder_Total[0][0] (\r_Adder_Total[0] [0]), 
            .\r_Adder_Total[1][20] (\r_Adder_Total[1] [20]), .\r_Adder_Total[1][22] (\r_Adder_Total[1] [22]), 
            .n20(n20_adj_1349), .\r_Adder_Total[0][23] (\r_Adder_Total[0] [23]), 
            .\r_Adder_Total[1][15] (\r_Adder_Total[1] [15]), .n6610(n6610), 
            .n19(n19_adj_1352), .n11170(n11170), .\r_Adder_Total[1][0] (\r_Adder_Total[1] [0]), 
            .\r_Adder_Total[1][14] (\r_Adder_Total[1] [14]), .\r_Adder_Total[0][9] (\r_Adder_Total[0] [9]), 
            .\r_Adder_Total[0][10] (\r_Adder_Total[0] [10]), .\r_Adder_Total[1][13] (\r_Adder_Total[1] [13]), 
            .\r_Adder_Total[1][12] (\r_Adder_Total[1] [12]), .\r_Adder_Total[0][11] (\r_Adder_Total[0] [11]), 
            .\r_Adder_Total[1][11] (\r_Adder_Total[1] [11]), .\r_Adder_Total[1][10] (\r_Adder_Total[1] [10]), 
            .\r_Adder_Total[1][9] (\r_Adder_Total[1] [9]), .\r_Adder_Total[1][8] (\r_Adder_Total[1] [8]), 
            .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), .n12(n12_adj_1353), 
            .\r_Adder_Total[1][1] (\r_Adder_Total[1] [1]), .\r_Adder_Total[0][21] (\r_Adder_Total[0] [21]), 
            .\r_Adder_Total[0][12] (\r_Adder_Total[0] [12]), .\r_Adder_Total[0][13] (\r_Adder_Total[0] [13]), 
            .\r_Adder_Total[0][14] (\r_Adder_Total[0] [14]), .n7478(n7478), 
            .\Output_Data[17] (Output_Data[17]), .\r_Adder_Total[0][15] (\r_Adder_Total[0] [15]), 
            .\r_Adder_Total[0][16] (\r_Adder_Total[0] [16]), .debug_c(debug_c), 
            .\SM_DAC_Out[0] (SM_DAC_Out[0]), .\SM_DAC_Out[2] (SM_DAC_Out[2]), 
            .\SM_DAC_Out[1] (SM_DAC_Out[1]), .n2816(n2816), .n24(n24), 
            .Clock_Counter(Clock_Counter), .n12071(n12071), .n6115(n6115), 
            .n2110(n2110), .n7198(n7198), .\SM_DAC_Out[3] (SM_DAC_Out[3]), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .n2117(n2117), .n7488(n7488), .n7695(n7695), 
            .o_DAC_MOSI_c(o_DAC_MOSI_c), .n11322(n11322), .n2150(n2150), 
            .n8372(n8372), .o_DAC_CS_c(o_DAC_CS_c), .n4(n4_adj_1356), 
            .n7474(n7474));   /* synthesis lineinfo="@11(114[16],125[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@11(6[14],6[18])"*/
    OB debug_pad (.I(debug_c), .O(debug));   /* synthesis lineinfo="@11(5[15],5[20])"*/
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i9457_4_lut (.A(n31), 
            .B(reset_n_c), .C(n8335), .D(SM_Top[1]), .Z(n7194));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam i9457_4_lut.INIT = "0x7333";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i7 (.D(\ADC_Data[6] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[7]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Harmonic_Count_i7.REGSET = "RESET";
    defparam Harmonic_Count_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i4515_4_lut (.A(n11649), 
            .B(Scaler_Start[0]), .C(n5043), .D(n11632), .Z(n7524));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam i4515_4_lut.INIT = "0x5044";
    FD1P3XZ Harmonic_Count_i2 (.D(\ADC_Data[6] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[2]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Harmonic_Count_i2.REGSET = "RESET";
    defparam Harmonic_Count_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i3112_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1344), .C(n2150), .D(SM_DAC_Out[1]), .Z(n6115));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i3112_4_lut_4_lut.INIT = "0x5088";
    (* lut_function="(A (B (C))+!A (B))" *) LUT4 i1_3_lut (.A(Harmonic[0]), 
            .B(n11631), .C(n18), .Z(n11632));
    defparam i1_3_lut.INIT = "0xc4c4";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(D))+!A (C+!(D))))" *) LUT4 i3108_3_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1344), .C(n2150), .D(SM_DAC_Out[1]), .Z(n6111));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i3108_3_lut_4_lut.INIT = "0x0522";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i1 (.D(\ADC_Data[6] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[1]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Harmonic_Count_i1.REGSET = "RESET";
    defparam Harmonic_Count_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut_adj_482 (.A(reset_n_N_195), 
            .B(n8_adj_1355), .C(n4_adj_1356), .Z(n7695));
    defparam i1_3_lut_adj_482.INIT = "0xeaea";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4466_3_lut (.A(\<NoName> ), 
            .B(n23_adj_1338), .C(n3870), .Z(n7475));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4466_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i21_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2816), .Z(n8_adj_1355));
    defparam i21_3_lut.INIT = "0x3a3a";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[5] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[5] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[5] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[5] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C (D)+!C !(D)))+!A (((D)+!C)+!B))" *) LUT4 i1_4_lut_4_lut (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .C(DAC_Ready), .D(SM_Sample_Output[0]), 
            .Z(n11607));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xfd9f";
    (* lut_function="(!(A (B+(C+!(D)))))" *) LUT4 i1_4_lut_4_lut_adj_483 (.A(reset_n_c), 
            .B(SM_Sample_Output[3]), .C(n20_adj_1349), .D(n11607), .Z(n11374));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i1_4_lut_4_lut_adj_483.INIT = "0x5755";
    (* lut_function="(!((B)+!A))" *) LUT4 i4465_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n7474));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4465_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A (B (C+!(D)))))" *) LUT4 i4542_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[0]), 
            .Z(n7622));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4542_3_lut_4_lut.INIT = "0x3733";
    (* lut_function="(A (B (C)))" *) LUT4 i9086_3_lut_3_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1344), .C(Clock_Counter), .Z(n12598));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i9086_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n5043));
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_484 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1347), .D(Clock_Counter), .Z(n11322));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_484.INIT = "0xa0a8";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[5] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i50  (.D(\Adder_Total[1] [24]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [24]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i50 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i50 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i49  (.D(\Adder_Total[1] [23]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [23]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i49 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i49 .SRMODE = "CE_OVER_LSR";
    IB i_Mix_pad (.I(i_Mix), .O(i_Mix_c));   /* synthesis lineinfo="@11(10[14],10[19])"*/
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@11(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@11(7[14],7[24])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@11(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@11(13[15],13[23])"*/
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_485 (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(reset_n_c), .Z(n11641));
    defparam i1_2_lut_3_lut_adj_485.INIT = "0x1010";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_486 (.A(n12071), 
            .B(n12598), .C(n8372), .D(SM_DAC_Out[1]), .Z(n9_adj_1347));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_486.INIT = "0x0544";
    FD1P3XZ \r_Adder_Total[0]__i48  (.D(\Adder_Total[1] [22]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [22]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i48 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i48 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i47  (.D(\Adder_Total[1] [21]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [21]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i47 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i47 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[5] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[5] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[5] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[5] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[5] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[5] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[5] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[5] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[5] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[5] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i22  (.D(\ADC_Data[4] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [10]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i22 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i21  (.D(\ADC_Data[4] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [9]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i21 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i20  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i20 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i19  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i19 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i46  (.D(\Adder_Total[1] [20]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [20]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i46 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i46 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i45  (.D(\Adder_Total[1] [19]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [19]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i45 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i45 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i44  (.D(\Adder_Total[1] [18]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [18]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i44 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i44 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i43  (.D(\Adder_Total[1] [17]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [17]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i43 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i43 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i42  (.D(\Adder_Total[1] [16]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [16]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i42 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i42 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i41  (.D(\Adder_Total[1] [15]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [15]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i41 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i41 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i40  (.D(\Adder_Total[1] [14]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [14]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i40 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i40 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i39  (.D(\Adder_Total[1] [13]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [13]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i39 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i39 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i38  (.D(\Adder_Total[1] [12]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [12]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i38 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i38 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i37  (.D(\Adder_Total[1] [11]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [11]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i37 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i37 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i36  (.D(\Adder_Total[1] [10]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [10]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i36 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i36 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i35  (.D(\Adder_Total[1] [9]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [9]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i35 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i35 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i34  (.D(\Adder_Total[1] [8]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [8]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i34 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i34 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i33  (.D(\Adder_Total[1] [7]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i33 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i33 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i32  (.D(\Adder_Total[1] [6]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i32 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i32 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i31  (.D(\Adder_Total[1] [5]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i31 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i31 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i30  (.D(\Adder_Total[1] [4]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i30 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i30 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i29  (.D(\Adder_Total[1] [3]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i29 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i29 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i28  (.D(\Adder_Total[1] [2]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i28 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i28 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i27  (.D(\Adder_Total[1] [1]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [1]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i27 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i27 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i26  (.D(\Adder_Total[1] [0]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [0]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i26 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i26 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i25  (.D(\Adder_Total[0] [24]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [24]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i25 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i25 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i24  (.D(\Adder_Total[0] [23]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [23]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i24 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i24 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i23  (.D(\Adder_Total[0] [22]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [22]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i23 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i23 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i22  (.D(\Adder_Total[0] [21]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [21]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i22 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i21  (.D(\Adder_Total[0] [20]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [20]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i21 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i20  (.D(\Adder_Total[0] [19]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [19]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i20 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i19  (.D(\Adder_Total[0] [18]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [18]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i19 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i18  (.D(\Adder_Total[0] [17]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [17]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i18 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i17  (.D(\Adder_Total[0] [16]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [16]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i17 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[0] [15]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [15]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[0] [14]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [14]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[0] [13]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [13]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[0] [12]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [12]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[0] [11]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [11]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[0] [10]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [10]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i10  (.D(\Adder_Total[0] [9]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [9]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i10 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i9  (.D(\Adder_Total[0] [8]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [8]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [7]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [6]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [5]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [4]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [3]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [2]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C)))" *) LUT4 i8457_2_lut_3_lut (.A(SM_Sample_Output[1]), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12101));
    defparam i8457_2_lut_3_lut.INIT = "0xeaea";
    FD1P3XZ \r_Adder_Total[0]__i2  (.D(\Adder_Total[0] [1]), .SP(n3866), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [1]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam \r_Adder_Total[0]__i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i4509_3_lut (.A(n7205), 
            .B(Receive_Byte[0]), .C(n6883), .Z(n7518));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4509_3_lut.INIT = "0x1414";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_195), .Q(Adder_Start[1]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4506_3_lut (.A(_32), 
            .B(n22), .C(n3868), .Z(n7515));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4506_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@11(12[15],12[24])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4499_3_lut (.A(_34), 
            .B(n3_adj_1318), .C(n3870), .Z(n7508));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4499_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 test_I_106_1_lut (.A(test_c), .Z(test_N_194));   /* synthesis lineinfo="@11(148[11],148[16])"*/
    defparam test_I_106_1_lut.INIT = "0x5555";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4498_3_lut (.A(_46), 
            .B(n4_adj_1319), .C(n3870), .Z(n7507));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4498_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[2] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [10]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i3_1_lut (.A(reset_n_c), .Z(reset_n_N_195));
    defparam i3_1_lut.INIT = "0x5555";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[2] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [9]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n7181), .SP(n6919), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[1]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2456), .SP(n6919), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[2]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_487 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1350), .D(n14232), .Z(Adder_Start_1__N_113[1]));
    defparam i1_4_lut_adj_487.INIT = "0xdc50";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i22  (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [10]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i22 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i21  (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [9]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i21 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i6 (.D(\ADC_Data[6] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[6]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Harmonic_Count_i6.REGSET = "RESET";
    defparam Harmonic_Count_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i20  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i20 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i20 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[1]), 
            .B(n12607), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1350));
    defparam i32_4_lut.INIT = "0xea0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4497_3_lut (.A(_47), 
            .B(n5_adj_1320), .C(n3870), .Z(n7506));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4497_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_488 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1351), .D(n14232), .Z(Adder_Start_1__N_113[0]));
    defparam i1_4_lut_adj_488.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut_adj_489 (.A(Adder_Start[0]), 
            .B(n4995), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1351));
    defparam i32_4_lut_adj_489.INIT = "0xba0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_rep_12_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n14232));
    defparam i30_rep_12_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i19  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i19 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i2011_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4995));   /* synthesis lineinfo="@11(192[7],195[10])"*/
    defparam i2011_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i9066_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n12607));
    defparam i9066_2_lut.INIT = "0x8888";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4496_3_lut (.A(_48), 
            .B(n6_adj_1321), .C(n3870), .Z(n7505));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4496_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[1] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [10]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4495_3_lut (.A(_49), 
            .B(n7_adj_1322), .C(n3870), .Z(n7504));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4495_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[1] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [9]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4494_3_lut (.A(_50), 
            .B(n8_adj_1323), .C(n3870), .Z(n7503));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4494_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i5 (.D(\ADC_Data[6] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[5]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Harmonic_Count_i5.REGSET = "RESET";
    defparam Harmonic_Count_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4493_3_lut (.A(_51), 
            .B(n9_adj_1324), .C(n3870), .Z(n7502));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4493_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4492_3_lut (.A(_52), 
            .B(n10_adj_1325), .C(n3870), .Z(n7501));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4492_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4491_3_lut (.A(_53), 
            .B(n11_adj_1326), .C(n3870), .Z(n7500));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4491_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4490_3_lut (.A(_54), 
            .B(n12_adj_1327), .C(n3870), .Z(n7499));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4490_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4489_3_lut (.A(_55), 
            .B(n13_adj_1328), .C(n3870), .Z(n7498));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4489_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4488_3_lut (.A(_56), 
            .B(n14_adj_1329), .C(n3870), .Z(n7497));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4488_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n7));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4487_3_lut (.A(_57), 
            .B(n15_adj_1330), .C(n3870), .Z(n7496));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4487_3_lut.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n7), 
            .Z(n6896));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4486_3_lut (.A(_58), 
            .B(n16_adj_1331), .C(n3870), .Z(n7495));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4486_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i9767_3_lut_4_lut (.A(n372), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n8417));
    defparam i9767_3_lut_4_lut.INIT = "0x3373";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4485_3_lut (.A(_59), 
            .B(n17_adj_1332), .C(n3870), .Z(n7494));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4485_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4484_3_lut (.A(_60), 
            .B(n18_adj_1333), .C(n3870), .Z(n7493));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4484_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4483_3_lut (.A(_61), 
            .B(n19_adj_1334), .C(n3870), .Z(n7492));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4483_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4482_3_lut (.A(_62), 
            .B(n20_adj_1335), .C(n3870), .Z(n7491));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4482_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4481_3_lut (.A(_63), 
            .B(n21_adj_1336), .C(n3870), .Z(n7490));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4481_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4480_3_lut (.A(_64), 
            .B(n22_adj_1337), .C(n3870), .Z(n7489));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4480_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_490 (.A(SM_Top[1]), 
            .B(n11636), .C(SM_Top[2]), .D(n11645), .Z(n11637));
    defparam i1_4_lut_adj_490.INIT = "0x8c0c";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_491 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n11636));
    defparam i1_4_lut_adj_491.INIT = "0xa0a2";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(SM_Top[0]), .B(n31), 
            .Z(n11645));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C+(D)))+!A (B)))" *) LUT4 i9487_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n7584));
    defparam i9487_4_lut.INIT = "0x333b";
    FD1P3XZ Scaler_Reset_c (.D(SM_Top[2]), .SP(n11637), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n8417), .SP(n6919), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[0]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n6896), .CK(Main_Clock), .SR(reset_n_N_195), 
            .Q(DAC_Send));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7194), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4476_3_lut (.A(_33), 
            .B(n23_adj_1317), .C(n3868), .Z(n7485));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4476_3_lut.INIT = "0xcaca";
    FD1P3XZ Adder_Clear_c (.D(n11380), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Adder_Clear));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i4172_4_lut (.A(n372), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n7181));   /* synthesis lineinfo="@11(162[4],238[11])"*/
    defparam i4172_4_lut.INIT = "0x23cf";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n7484), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n7524), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i2_4_lut (.A(n23), .B(SM_Top[1]), 
            .C(n30), .D(reset_n_c), .Z(n6919));
    defparam i2_4_lut.INIT = "0xfbff";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_adj_492 (.A(reset_n_N_195), 
            .B(o_Freq_Too_High_N_390), .C(n12083), .D(SM_Sample_Position[2]), 
            .Z(n11272));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i1_4_lut_adj_492.INIT = "0xaeaf";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_493 (.A(SM_Top[0]), 
            .B(Scaler_Ready[0]), .C(Scaler_Ready[1]), .D(Harmonic[0]), 
            .Z(n23));
    defparam i1_4_lut_adj_493.INIT = "0x5044";
    (* lut_function="(A+(B))" *) LUT4 i8439_2_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .Z(n12083));
    defparam i8439_2_lut.INIT = "0xeeee";
    FA2 add_25_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n10032), .CI0(n10032), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n14848), .CI1(n14848), .CO0(n14848), .CO1(n10034), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_3.INIT0 = "0xc33c";
    defparam add_25_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i36_4_lut (.A(Sample_Ready), 
            .B(n12620), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n30));
    defparam i36_4_lut.INIT = "0xcaf0";
    FA2 add_25_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n10034), .CI0(n10034), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n14854), .CI1(n14854), .CO0(n14854), .CO1(n10036), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_5.INIT0 = "0xc33c";
    defparam add_25_add_5_5.INIT1 = "0xc33c";
    FA2 add_25_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n14845), .CI1(n14845), .CO0(n14845), 
        .CO1(n10032), .S1(n46));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_1.INIT0 = "0xc33c";
    defparam add_25_add_5_1.INIT1 = "0xc33c";
    FA2 add_25_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n10038), .CI0(n10038), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14872), .CI1(n14872), .CO0(n14872), .S0(n39));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_9.INIT0 = "0xc33c";
    defparam add_25_add_5_9.INIT1 = "0xc33c";
    FD1P3XZ Next_Sample_c (.D(n6), .SP(n7096), .CK(Main_Clock), .SR(n11641), 
            .Q(Next_Sample));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i9074_3_lut (.A(n12079), .B(n12135), 
            .C(Sample_Timer[3]), .Z(n12620));
    defparam i9074_3_lut.INIT = "0x4040";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i28_4_lut (.A(n14_adj_1340), 
            .B(Freq_Too_High), .C(Harmonic[7]), .D(Harmonic_Count[7]), 
            .Z(n372));   /* synthesis lineinfo="@11(208[17],208[62])"*/
    defparam i28_4_lut.INIT = "0xecfe";
    (* lut_function="((B (C (D))+!B (C))+!A)" *) LUT4 i456_4_lut (.A(reset_n_c), 
            .B(n6111), .C(Clock_Counter), .D(n12071), .Z(n2110));   /* synthesis lineinfo="@4(15[6],15[19])"*/
    defparam i456_4_lut.INIT = "0xf575";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i14_3_lut (.A(n12_adj_1341), 
            .B(Harmonic[6]), .C(Harmonic_Count[6]), .Z(n14_adj_1340));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i12_3_lut (.A(n10_adj_1342), 
            .B(Harmonic[5]), .C(Harmonic_Count[5]), .Z(n12_adj_1341));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))" *) LUT4 i5307_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n3404));
    defparam i5307_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i9463_4_lut (.A(n31), 
            .B(reset_n_c), .C(n8335), .D(SM_Top[1]), .Z(n3876));
    defparam i9463_4_lut.INIT = "0x73f3";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i6_3_lut (.A(Sample_Timer[3]), 
            .B(n12135), .C(n12079), .Z(n31));
    defparam i6_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (B))" *) LUT4 i5326_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n8335));
    defparam i5326_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i8491_4_lut (.A(Sample_Timer[6]), 
            .B(Sample_Timer[7]), .C(Sample_Timer[5]), .D(Sample_Timer[8]), 
            .Z(n12135));
    defparam i8491_4_lut.INIT = "0x8000";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i8435_4_lut (.A(n17_2), .B(Sample_Timer[9]), 
            .C(n15), .D(n16), .Z(n12079));
    defparam i8435_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_2));   /* synthesis lineinfo="@11(224[10],224[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(Sample_Timer[11]), .B(Sample_Timer[12]), 
            .Z(n15));   /* synthesis lineinfo="@11(224[10],224[40])"*/
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16));   /* synthesis lineinfo="@11(224[10],224[40])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i10_3_lut (.A(n8_adj_1343), 
            .B(Harmonic[4]), .C(Harmonic_Count[4]), .Z(n10_adj_1342));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i8_3_lut (.A(n6_adj_1345), 
            .B(Harmonic[3]), .C(Harmonic_Count[3]), .Z(n8_adj_1343));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i6_3_lut (.A(n4_adj_1346), 
            .B(Harmonic[2]), .C(Harmonic_Count[2]), .Z(n6_adj_1345));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 LessThan_26_i4_4_lut (.A(Harmonic[0]), 
            .B(Harmonic[1]), .C(Harmonic_Count[1]), .D(Harmonic_Count[0]), 
            .Z(n4_adj_1346));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A !(C)))" *) LUT4 mux_545_Mux_2_i7_4_lut (.A(SM_Top[0]), 
            .B(n372), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n2456));   /* synthesis lineinfo="@11(162[4],238[11])"*/
    defparam mux_545_Mux_2_i7_4_lut.INIT = "0x5ad0";
    (* lut_function="(!((B)+!A))" *) LUT4 i5308_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n3403));
    defparam i5308_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i5309_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n3402));
    defparam i5309_2_lut.INIT = "0x2222";
    (* lut_function="(!(A ((C)+!B)))" *) LUT4 i9460_3_lut (.A(reset_n_c), 
            .B(n12_adj_1353), .C(n13_adj_1348), .Z(n3919));
    defparam i9460_3_lut.INIT = "0x5d5d";
    (* lut_function="(!((B)+!A))" *) LUT4 i5310_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n3401));
    defparam i5310_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B ((D)+!C))+!A (B)))" *) LUT4 i9466_4_lut (.A(n11170), 
            .B(reset_n_c), .C(n19_adj_1352), .D(n6610), .Z(n3921));
    defparam i9466_4_lut.INIT = "0x33b3";
    FA2 add_11_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n10250), .CI0(n10250), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14962), .CI1(n14962), .CO0(n14962), .S0(n71));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam add_11_add_5_17.INIT0 = "0xc33c";
    defparam add_11_add_5_17.INIT1 = "0xc33c";
    FA2 add_11_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n10248), .CI0(n10248), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n14959), .CI1(n14959), .CO0(n14959), .CO1(n10250), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam add_11_add_5_15.INIT0 = "0xc33c";
    defparam add_11_add_5_15.INIT1 = "0xc33c";
    FA2 add_11_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n10246), .CI0(n10246), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n14956), .CI1(n14956), .CO0(n14956), .CO1(n10248), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam add_11_add_5_13.INIT0 = "0xc33c";
    defparam add_11_add_5_13.INIT1 = "0xc33c";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n10244), .CI0(n10244), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n14953), .CI1(n14953), .CO0(n14953), .CO1(n10246), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n10242), .CI0(n10242), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n14950), .CI1(n14950), .CO0(n14950), .CO1(n10244), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n10240), .CI0(n10240), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n14947), .CI1(n14947), .CO0(n14947), .CO1(n10242), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i5311_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n3400));
    defparam i5311_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C))))" *) LUT4 i20_4_lut (.A(n12101), 
            .B(o_Debug_N_1096), .C(n8375), .D(SM_Sample_Output[2]), .Z(n13_adj_1348));
    defparam i20_4_lut.INIT = "0x3505";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n10238), .CI0(n10238), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n14944), .CI1(n14944), .CO0(n14944), .CO1(n10240), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n10236), .CI0(n10236), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n14941), .CI1(n14941), .CO0(n14941), .CO1(n10238), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n14938), .CI1(n14938), 
        .CO0(n14938), .CO1(n10236), .S1(n86));   /* synthesis lineinfo="@11(160[20],160[39])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_494 (.A(Clock_Counter), 
            .B(n24), .Z(n4_adj_1356));
    defparam i1_2_lut_adj_494.INIT = "0x8888";
    FA2 add_25_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n10036), .CI0(n10036), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n14857), .CI1(n14857), .CO0(n14857), .CO1(n10038), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_7.INIT0 = "0xc33c";
    defparam add_25_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n13_adj_1339), .C(n11618), .D(n11636), .Z(n11380));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam i12_4_lut.INIT = "0x3aaa";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_495 (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n13_adj_1339));
    defparam i1_2_lut_adj_495.INIT = "0xbbbb";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A !((D)+!C)))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n11618));
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x7f0f";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i9454_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1354));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i9454_4_lut.INIT = "0x575f";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[5] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C)+!B)+!A (B (C)+!B !(C)))" *) LUT4 i1_3_lut_4_lut_3_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(SM_Top[1]), .Z(n18));   /* synthesis lineinfo="@11(181[5],181[18])"*/
    defparam i1_3_lut_4_lut_3_lut.INIT = "0xe3e3";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i4475_4_lut (.A(n11650), 
            .B(Scaler_Start[1]), .C(n5043), .D(n11634), .Z(n7484));   /* synthesis lineinfo="@11(151[9],241[5])"*/
    defparam i4475_4_lut.INIT = "0x5044";
    ADC_SPI_In adc (.\ADC_Data[1][3] (\ADC_Data[1] [3]), .\Receive_Byte[0] (Receive_Byte[0]), 
            .CS_Stable(CS_Stable), .SM_ADC_In(SM_ADC_In), .\ADC_Data[1][4] (\ADC_Data[1] [4]), 
            .reset_n_c(reset_n_c), .Main_Clock(Main_Clock), .\ADC_Data[1][2] (\ADC_Data[1] [2]), 
            .\ADC_Data[1][1] (\ADC_Data[1] [1]), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[1][9] (\ADC_Data[1] [9]), 
            .\ADC_Data[1][10] (\ADC_Data[1] [10]), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .\ADC_Data[2][1] (\ADC_Data[2] [1]), .\ADC_Data[2][2] (\ADC_Data[2] [2]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .\ADC_Data[2][4] (\ADC_Data[2] [4]), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .\ADC_Data[2][6] (\ADC_Data[2] [6]), 
            .\ADC_Data[2][7] (\ADC_Data[2] [7]), .\ADC_Data[2][8] (\ADC_Data[2] [8]), 
            .\ADC_Data[2][9] (\ADC_Data[2] [9]), .\ADC_Data[2][10] (\ADC_Data[2] [10]), 
            .\ADC_Data[3][0] (\ADC_Data[3] [0]), .\ADC_Data[3][1] (\ADC_Data[3] [1]), 
            .\ADC_Data[3][2] (\ADC_Data[3] [2]), .\ADC_Data[3][3] (\ADC_Data[3] [3]), 
            .\ADC_Data[3][4] (\ADC_Data[3] [4]), .i_ADC_CS(i_ADC_CS), .\ADC_Data[3][5] (\ADC_Data[3] [5]), 
            .\ADC_Data[3][6] (\ADC_Data[3] [6]), .\ADC_Data[3][7] (\ADC_Data[3] [7]), 
            .\ADC_Data[3][8] (\ADC_Data[3] [8]), .\ADC_Data[3][9] (\ADC_Data[3] [9]), 
            .\ADC_Data[3][10] (\ADC_Data[3] [10]), .\ADC_Data[4][0] (\ADC_Data[4] [0]), 
            .n6883(n6883), .\ADC_Data[4][1] (\ADC_Data[4] [1]), .\ADC_Data[4][2] (\ADC_Data[4] [2]), 
            .\ADC_Data[4][3] (\ADC_Data[4] [3]), .\ADC_Data[4][4] (\ADC_Data[4] [4]), 
            .\ADC_Data[4][5] (\ADC_Data[4] [5]), .\ADC_Data[4][6] (\ADC_Data[4] [6]), 
            .\ADC_Data[4][7] (\ADC_Data[4] [7]), .\ADC_Data[4][8] (\ADC_Data[4] [8]), 
            .\ADC_Data[4][9] (\ADC_Data[4] [9]), .\ADC_Data[4][10] (\ADC_Data[4] [10]), 
            .\ADC_Data[5] ({\ADC_Data[5] }), .\ADC_Data[6][0] (\ADC_Data[6] [0]), 
            .\ADC_Data[6][1] (\ADC_Data[6] [1]), .n8231(n8231), .\ADC_Data[6][2] (\ADC_Data[6] [2]), 
            .\ADC_Data[6][3] (\ADC_Data[6] [3]), .\ADC_Data[6][4] (\ADC_Data[6] [4]), 
            .\ADC_Data[6][5] (\ADC_Data[6] [5]), .\ADC_Data[6][6] (\ADC_Data[6] [6]), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[6][7] (\ADC_Data[6] [7]), 
            .\ADC_Data[0] ({\ADC_Data[0] }), .i_ADC_Data_c(i_ADC_Data_c), 
            .i_ADC_Clock_c(i_ADC_Clock_c), .n7205(n7205), .n7471(n7471), 
            .ADC_Data_Received(ADC_Data_Received), .n7518(n7518), .reset_n_N_195(reset_n_N_195));   /* synthesis lineinfo="@11(51[13],65[3])"*/
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i1_3_lut_adj_496 (.A(Harmonic[0]), 
            .B(n11631), .C(n18), .Z(n11634));
    defparam i1_3_lut_adj_496.INIT = "0xc8c8";
    (* lut_function="(!((B+(C (D)+!C !(D)))+!A))" *) LUT4 i2_4_lut_adj_497 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n11631));
    defparam i2_4_lut_adj_497.INIT = "0x0220";
    VLO i1 (.Z(GND_net));
    Sample_Position sample_position (.n7622(n7622), .Main_Clock(Main_Clock), 
            .reset_n_N_195(reset_n_N_195), .n7584(n7584), .SM_Sample_Position({SM_Sample_Position}), 
            .Freq_Scale({Freq_Scale}), .Next_Sample(Next_Sample), .Harmonic({Harmonic}), 
            .Frequency({Frequency}), .n11272(n11272), .Freq_Too_High(Freq_Too_High), 
            .GND_net(GND_net), .n12083(n12083), .n7(n7_adj_1354), .reset_n_c(reset_n_c), 
            .Sample_Ready(Sample_Ready), .o_Freq_Too_High_N_390(o_Freq_Too_High_N_390), 
            .VCC_net(VCC_net), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@11(36[18],46[3])"*/
    \Adder(DIVISOR_BITS=11)_U1  \genadder[0].adder  (.reset_n_c(reset_n_c), 
            .\Adder_Total[0][5] (\Adder_Total[0] [5]), .Main_Clock(Main_Clock), 
            .Adder_Clear(Adder_Clear), .\Adder_Total[0][6] (\Adder_Total[0] [6]), 
            .\Adder_Total[0][7] (\Adder_Total[0] [7]), .\Adder_Total[0][8] (\Adder_Total[0] [8]), 
            .\Adder_Total[0][9] (\Adder_Total[0] [9]), .\Adder_Total[0][10] (\Adder_Total[0] [10]), 
            .\SM_Adder[0] (SM_Adder[0]), .\Adder_Total[0][11] (\Adder_Total[0] [11]), 
            .\Adder_Total[0][12] (\Adder_Total[0] [12]), .\Adder_Total[0][13] (\Adder_Total[0] [13]), 
            .\Adder_Total[0][14] (\Adder_Total[0] [14]), .\Adder_Total[0][4] (\Adder_Total[0] [4]), 
            .\Adder_Total[0][3] (\Adder_Total[0] [3]), .\Adder_Total[0][2] (\Adder_Total[0] [2]), 
            .\Adder_Mult[0] ({\Adder_Mult[0] }), .GND_net(GND_net), .Sample_Value({Sample_Value}), 
            .n23(n23_adj_1317), .n22(n22), .n21(n21), .n20(n20), .n19(n19), 
            .n18(n18_adj_1316), .n17(n17_adj_1315), .n16(n16_adj_1314), 
            .n15(n15_adj_1313), .n14(n14), .n13(n13), .n12(n12), .n11(n11), 
            .n10(n10), .n9(n9), .n8(n8_2), .n7(n7_adj_1312), .n6(n6_adj_1311), 
            .n5(n5), .n4(n4), .n3(n3), .\Adder_Total[0][1] (\Adder_Total[0] [1]), 
            .\Adder_Total[0][0] (\Adder_Total[0] [0]), .\Adder_Total[0][23] (\Adder_Total[0] [23]), 
            ._2(_2), .\Adder_Total[0][24] (\Adder_Total[0] [24]), .n7544(n7544), 
            .n7543(n7543), ._14(_14), .n7542(n7542), ._15(_15), .n7541(n7541), 
            ._16(_16), .n7540(n7540), ._17(_17), .n7539(n7539), ._18(_18), 
            .n7538(n7538), ._19(_19), .n7537(n7537), ._20(_20), .n7536(n7536), 
            ._21(_21), .n7535(n7535), ._22(_22), .n7534(n7534), ._23(_23), 
            .n7533(n7533), ._24(_24), .n7532(n7532), ._25(_25), .n7531(n7531), 
            ._26(_26), .n7530(n7530), ._27(_27), .n7529(n7529), ._28(_28), 
            .n7528(n7528), ._29(_29), .\Adder_Total[0][21] (\Adder_Total[0] [21]), 
            .\Adder_Total[0][22] (\Adder_Total[0] [22]), .n7527(n7527), 
            ._30(_30), .n7526(n7526), ._31(_31), .\Adder_Total[0][19] (\Adder_Total[0] [19]), 
            .\Adder_Total[0][20] (\Adder_Total[0] [20]), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            .\Adder_Total[0][18] (\Adder_Total[0] [18]), .\Adder_Total[0][15] (\Adder_Total[0] [15]), 
            .\Adder_Total[0][16] (\Adder_Total[0] [16]), .n7515(n7515), 
            ._32(_32), .\Adder_Start[0] (Adder_Start[0]), .n7485(n7485), 
            ._33(_33));   /* synthesis lineinfo="@11(82[35],91[4])"*/
    \Adder(DIVISOR_BITS=11)  \genadder[1].adder  (.\Adder_Total[1][6] (\Adder_Total[1] [6]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Total[1][7] (\Adder_Total[1] [7]), 
            .\Adder_Total[1][8] (\Adder_Total[1] [8]), .\Adder_Total[1][9] (\Adder_Total[1] [9]), 
            .\Adder_Total[1][10] (\Adder_Total[1] [10]), .reset_n_c(reset_n_c), 
            .GND_net(GND_net), .\Adder_Total[1][15] (\Adder_Total[1] [15]), 
            ._50(_50), .\Adder_Total[1][16] (\Adder_Total[1] [16]), ._49(_49), 
            .\Adder_Total[1][11] (\Adder_Total[1] [11]), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
            .\Adder_Total[1][13] (\Adder_Total[1] [13]), ._52(_52), .\Adder_Total[1][14] (\Adder_Total[1] [14]), 
            ._51(_51), ._54(_54), ._53(_53), .\Adder_Total[1][17] (\Adder_Total[1] [17]), 
            .\Adder_Total[1][18] (\Adder_Total[1] [18]), .\Adder_Total[1][19] (\Adder_Total[1] [19]), 
            .\Adder_Total[1][20] (\Adder_Total[1] [20]), .\Adder_Total[1][1] (\Adder_Total[1] [1]), 
            .\Adder_Total[1][21] (\Adder_Total[1] [21]), .\Adder_Total[1][3] (\Adder_Total[1] [3]), 
            .\Adder_Total[1][22] (\Adder_Total[1] [22]), ._56(_56), ._55(_55), 
            ._58(_58), ._57(_57), .\Adder_Total[1][5] (\Adder_Total[1] [5]), 
            ._60(_60), ._59(_59), ._62(_62), .\Adder_Total[1][4] (\Adder_Total[1] [4]), 
            ._61(_61), .\Adder_Total[1][23] (\Adder_Total[1] [23]), ._64(_64), 
            .\Adder_Total[1][2] (\Adder_Total[1] [2]), ._63(_63), .\Adder_Total[1][0] (\Adder_Total[1] [0]), 
            .\<NoName> (\<NoName> ), .\Adder_Total[1][24] (\Adder_Total[1] [24]), 
            .\SM_Adder[0] (SM_Adder[0]), .Adder_Start({Adder_Start}), .n3868(n3868), 
            .n3870(n3870), .\Adder_Mult[1] ({\Adder_Mult[1] }), .Sample_Value({Sample_Value}), 
            .n23(n23_adj_1338), .n22(n22_adj_1337), .n21(n21_adj_1336), 
            .n20(n20_adj_1335), .n19(n19_adj_1334), .n18(n18_adj_1333), 
            .n17(n17_adj_1332), .n16(n16_adj_1331), .n15(n15_adj_1330), 
            .n14(n14_adj_1329), .n13(n13_adj_1328), .n12(n12_adj_1327), 
            .n11(n11_adj_1326), .n10(n10_adj_1325), .n9(n9_adj_1324), 
            .n8(n8_adj_1323), .n7(n7_adj_1322), .n6(n6_adj_1321), .n5(n5_adj_1320), 
            .n4(n4_adj_1319), .n3(n3_adj_1318), .n7508(n7508), ._34(_34), 
            .n7507(n7507), ._46(_46), .n7506(n7506), ._47(_47), .n7505(n7505), 
            ._48(_48), .n7504(n7504), .n7503(n7503), .n7502(n7502), 
            .n7501(n7501), .n7500(n7500), .n7499(n7499), .n7498(n7498), 
            .n7497(n7497), .n7496(n7496), .n7495(n7495), .n7494(n7494), 
            .n7493(n7493), .n7492(n7492), .n7491(n7491), .n7490(n7490), 
            .n7489(n7489), .n7475(n7475));   /* synthesis lineinfo="@11(82[35],91[4])"*/
    (* lut_function="(A+!(B))" *) LUT4 i5046_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n6));   /* synthesis lineinfo="@11(162[4],238[11])"*/
    defparam i5046_2_lut.INIT = "0xbbbb";
    Scale_Mult_U0 \genscaler[0].scaler  (.\Scale_Initial[0] ({\Scale_Initial[0] }), 
            .Scaler_Reset(Scaler_Reset), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Main_Clock(Main_Clock), .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .\Scaler_Start[0] (Scaler_Start[0]), .\Scaler_Ready[0] (Scaler_Ready[0]), 
            .GND_net(GND_net), .VCC_net(VCC_net));   /* synthesis lineinfo="@11(101[35],109[4])"*/
    FD1P3XZ Harmonic_Count_i0 (.D(\ADC_Data[6] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[0]));   /* synthesis lineinfo="@11(140[9],149[5])"*/
    defparam Harmonic_Count_i0.REGSET = "RESET";
    defparam Harmonic_Count_i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (input [10:0]\Harmonic_Scale[1] , input [10:0]\Scale_Initial[1] , 
            input Scaler_Reset, input \Scaler_Start[1] , output \Scaler_Ready[1] , 
            output [10:0]\Adder_Mult[1] , input Main_Clock, input GND_net, 
            input VCC_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    wire [10:0]n1;
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]o_Mult_10__N_825;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n7069, n11562, n7481, n10289, n14893, n10287, n14890, 
        n10285, n14887, n10283, n14884, n10281, n14881, n14878, 
        GND_net_c, VCC_net_c;
    
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[1] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n7069));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .D(\Scaler_Ready[1] ), 
            .Z(n11562));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4472_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .Z(n7481));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam i4472_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_825[10]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[1] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[1] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_825[9]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_825[8]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_825[7]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_825[6]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_825[5]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_825[4]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_825[3]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_825[2]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_825[1]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n7481), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_1811_12 (.A0(GND_net), .B0(\Adder_Mult[1] [10]), .C0(n1[10]), 
        .D0(n10289), .CI0(n10289), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14893), .CI1(n14893), .CO0(n14893), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1811_12.INIT0 = "0xc33c";
    defparam add_1811_12.INIT1 = "0xc33c";
    FA2 add_1811_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n10287), .CI0(n10287), .A1(GND_net), .B1(\Adder_Mult[1] [9]), 
        .C1(n1[9]), .D1(n14890), .CI1(n14890), .CO0(n14890), .CO1(n10289), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1811_10.INIT0 = "0xc33c";
    defparam add_1811_10.INIT1 = "0xc33c";
    FA2 add_1811_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n10285), .CI0(n10285), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n14887), .CI1(n14887), .CO0(n14887), .CO1(n10287), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1811_8.INIT0 = "0xc33c";
    defparam add_1811_8.INIT1 = "0xc33c";
    FA2 add_1811_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n10283), .CI0(n10283), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n14884), .CI1(n14884), .CO0(n14884), .CO1(n10285), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1811_6.INIT0 = "0xc33c";
    defparam add_1811_6.INIT1 = "0xc33c";
    FA2 add_1811_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n10281), .CI0(n10281), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n14881), .CI1(n14881), .CO0(n14881), .CO1(n10283), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1811_4.INIT0 = "0xc33c";
    defparam add_1811_4.INIT1 = "0xc33c";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_Ready (.D(n11562), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    FA2 add_1811_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n14878), .CI1(n14878), .CO0(n14878), .CO1(n10281), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1811_2.INIT0 = "0xc33c";
    defparam add_1811_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[1] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[1] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_825[0]), 
            .SP(n7069), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=22, LSE_RLINE=22 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@11(22[22],22[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input \r_Adder_Total[1][3] , input DAC_Send, output DAC_Ready, 
            input \r_Adder_Total[0][2] , input \r_Adder_Total[1][2] , input \r_Adder_Total[0][3] , 
            input \r_Adder_Total[0][17] , output n3599, output \SM_Sample_Output[0] , 
            output \SM_Sample_Output[1] , input \r_Adder_Total[0][18] , 
            output n8375, output o_Debug_N_1096, output \SM_Sample_Output[2] , 
            input GND_net, input \r_Adder_Total[0][4] , input Main_Clock, 
            input \r_Adder_Total[0][19] , input i_Mix_c, output \SM_Sample_Output[3] , 
            input \r_Adder_Total[0][20] , input \r_Adder_Total[1][6] , input n3919, 
            input reset_n_N_195, input \r_Adder_Total[1][5] , input \r_Adder_Total[0][1] , 
            output n6884, input \r_Adder_Total[0][22] , input \r_Adder_Total[1][24] , 
            input n11374, output DAC_Send_adj_1, input \r_Adder_Total[1][4] , 
            input \r_Adder_Total[1][16] , input n3921, input \r_Adder_Total[1][23] , 
            input VCC_net, input \r_Adder_Total[1][21] , output reset_n_c, 
            input \r_Adder_Total[0][5] , input \r_Adder_Total[0][6] , input \r_Adder_Total[1][17] , 
            input \r_Adder_Total[0][7] , input \r_Adder_Total[1][18] , input \r_Adder_Total[1][19] , 
            input reset_n, input \r_Adder_Total[0][8] , input \r_Adder_Total[0][24] , 
            input \r_Adder_Total[0][0] , input \r_Adder_Total[1][20] , input \r_Adder_Total[1][22] , 
            output n20, input \r_Adder_Total[0][23] , input \r_Adder_Total[1][15] , 
            output n6610, output n19, output n11170, input \r_Adder_Total[1][0] , 
            input \r_Adder_Total[1][14] , input \r_Adder_Total[0][9] , input \r_Adder_Total[0][10] , 
            input \r_Adder_Total[1][13] , input \r_Adder_Total[1][12] , 
            input \r_Adder_Total[0][11] , input \r_Adder_Total[1][11] , 
            input \r_Adder_Total[1][10] , input \r_Adder_Total[1][9] , input \r_Adder_Total[1][8] , 
            input \r_Adder_Total[1][7] , output n12, input \r_Adder_Total[1][1] , 
            input \r_Adder_Total[0][21] , input \r_Adder_Total[0][12] , 
            input \r_Adder_Total[0][13] , input \r_Adder_Total[0][14] , 
            input n7478, output \Output_Data[17] , input \r_Adder_Total[0][15] , 
            input \r_Adder_Total[0][16] , output debug_c, output \SM_DAC_Out[0] , 
            output \SM_DAC_Out[2] , output \SM_DAC_Out[1] , output n2816, 
            output n24, output Clock_Counter, output n12071, input n6115, 
            input n2110, output n7198, output \SM_DAC_Out[3] , output o_DAC_SCK_c, 
            output n2117, input n7488, input n7695, output o_DAC_MOSI_c, 
            input n11322, output n2150, output n8372, output o_DAC_CS_c, 
            input n4, input n7474);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    wire n12622, n12674, n13;
    wire [24:0]r_Sample_R;   /* synthesis lineinfo="@7(17[20],17[30])"*/
    
    wire n14, n242, n12609, n12676, n12704;
    wire [24:0]r_Sample_L;   /* synthesis lineinfo="@7(16[20],16[30])"*/
    wire [19:0]n4869;
    wire [32:0]Sample_Mix;   /* synthesis lineinfo="@7(18[20],18[30])"*/
    wire [24:0]n132;
    wire [24:0]n3244;
    
    wire n12702;
    wire [24:0]n3273;
    
    wire n12706;
    wire [24:0]n3303;
    wire [24:0]n3330;
    
    wire n12700, n10216, n14908, n10218;
    wire [24:0]n132_adj_1309;
    
    wire n12678, n10214, n14905, n5859, n5860, n12698, n3872, 
        n12708, n12696, n6, n12633, n12694, n12710, n13687;
    wire [24:0]n132_adj_1310;
    
    wire n12656, n13690, n10212, n14902, n12625, n12751, n10210, 
        n14899, n13693, n12655, n13696, n14851, n12752, n12692, 
        n13699, n12654, n13702, n12753, n13_adj_1263;
    wire [3:0]n4008;
    
    wire n10206, n15118, n12624, n12690, n12672, n13705, n12653, 
        n13708, n12754;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(19[13],19[24])"*/
    
    wire n12712, n12665, n11131, n13711, n12652, n13714, n12755;
    wire [24:0]n3133;
    
    wire n5053;
    wire [24:0]n3162;
    
    wire n10204, n15115, n13717, n12631, n13720, n12758, n12623, 
        n13723, n12630, n13726, n12759, n10202, n15112, n13729, 
        n12629, n13732, n12688, n12760, n13735, n12628, n13738, 
        n12761, n13741, n12627, n13744, n12762, n10200, n15109, 
        n13747, n12626, n13750, n12763, n13753, n13756, n12764, 
        n13759, n13762, n5855, n3923, n12765, n12664, n10198, 
        n15106, n13765, n13768, n5387, n12662, n12766, n6724, 
        n8379, n10196, n15103, n13771, n13774, n12767, n10194, 
        n15100, n12680, n12682, n13777, n13780, n12768, n12686, 
        n12684, n8014, n10192, n15097, n3575, n3573, n4_c, n12741, 
        Main_Clock_enable_1;
    wire [3:0]n4018;
    wire [3:0]n3999;
    
    wire n7319, n12724, n12614, n12722, n7476, n8381, n10190, 
        n15094, n10188, n15091, n8, n10186, n15088, n10184, n15085, 
        n14989, n10180, n15028, n10178, n15025, n10176, n15022, 
        n10174, n15019, n7477, n10172, n15016, n10170, n15013, 
        n5059, n10168, n15010, n10166, n15007, n10164, n15004, 
        n23, n12719, n13_adj_1306, n14_adj_1307, n10232, n14932, 
        n10162, n15001, n10230, n14929, n10160, n14998, n10158, 
        n14995, n10228, n14926, n14971, n10226, n14923, n10224, 
        n14920, n10222, n14917, n10220, n14914, n14911, n12125, 
        GND_net_c, VCC_net_c;
    
    (* lut_function="(A (B (C)))" *) LUT4 i9026_2_lut_3_lut (.A(\r_Adder_Total[1][3] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12622));
    defparam i9026_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i9083_2_lut_3_lut (.A(\r_Adder_Total[0][2] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12674));
    defparam i9083_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i5207_3_lut (.A(n13), 
            .B(r_Sample_R[24]), .C(n14), .Z(n242));   /* synthesis lineinfo="@7(97[10],97[33])"*/
    defparam i5207_3_lut.INIT = "0x3232";
    (* lut_function="(A (B (C)))" *) LUT4 i9025_2_lut_3_lut (.A(\r_Adder_Total[1][2] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12609));
    defparam i9025_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(r_Sample_R[16]), 
            .B(r_Sample_R[22]), .C(r_Sample_R[20]), .D(r_Sample_R[23]), 
            .Z(n13));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_Sample_R[18]), 
            .B(r_Sample_R[21]), .C(r_Sample_R[19]), .D(r_Sample_R[17]), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C)))" *) LUT4 i9082_2_lut_3_lut (.A(\r_Adder_Total[0][3] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12676));
    defparam i9082_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i9060_2_lut_3_lut (.A(\r_Adder_Total[0][17] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12704));
    defparam i9060_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i16_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n3599), .D(\SM_Sample_Output[0] ), 
            .Z(n4869[15]));
    defparam mux_1906_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i17_3_lut (.A(Sample_Mix[16]), 
            .B(n132[16]), .C(\SM_Sample_Output[0] ), .Z(n3244[16]));
    defparam mux_794_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i17_4_lut (.A(n12702), 
            .B(r_Sample_L[18]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[16]));
    defparam mux_798_i17_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i15_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n3599), .D(\SM_Sample_Output[0] ), 
            .Z(n4869[14]));
    defparam mux_1906_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i14_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n3599), .D(\SM_Sample_Output[0] ), 
            .Z(n4869[13]));
    defparam mux_1906_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C)))" *) LUT4 i9056_2_lut_3_lut (.A(\r_Adder_Total[0][18] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12706));
    defparam i9056_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i16_3_lut (.A(n3303[15]), 
            .B(n3273[15]), .C(n8375), .Z(n3330[15]));
    defparam mux_805_i16_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i16_3_lut (.A(n3244[15]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[15]));
    defparam mux_803_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i16_4_lut (.A(n12700), 
            .B(r_Sample_L[17]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[15]));
    defparam mux_798_i16_4_lut.INIT = "0x0aca";
    FA2 add_1433_add_5_9 (.A0(GND_net), .B0(r_Sample_L[7]), .C0(r_Sample_R[7]), 
        .D0(n10216), .CI0(n10216), .A1(GND_net), .B1(r_Sample_L[8]), 
        .C1(r_Sample_R[8]), .D1(n14908), .CI1(n14908), .CO0(n14908), 
        .CO1(n10218), .S0(n132_adj_1309[7]), .S1(n132_adj_1309[8]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_9.INIT0 = "0xc33c";
    defparam add_1433_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i9081_2_lut_3_lut (.A(\r_Adder_Total[0][4] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12678));
    defparam i9081_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i16_3_lut (.A(Sample_Mix[15]), 
            .B(n132[15]), .C(\SM_Sample_Output[0] ), .Z(n3244[15]));
    defparam mux_794_i16_3_lut.INIT = "0xcaca";
    FA2 add_1433_add_5_7 (.A0(GND_net), .B0(r_Sample_L[5]), .C0(r_Sample_R[5]), 
        .D0(n10214), .CI0(n10214), .A1(GND_net), .B1(r_Sample_L[6]), 
        .C1(r_Sample_R[6]), .D1(n14905), .CI1(n14905), .CO0(n14905), 
        .CO1(n10216), .S0(n132_adj_1309[5]), .S1(n132_adj_1309[6]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_7.INIT0 = "0xc33c";
    defparam add_1433_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i13_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n3599), .D(\SM_Sample_Output[0] ), 
            .Z(n4869[12]));
    defparam mux_1906_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i15_3_lut (.A(n3303[14]), 
            .B(n3273[14]), .C(n8375), .Z(n3330[14]));
    defparam mux_805_i15_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i15_3_lut (.A(n3244[14]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[14]));
    defparam mux_803_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i2858_4_lut (.A(n5859), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[1] ), 
            .Z(n5860));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i2858_4_lut.INIT = "0x3a0a";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i15_4_lut (.A(n12698), 
            .B(r_Sample_L[16]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[14]));
    defparam mux_798_i15_4_lut.INIT = "0x0aca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i25 (.D(n132_adj_1309[24]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[24]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i25.REGSET = "RESET";
    defparam Sample_Mix__i25.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i9054_2_lut_3_lut (.A(\r_Adder_Total[0][19] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12708));
    defparam i9054_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i15_3_lut (.A(Sample_Mix[14]), 
            .B(n132[14]), .C(\SM_Sample_Output[0] ), .Z(n3244[14]));
    defparam mux_794_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i12_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n3599), .D(\SM_Sample_Output[0] ), 
            .Z(n4869[11]));
    defparam mux_1906_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i14_3_lut (.A(n3303[13]), 
            .B(n3273[13]), .C(n8375), .Z(n3330[13]));
    defparam mux_805_i14_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i14_3_lut (.A(n3244[13]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[13]));
    defparam mux_803_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i14_4_lut (.A(n12696), 
            .B(r_Sample_L[15]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[13]));
    defparam mux_798_i14_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i14_3_lut (.A(Sample_Mix[13]), 
            .B(n132[13]), .C(\SM_Sample_Output[0] ), .Z(n3244[13]));
    defparam mux_794_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B+!(C+(D)))))" *) LUT4 i9113_4_lut (.A(i_Mix_c), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[3] ), .D(n6), 
            .Z(n12633));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i9113_4_lut.INIT = "0x3130";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i13_3_lut (.A(n3303[12]), 
            .B(n3273[12]), .C(n8375), .Z(n3330[12]));
    defparam mux_805_i13_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i13_3_lut (.A(n3244[12]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[12]));
    defparam mux_803_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i13_4_lut (.A(n12694), 
            .B(r_Sample_L[14]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[12]));
    defparam mux_798_i13_4_lut.INIT = "0x0aca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i24 (.D(n132_adj_1309[23]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[23]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i24.REGSET = "RESET";
    defparam Sample_Mix__i24.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i13_3_lut (.A(Sample_Mix[12]), 
            .B(n132[12]), .C(\SM_Sample_Output[0] ), .Z(n3244[12]));
    defparam mux_794_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i9053_2_lut_3_lut (.A(\r_Adder_Total[0][20] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12710));
    defparam i9053_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i23 (.D(n132_adj_1309[22]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[22]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i23.REGSET = "RESET";
    defparam Sample_Mix__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i22 (.D(n132_adj_1309[21]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[21]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i22.REGSET = "RESET";
    defparam Sample_Mix__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i21 (.D(n132_adj_1309[20]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[20]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i21.REGSET = "RESET";
    defparam Sample_Mix__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13687_bdd_4_lut (.A(n13687), 
            .B(n132_adj_1310[15]), .C(n12656), .D(\SM_Sample_Output[2] ), 
            .Z(n13690));
    defparam n13687_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i20 (.D(n132_adj_1309[19]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[19]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i20.REGSET = "RESET";
    defparam Sample_Mix__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i19 (.D(n132_adj_1309[18]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[18]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i19.REGSET = "RESET";
    defparam Sample_Mix__i19.SRMODE = "CE_OVER_LSR";
    FA2 add_1433_add_5_5 (.A0(GND_net), .B0(r_Sample_L[3]), .C0(r_Sample_R[3]), 
        .D0(n10212), .CI0(n10212), .A1(GND_net), .B1(r_Sample_L[4]), 
        .C1(r_Sample_R[4]), .D1(n14902), .CI1(n14902), .CO0(n14902), 
        .CO1(n10214), .S0(n132_adj_1309[3]), .S1(n132_adj_1309[4]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_5.INIT0 = "0xc33c";
    defparam add_1433_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i18 (.D(n132_adj_1309[17]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[17]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i18.REGSET = "RESET";
    defparam Sample_Mix__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i9125_2_lut_3_lut (.A(\r_Adder_Total[1][6] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12625));
    defparam i9125_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i17 (.D(n132_adj_1309[16]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[16]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i17.REGSET = "RESET";
    defparam Sample_Mix__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i16 (.D(n132_adj_1309[15]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[15]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i16.REGSET = "RESET";
    defparam Sample_Mix__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i15 (.D(n132_adj_1309[14]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[14]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i15.REGSET = "RESET";
    defparam Sample_Mix__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i14 (.D(n132_adj_1309[13]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[13]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i14.REGSET = "RESET";
    defparam Sample_Mix__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i13 (.D(n132_adj_1309[12]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[12]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i13.REGSET = "RESET";
    defparam Sample_Mix__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_146  (.A(\SM_Sample_Output[0] ), 
            .B(n12751), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13687));
    defparam \SM_Sample_Output[0]_bdd_4_lut_146 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i12 (.D(n132_adj_1309[11]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[11]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i12.REGSET = "RESET";
    defparam Sample_Mix__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i11 (.D(n132_adj_1309[10]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[10]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i11.REGSET = "RESET";
    defparam Sample_Mix__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i10 (.D(n132_adj_1309[9]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[9]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i10.REGSET = "RESET";
    defparam Sample_Mix__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i9 (.D(n132_adj_1309[8]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[8]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i9.REGSET = "RESET";
    defparam Sample_Mix__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i8 (.D(n132_adj_1309[7]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[7]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i8.REGSET = "RESET";
    defparam Sample_Mix__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i7 (.D(n132_adj_1309[6]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[6]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i7.REGSET = "RESET";
    defparam Sample_Mix__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i6 (.D(n132_adj_1309[5]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[5]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i6.REGSET = "RESET";
    defparam Sample_Mix__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i5 (.D(n132_adj_1309[4]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[4]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i5.REGSET = "RESET";
    defparam Sample_Mix__i5.SRMODE = "CE_OVER_LSR";
    FA2 add_1433_add_5_3 (.A0(GND_net), .B0(r_Sample_L[1]), .C0(r_Sample_R[1]), 
        .D0(n10210), .CI0(n10210), .A1(GND_net), .B1(r_Sample_L[2]), 
        .C1(r_Sample_R[2]), .D1(n14899), .CI1(n14899), .CO0(n14899), 
        .CO1(n10212), .S0(n132_adj_1309[1]), .S1(n132_adj_1309[2]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_3.INIT0 = "0xc33c";
    defparam add_1433_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i12_3_lut (.A(n3303[11]), 
            .B(n3273[11]), .C(n8375), .Z(n3330[11]));
    defparam mux_805_i12_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13693_bdd_4_lut (.A(n13693), 
            .B(n132_adj_1310[0]), .C(n12655), .D(\SM_Sample_Output[2] ), 
            .Z(n13696));
    defparam n13693_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i12_3_lut (.A(n3244[11]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[11]));
    defparam mux_803_i12_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i4 (.D(n132_adj_1309[3]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[3]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i4.REGSET = "RESET";
    defparam Sample_Mix__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i3 (.D(n132_adj_1309[2]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[2]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i3.REGSET = "RESET";
    defparam Sample_Mix__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_1433_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_L[0]), .C1(r_Sample_R[0]), .D1(n14851), .CI1(n14851), 
        .CO0(n14851), .CO1(n10210), .S1(n132_adj_1309[0]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_1.INIT0 = "0xc33c";
    defparam add_1433_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_147  (.A(\SM_Sample_Output[0] ), 
            .B(n12752), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13693));
    defparam \SM_Sample_Output[0]_bdd_4_lut_147 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i2 (.D(n132_adj_1309[1]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[1]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i2.REGSET = "RESET";
    defparam Sample_Mix__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i0 (.D(n3330[0]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[0]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i0.REGSET = "RESET";
    defparam r_Sample_L__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i12_4_lut (.A(n12692), 
            .B(r_Sample_L[13]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[11]));
    defparam mux_798_i12_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i12_3_lut (.A(Sample_Mix[11]), 
            .B(n132[11]), .C(\SM_Sample_Output[0] ), .Z(n3244[11]));
    defparam mux_794_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13699_bdd_4_lut (.A(n13699), 
            .B(n132_adj_1310[14]), .C(n12654), .D(\SM_Sample_Output[2] ), 
            .Z(n13702));
    defparam n13699_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i11_3_lut (.A(n3303[10]), 
            .B(n3273[10]), .C(n8375), .Z(n3330[10]));
    defparam mux_805_i11_3_lut.INIT = "0xacac";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_148  (.A(\SM_Sample_Output[0] ), 
            .B(n12753), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13699));
    defparam \SM_Sample_Output[0]_bdd_4_lut_148 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i0 (.D(n4869[0]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !(C))" *) LUT4 i1_2_lut_3_lut (.A(DAC_Ready), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[1] ), .Z(n13_adj_1263));
    defparam i1_2_lut_3_lut.INIT = "0x8f8f";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A !(C+!(D)))" *) LUT4 i2857_3_lut_4_lut (.A(DAC_Ready), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[1] ), .D(n4008[2]), 
            .Z(n5859));
    defparam i2857_3_lut_4_lut.INIT = "0x8f80";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i11_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n3599), .D(\SM_Sample_Output[0] ), 
            .Z(n4869[10]));
    defparam mux_1906_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i10_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[9]));
    defparam mux_1906_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i11_3_lut (.A(n3244[10]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[10]));
    defparam mux_803_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i9_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[8]));
    defparam mux_1906_i9_4_lut.INIT = "0xcac0";
    FA2 add_10_add_5_25 (.A0(GND_net), .B0(r_Sample_R[23]), .C0(GND_net), 
        .D0(n10206), .CI0(n10206), .A1(GND_net), .B1(r_Sample_R[24]), 
        .C1(GND_net), .D1(n15118), .CI1(n15118), .CO0(n15118), .S0(n132_adj_1310[23]), 
        .S1(n132_adj_1310[24]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_25.INIT0 = "0xc33c";
    defparam add_10_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i9126_2_lut_3_lut (.A(\r_Adder_Total[1][5] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12624));
    defparam i9126_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i8_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[7]));
    defparam mux_1906_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i11_4_lut (.A(n12690), 
            .B(r_Sample_L[12]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[10]));
    defparam mux_798_i11_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C)))" *) LUT4 i9144_2_lut_3_lut (.A(\r_Adder_Total[0][1] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12672));
    defparam i9144_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i11_3_lut (.A(Sample_Mix[10]), 
            .B(n132[10]), .C(\SM_Sample_Output[0] ), .Z(n3244[10]));
    defparam mux_794_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13705_bdd_4_lut (.A(n13705), 
            .B(n132_adj_1310[13]), .C(n12653), .D(\SM_Sample_Output[2] ), 
            .Z(n13708));
    defparam n13705_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_149  (.A(\SM_Sample_Output[0] ), 
            .B(n12754), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13705));
    defparam \SM_Sample_Output[0]_bdd_4_lut_149 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ DAC_Send_c (.D(n11131), 
            .SP(n11374), .CK(Main_Clock), .SR(reset_n_N_195), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i9052_2_lut_3_lut (.A(\r_Adder_Total[0][22] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12712));
    defparam i9052_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i9090_2_lut_3_lut (.A(\r_Adder_Total[1][24] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12665));
    defparam i9090_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i7_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[6]));
    defparam mux_1906_i7_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i0 (.D(n5855), 
            .SP(n3923), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13711_bdd_4_lut (.A(n13711), 
            .B(n132_adj_1310[12]), .C(n12652), .D(\SM_Sample_Output[2] ), 
            .Z(n13714));
    defparam n13711_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_150  (.A(\SM_Sample_Output[0] ), 
            .B(n12755), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13711));
    defparam \SM_Sample_Output[0]_bdd_4_lut_150 .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_787_i17_4_lut (.A(n3133[16]), 
            .B(r_Sample_R[18]), .C(\SM_Sample_Output[2] ), .D(n5053), 
            .Z(n3162[16]));
    defparam mux_787_i17_4_lut.INIT = "0x0aca";
    FA2 add_10_add_5_23 (.A0(GND_net), .B0(r_Sample_R[21]), .C0(GND_net), 
        .D0(n10204), .CI0(n10204), .A1(GND_net), .B1(r_Sample_R[22]), 
        .C1(GND_net), .D1(n15115), .CI1(n15115), .CO0(n15115), .CO1(n10206), 
        .S0(n132_adj_1310[21]), .S1(n132_adj_1310[22]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_23.INIT0 = "0xc33c";
    defparam add_10_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i10_3_lut (.A(n3303[9]), 
            .B(n3273[9]), .C(n8375), .Z(n3330[9]));
    defparam mux_805_i10_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13717_bdd_4_lut (.A(n13717), 
            .B(n132_adj_1310[11]), .C(n12631), .D(\SM_Sample_Output[2] ), 
            .Z(n13720));
    defparam n13717_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_151  (.A(\SM_Sample_Output[0] ), 
            .B(n12758), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13717));
    defparam \SM_Sample_Output[0]_bdd_4_lut_151 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i10_3_lut (.A(n3244[9]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[9]));
    defparam mux_803_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i9127_2_lut_3_lut (.A(\r_Adder_Total[1][4] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12623));
    defparam i9127_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13723_bdd_4_lut (.A(n13723), 
            .B(n132_adj_1310[10]), .C(n12630), .D(\SM_Sample_Output[2] ), 
            .Z(n13726));
    defparam n13723_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_152  (.A(\SM_Sample_Output[0] ), 
            .B(n12759), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13723));
    defparam \SM_Sample_Output[0]_bdd_4_lut_152 .INIT = "0xe4aa";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i1_4_lut (.A(r_Sample_L[0]), 
            .B(r_Sample_R[0]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[0]));
    defparam mux_1906_i1_4_lut.INIT = "0xcac0";
    FA2 add_10_add_5_21 (.A0(GND_net), .B0(r_Sample_R[19]), .C0(GND_net), 
        .D0(n10202), .CI0(n10202), .A1(GND_net), .B1(r_Sample_R[20]), 
        .C1(GND_net), .D1(n15112), .CI1(n15112), .CO0(n15112), .CO1(n10204), 
        .S0(n132_adj_1310[19]), .S1(n132_adj_1310[20]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_21.INIT0 = "0xc33c";
    defparam add_10_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13729_bdd_4_lut (.A(n13729), 
            .B(n132_adj_1310[9]), .C(n12629), .D(\SM_Sample_Output[2] ), 
            .Z(n13732));
    defparam n13729_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i10_4_lut (.A(n12688), 
            .B(r_Sample_L[11]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[9]));
    defparam mux_798_i10_4_lut.INIT = "0x0aca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_153  (.A(\SM_Sample_Output[0] ), 
            .B(n12760), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13729));
    defparam \SM_Sample_Output[0]_bdd_4_lut_153 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13735_bdd_4_lut (.A(n13735), 
            .B(n132_adj_1310[8]), .C(n12628), .D(\SM_Sample_Output[2] ), 
            .Z(n13738));
    defparam n13735_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_154  (.A(\SM_Sample_Output[0] ), 
            .B(n12761), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13735));
    defparam \SM_Sample_Output[0]_bdd_4_lut_154 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i10_3_lut (.A(Sample_Mix[9]), 
            .B(n132[9]), .C(\SM_Sample_Output[0] ), .Z(n3244[9]));
    defparam mux_794_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13741_bdd_4_lut (.A(n13741), 
            .B(n132_adj_1310[7]), .C(n12627), .D(\SM_Sample_Output[2] ), 
            .Z(n13744));
    defparam n13741_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_155  (.A(\SM_Sample_Output[0] ), 
            .B(n12762), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13741));
    defparam \SM_Sample_Output[0]_bdd_4_lut_155 .INIT = "0xe4aa";
    FA2 add_10_add_5_19 (.A0(GND_net), .B0(r_Sample_R[17]), .C0(GND_net), 
        .D0(n10200), .CI0(n10200), .A1(GND_net), .B1(r_Sample_R[18]), 
        .C1(GND_net), .D1(n15109), .CI1(n15109), .CO0(n15109), .CO1(n10202), 
        .S0(n132_adj_1310[17]), .S1(n132_adj_1310[18]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_19.INIT0 = "0xc33c";
    defparam add_10_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_783_i17_4_lut (.A(\r_Adder_Total[1][16] ), 
            .B(n132_adj_1310[16]), .C(\SM_Sample_Output[0] ), .D(n6), 
            .Z(n3133[16]));
    defparam mux_783_i17_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13747_bdd_4_lut (.A(n13747), 
            .B(n132_adj_1310[1]), .C(n12626), .D(\SM_Sample_Output[2] ), 
            .Z(n13750));
    defparam n13747_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_156  (.A(\SM_Sample_Output[0] ), 
            .B(n12763), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13747));
    defparam \SM_Sample_Output[0]_bdd_4_lut_156 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13753_bdd_4_lut (.A(n13753), 
            .B(n132_adj_1310[6]), .C(n12625), .D(\SM_Sample_Output[2] ), 
            .Z(n13756));
    defparam n13753_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_157  (.A(\SM_Sample_Output[0] ), 
            .B(n12764), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13753));
    defparam \SM_Sample_Output[0]_bdd_4_lut_157 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13759_bdd_4_lut (.A(n13759), 
            .B(n132_adj_1310[5]), .C(n12624), .D(\SM_Sample_Output[2] ), 
            .Z(n13762));
    defparam n13759_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i0 (.D(n13696), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[0]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i0.REGSET = "RESET";
    defparam r_Sample_R__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_158  (.A(\SM_Sample_Output[0] ), 
            .B(n12765), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13759));
    defparam \SM_Sample_Output[0]_bdd_4_lut_158 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i15 (.D(n4869[15]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i9091_2_lut_3_lut (.A(\r_Adder_Total[1][23] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12664));
    defparam i9091_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))" *) LUT4 i2062_2_lut (.A(r_Sample_R[23]), .B(\SM_Sample_Output[0] ), 
            .Z(n5053));
    defparam i2062_2_lut.INIT = "0xeeee";
    FA2 add_10_add_5_17 (.A0(GND_net), .B0(r_Sample_R[15]), .C0(VCC_net), 
        .D0(n10198), .CI0(n10198), .A1(GND_net), .B1(r_Sample_R[16]), 
        .C1(VCC_net), .D1(n15106), .CI1(n15106), .CO0(n15106), .CO1(n10200), 
        .S0(n132_adj_1310[15]), .S1(n132_adj_1310[16]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_17.INIT0 = "0xc33c";
    defparam add_10_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13765_bdd_4_lut (.A(n13765), 
            .B(n132_adj_1310[4]), .C(n12623), .D(\SM_Sample_Output[2] ), 
            .Z(n13768));
    defparam n13765_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2385_2_lut_3_lut (.A(DAC_Send), 
            .B(DAC_Ready), .C(\SM_Sample_Output[1] ), .Z(n5387));
    defparam i2385_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C)))" *) LUT4 i9093_2_lut_3_lut (.A(\r_Adder_Total[1][21] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12662));
    defparam i9093_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_159  (.A(\SM_Sample_Output[0] ), 
            .B(n12766), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13765));
    defparam \SM_Sample_Output[0]_bdd_4_lut_159 .INIT = "0xe4aa";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i3_4_lut (.A(n6724), .B(n13_adj_1263), 
            .C(reset_n_c), .D(n8379), .Z(n6884));
    defparam i3_4_lut.INIT = "0x4000";
    FA2 add_10_add_5_15 (.A0(GND_net), .B0(r_Sample_R[13]), .C0(VCC_net), 
        .D0(n10196), .CI0(n10196), .A1(GND_net), .B1(r_Sample_R[14]), 
        .C1(VCC_net), .D1(n15103), .CI1(n15103), .CO0(n15103), .CO1(n10198), 
        .S0(n132_adj_1310[13]), .S1(n132_adj_1310[14]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_15.INIT0 = "0xc33c";
    defparam add_10_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_787_i18_4_lut (.A(n3133[17]), 
            .B(r_Sample_R[19]), .C(\SM_Sample_Output[2] ), .D(n5053), 
            .Z(n3162[17]));
    defparam mux_787_i18_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13771_bdd_4_lut (.A(n13771), 
            .B(n132_adj_1310[3]), .C(n12622), .D(\SM_Sample_Output[2] ), 
            .Z(n13774));
    defparam n13771_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_160  (.A(\SM_Sample_Output[0] ), 
            .B(n12767), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13771));
    defparam \SM_Sample_Output[0]_bdd_4_lut_160 .INIT = "0xe4aa";
    FA2 add_10_add_5_13 (.A0(GND_net), .B0(r_Sample_R[11]), .C0(VCC_net), 
        .D0(n10194), .CI0(n10194), .A1(GND_net), .B1(r_Sample_R[12]), 
        .C1(VCC_net), .D1(n15100), .CI1(n15100), .CO0(n15100), .CO1(n10196), 
        .S0(n132_adj_1310[11]), .S1(n132_adj_1310[12]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_13.INIT0 = "0xc33c";
    defparam add_10_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i9_3_lut (.A(n3303[8]), 
            .B(n3273[8]), .C(n8375), .Z(n3330[8]));
    defparam mux_805_i9_3_lut.INIT = "0xacac";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i6_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[5]));
    defparam mux_1906_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C)))" *) LUT4 i9080_2_lut_3_lut (.A(\r_Adder_Total[0][5] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12680));
    defparam i9080_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i9078_2_lut_3_lut (.A(\r_Adder_Total[0][6] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12682));
    defparam i9078_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_783_i18_4_lut (.A(\r_Adder_Total[1][17] ), 
            .B(n132_adj_1310[17]), .C(\SM_Sample_Output[0] ), .D(n6), 
            .Z(n3133[17]));
    defparam mux_783_i18_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i9_3_lut (.A(n3244[8]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[8]));
    defparam mux_803_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[3] ), .Z(n6724));   /* synthesis lineinfo="@7(120[4],120[13])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13777_bdd_4_lut (.A(n13777), 
            .B(n132_adj_1310[2]), .C(n12609), .D(\SM_Sample_Output[2] ), 
            .Z(n13780));
    defparam n13777_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut  (.A(\SM_Sample_Output[0] ), 
            .B(n12768), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13777));
    defparam \SM_Sample_Output[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i9_4_lut (.A(n12686), 
            .B(r_Sample_L[10]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[8]));
    defparam mux_798_i9_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i9_3_lut (.A(Sample_Mix[8]), 
            .B(n132[8]), .C(\SM_Sample_Output[0] ), .Z(n3244[8]));
    defparam mux_794_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i9077_2_lut_3_lut (.A(\r_Adder_Total[0][7] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12684));
    defparam i9077_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))" *) LUT4 i5005_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[2] ), .Z(n8014));
    defparam i5005_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_787_i19_4_lut (.A(n3133[18]), 
            .B(r_Sample_R[20]), .C(\SM_Sample_Output[2] ), .D(n5053), 
            .Z(n3162[18]));
    defparam mux_787_i19_4_lut.INIT = "0x0aca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5370_2_lut_4_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[2] ), .C(\SM_Sample_Output[3] ), .D(\SM_Sample_Output[0] ), 
            .Z(n8379));
    defparam i5370_2_lut_4_lut.INIT = "0xfffe";
    FA2 add_10_add_5_11 (.A0(GND_net), .B0(r_Sample_R[9]), .C0(VCC_net), 
        .D0(n10192), .CI0(n10192), .A1(GND_net), .B1(r_Sample_R[10]), 
        .C1(VCC_net), .D1(n15097), .CI1(n15097), .CO0(n15097), .CO1(n10194), 
        .S0(n132_adj_1310[9]), .S1(n132_adj_1310[10]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_11.INIT0 = "0xc33c";
    defparam add_10_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_783_i19_4_lut (.A(\r_Adder_Total[1][18] ), 
            .B(n132_adj_1310[18]), .C(\SM_Sample_Output[0] ), .D(n6), 
            .Z(n3133[18]));
    defparam mux_783_i19_4_lut.INIT = "0xcac0";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i9602_3_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[1] ), .Z(n3575));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i9602_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i2_4_lut (.A(n3573), 
            .B(n4_c), .C(n12741), .D(\SM_Sample_Output[2] ), .Z(Main_Clock_enable_1));
    defparam i2_4_lut.INIT = "0xc044";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_787_i20_4_lut (.A(n3133[19]), 
            .B(r_Sample_R[21]), .C(\SM_Sample_Output[2] ), .D(n5053), 
            .Z(n3162[19]));
    defparam mux_787_i20_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_474 (.A(reset_n_c), 
            .B(\SM_Sample_Output[1] ), .Z(n4_c));
    defparam i1_2_lut_adj_474.INIT = "0x2222";
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A !(B+((D)+!C)))" *) LUT4 mux_1312_i4_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .C(n12633), .D(\SM_Sample_Output[1] ), 
            .Z(n4018[3]));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam mux_1312_i4_4_lut_4_lut.INIT = "0x8830";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i5_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[4]));
    defparam mux_1906_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_783_i20_4_lut (.A(\r_Adder_Total[1][19] ), 
            .B(n132_adj_1310[19]), .C(\SM_Sample_Output[0] ), .D(n6), 
            .Z(n3133[19]));
    defparam mux_783_i20_4_lut.INIT = "0xcac0";
    (* lut_function="(A (D)+!A !(((D)+!C)+!B))" *) LUT4 mux_1310_i3_3_lut_4_lut (.A(\SM_Sample_Output[3] ), 
            .B(i_Mix_c), .C(n6), .D(\SM_Sample_Output[0] ), .Z(n4008[2]));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam mux_1310_i3_3_lut_4_lut.INIT = "0xaa40";
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_Sample_Output[3] ), 
            .B(i_Mix_c), .C(DAC_Send), .D(DAC_Ready), .Z(n3999[1]));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i2_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i8_3_lut (.A(n3303[7]), 
            .B(n3273[7]), .C(n8375), .Z(n3330[7]));
    defparam mux_805_i8_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i8_3_lut (.A(n3244[7]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[7]));
    defparam mux_803_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i8_4_lut (.A(n12684), 
            .B(r_Sample_L[9]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[7]));
    defparam mux_798_i8_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i8_3_lut (.A(Sample_Mix[7]), 
            .B(n132[7]), .C(\SM_Sample_Output[0] ), .Z(n3244[7]));
    defparam mux_794_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i981_4_lut (.A(\SM_Sample_Output[1] ), 
            .B(DAC_Ready), .C(n6724), .D(\SM_Sample_Output[0] ), .Z(n3599));
    defparam i981_4_lut.INIT = "0x0800";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i9100_3_lut (.A(o_Debug_N_1096), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[0] ), .Z(n12741));
    defparam i9100_3_lut.INIT = "0x2020";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i7_3_lut (.A(n3303[6]), 
            .B(n3273[6]), .C(n8375), .Z(n3330[6]));
    defparam mux_805_i7_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i7_3_lut (.A(n3244[6]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[6]));
    defparam mux_803_i7_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i14 (.D(n4869[14]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i13 (.D(n4869[13]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i12 (.D(n4869[12]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i11 (.D(n4869[11]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i10 (.D(n4869[10]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i9 (.D(n4869[9]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i8 (.D(n4869[8]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i7 (.D(n4869[7]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i6 (.D(n4869[6]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i5 (.D(n4869[5]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i4 (.D(n4869[4]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i7_4_lut (.A(n12682), 
            .B(r_Sample_L[8]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[6]));
    defparam mux_798_i7_4_lut.INIT = "0x0aca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i3 (.D(n4869[3]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i2 (.D(n4869[2]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i1 (.D(n4869[1]), 
            .SP(n6884), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i24 (.D(n3330[24]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[24]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i24.REGSET = "RESET";
    defparam r_Sample_L__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i23 (.D(n3330[23]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[23]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i23.REGSET = "RESET";
    defparam r_Sample_L__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i22 (.D(n3330[22]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[22]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i22.REGSET = "RESET";
    defparam r_Sample_L__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i21 (.D(n3330[21]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[21]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i21.REGSET = "RESET";
    defparam r_Sample_L__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i7_3_lut (.A(Sample_Mix[6]), 
            .B(n132[6]), .C(\SM_Sample_Output[0] ), .Z(n3244[6]));
    defparam mux_794_i7_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i20 (.D(n3330[20]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[20]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i20.REGSET = "RESET";
    defparam r_Sample_L__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i19 (.D(n3330[19]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[19]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i19.REGSET = "RESET";
    defparam r_Sample_L__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i18 (.D(n3330[18]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[18]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i17 (.D(n3330[17]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i16 (.D(n3330[16]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i15 (.D(n3330[15]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i5366_3_lut_4_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[2] ), 
            .Z(n8375));
    defparam i5366_3_lut_4_lut.INIT = "0xfdfe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i14 (.D(n3330[14]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i6_3_lut (.A(n3303[5]), 
            .B(n3273[5]), .C(n8375), .Z(n3330[5]));
    defparam mux_805_i6_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i6_3_lut (.A(n3244[5]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[5]));
    defparam mux_803_i6_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i13 (.D(n3330[13]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i12 (.D(n3330[12]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i11 (.D(n3330[11]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i10 (.D(n3330[10]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i9 (.D(n3330[9]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i8 (.D(n3330[8]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i7 (.D(n3330[7]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i6 (.D(n3330[6]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i5 (.D(n3330[5]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i4 (.D(n3330[4]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i3 (.D(n3330[3]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i2 (.D(n3330[2]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i2.REGSET = "RESET";
    defparam r_Sample_L__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_L__i1 (.D(n3330[1]), 
            .SP(n3919), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[1]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i1.REGSET = "RESET";
    defparam r_Sample_L__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n6884), .CK(Main_Clock), .SR(n7319), .Q(Output_Data[16]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i6_4_lut (.A(n12680), 
            .B(r_Sample_L[7]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[5]));
    defparam mux_798_i6_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i4_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[3]));
    defparam mux_1906_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i6_3_lut (.A(Sample_Mix[5]), 
            .B(n132[5]), .C(\SM_Sample_Output[0] ), .Z(n3244[5]));
    defparam mux_794_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i3_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[2]));
    defparam mux_1906_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C)))" *) LUT4 i9076_2_lut_3_lut (.A(\r_Adder_Total[0][8] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12686));
    defparam i9076_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1906_i2_4_lut (.A(r_Sample_L[1]), 
            .B(r_Sample_R[1]), .C(n3599), .D(\SM_Sample_Output[0] ), .Z(n4869[1]));
    defparam mux_1906_i2_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i1 (.D(n4018[1]), 
            .SP(n3923), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_787_i21_4_lut (.A(n3133[20]), 
            .B(r_Sample_R[22]), .C(\SM_Sample_Output[2] ), .D(n5053), 
            .Z(n3162[20]));
    defparam mux_787_i21_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i5_3_lut (.A(n3303[4]), 
            .B(n3273[4]), .C(n8375), .Z(n3330[4]));
    defparam mux_805_i5_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i5_3_lut (.A(n3244[4]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[4]));
    defparam mux_803_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i5_4_lut (.A(n12678), 
            .B(r_Sample_L[6]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[4]));
    defparam mux_798_i5_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i5_3_lut (.A(Sample_Mix[4]), 
            .B(n132[4]), .C(\SM_Sample_Output[0] ), .Z(n3244[4]));
    defparam mux_794_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i4_3_lut (.A(n3303[3]), 
            .B(n3273[3]), .C(n8375), .Z(n3330[3]));
    defparam mux_805_i4_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i4_3_lut (.A(n3244[3]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[3]));
    defparam mux_803_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i4_4_lut (.A(n12676), 
            .B(r_Sample_L[5]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[3]));
    defparam mux_798_i4_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i4_3_lut (.A(Sample_Mix[3]), 
            .B(n132[3]), .C(\SM_Sample_Output[0] ), .Z(n3244[3]));
    defparam mux_794_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 mux_805_i25_4_lut (.A(n12724), 
            .B(\r_Adder_Total[0][24] ), .C(n8375), .D(n5387), .Z(n3330[24]));
    defparam mux_805_i25_4_lut.INIT = "0xaca0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i9158_4_lut (.A(Sample_Mix[24]), 
            .B(\SM_Sample_Output[2] ), .C(n132[24]), .D(\SM_Sample_Output[0] ), 
            .Z(n12724));
    defparam i9158_4_lut.INIT = "0x3022";
    (* lut_function="(A (B (C)))" *) LUT4 i9024_2_lut_3_lut (.A(\r_Adder_Total[0][0] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12614));
    defparam i9024_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_783_i21_4_lut (.A(\r_Adder_Total[1][20] ), 
            .B(n132_adj_1310[20]), .C(\SM_Sample_Output[0] ), .D(n6), 
            .Z(n3133[20]));
    defparam mux_783_i21_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5287_4_lut (.A(n12662), 
            .B(\SM_Sample_Output[2] ), .C(n132_adj_1310[21]), .D(\SM_Sample_Output[0] ), 
            .Z(n3162[21]));
    defparam i5287_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i3_3_lut (.A(n3303[2]), 
            .B(n3273[2]), .C(n8375), .Z(n3330[2]));
    defparam mux_805_i3_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i3_3_lut (.A(n3244[2]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[2]));
    defparam mux_803_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i3_4_lut (.A(n12674), 
            .B(r_Sample_L[4]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[2]));
    defparam mux_798_i3_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i3_3_lut (.A(Sample_Mix[2]), 
            .B(n132[2]), .C(\SM_Sample_Output[0] ), .Z(n3244[2]));
    defparam mux_794_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i9014_2_lut (.A(r_Sample_R[4]), 
            .B(r_Sample_R[23]), .Z(n12768));
    defparam i9014_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i9010_2_lut (.A(r_Sample_R[5]), 
            .B(r_Sample_R[23]), .Z(n12767));
    defparam i9010_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i2_3_lut (.A(n3303[1]), 
            .B(n3273[1]), .C(n8375), .Z(n3330[1]));
    defparam mux_805_i2_3_lut.INIT = "0xacac";
    (* lut_function="(!((B (C)+!B (C+(D)))+!A))" *) LUT4 i2_4_lut_adj_475 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[3] ), 
            .Z(n11131));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i2_4_lut_adj_475.INIT = "0x080a";
    (* lut_function="(!((B)+!A))" *) LUT4 i9170_2_lut (.A(r_Sample_R[6]), 
            .B(r_Sample_R[23]), .Z(n12766));
    defparam i9170_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i2_3_lut (.A(n3244[1]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[1]));
    defparam mux_803_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i2_4_lut (.A(n12672), 
            .B(r_Sample_L[3]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[1]));
    defparam mux_798_i2_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i2_3_lut (.A(Sample_Mix[1]), 
            .B(n132[1]), .C(\SM_Sample_Output[0] ), .Z(n3244[1]));
    defparam mux_794_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_787_i23_4_lut (.A(n3133[22]), 
            .B(r_Sample_R[24]), .C(\SM_Sample_Output[2] ), .D(n5053), 
            .Z(n3162[22]));
    defparam mux_787_i23_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B)+!A))" *) LUT4 i8998_2_lut (.A(r_Sample_R[7]), 
            .B(r_Sample_R[23]), .Z(n12765));
    defparam i8998_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_783_i23_4_lut (.A(\r_Adder_Total[1][22] ), 
            .B(n132_adj_1310[22]), .C(\SM_Sample_Output[0] ), .D(n6), 
            .Z(n3133[22]));
    defparam mux_783_i23_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i9021_2_lut (.A(r_Sample_R[8]), 
            .B(r_Sample_R[23]), .Z(n12764));
    defparam i9021_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C)))" *) LUT4 i1_3_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[0] ), .Z(n20));
    defparam i1_3_lut.INIT = "0xa8a8";
    (* lut_function="(!((B)+!A))" *) LUT4 i8999_2_lut (.A(r_Sample_R[3]), 
            .B(r_Sample_R[23]), .Z(n12763));
    defparam i8999_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i9000_2_lut (.A(r_Sample_R[9]), 
            .B(r_Sample_R[23]), .Z(n12762));
    defparam i9000_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 mux_805_i24_4_lut (.A(n12722), 
            .B(\r_Adder_Total[0][23] ), .C(n8375), .D(n5387), .Z(n3330[23]));
    defparam mux_805_i24_4_lut.INIT = "0xaca0";
    (* lut_function="(!((B)+!A))" *) LUT4 i9001_2_lut (.A(r_Sample_R[10]), 
            .B(r_Sample_R[23]), .Z(n12761));
    defparam i9001_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i9002_2_lut (.A(r_Sample_R[11]), 
            .B(r_Sample_R[23]), .Z(n12760));
    defparam i9002_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i9045_2_lut_3_lut (.A(\r_Adder_Total[1][15] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12656));
    defparam i9045_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4467_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3599), .C(n6884), .D(Output_Data[21]), .Z(n7476));
    defparam i4467_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_476 (.A(n242), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[2] ), .Z(n6610));
    defparam i1_2_lut_3_lut_adj_476.INIT = "0x4040";
    (* lut_function="(!(A (B+(C (D)+!C !(D)))+!A (B ((D)+!C)+!B (C+(D)))))" *) LUT4 i36_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[3] ), 
            .Z(n19));
    defparam i36_4_lut_4_lut.INIT = "0x0261";
    (* lut_function="(!((B)+!A))" *) LUT4 i9003_2_lut (.A(r_Sample_R[12]), 
            .B(r_Sample_R[23]), .Z(n12759));
    defparam i9003_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i2 (.D(n5860), 
            .SP(n3923), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i9175_2_lut (.A(r_Sample_R[13]), 
            .B(r_Sample_R[23]), .Z(n12758));
    defparam i9175_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5288_4_lut (.A(n12664), 
            .B(\SM_Sample_Output[2] ), .C(n132_adj_1310[23]), .D(\SM_Sample_Output[0] ), 
            .Z(n3162[23]));
    defparam i5288_4_lut.INIT = "0x3022";
    (* lut_function="(!((B)+!A))" *) LUT4 i9005_2_lut (.A(r_Sample_R[14]), 
            .B(r_Sample_R[23]), .Z(n12755));
    defparam i9005_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i2_3_lut_4_lut_adj_477 (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[0] ), .C(DAC_Send), .D(DAC_Ready), .Z(n11170));
    defparam i2_3_lut_4_lut_adj_477.INIT = "0xfeee";
    (* lut_function="(A (B (C)))" *) LUT4 i9101_2_lut_3_lut (.A(\r_Adder_Total[1][0] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12655));
    defparam i9101_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i5372_2_lut_3_lut (.A(DAC_Send), 
            .B(DAC_Ready), .C(n8379), .Z(n8381));
    defparam i5372_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_805_i1_3_lut (.A(n3303[0]), 
            .B(n3273[0]), .C(n8375), .Z(n3330[0]));
    defparam mux_805_i1_3_lut.INIT = "0xacac";
    FA2 add_10_add_5_9 (.A0(GND_net), .B0(r_Sample_R[7]), .C0(VCC_net), 
        .D0(n10190), .CI0(n10190), .A1(GND_net), .B1(r_Sample_R[8]), 
        .C1(VCC_net), .D1(n15094), .CI1(n15094), .CO0(n15094), .CO1(n10192), 
        .S0(n132_adj_1310[7]), .S1(n132_adj_1310[8]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_9.INIT0 = "0xc33c";
    defparam add_10_add_5_9.INIT1 = "0xc33c";
    FA2 add_10_add_5_7 (.A0(GND_net), .B0(r_Sample_R[5]), .C0(VCC_net), 
        .D0(n10188), .CI0(n10188), .A1(GND_net), .B1(r_Sample_R[6]), 
        .C1(VCC_net), .D1(n15091), .CI1(n15091), .CO0(n15091), .CO1(n10190), 
        .S0(n132_adj_1310[5]), .S1(n132_adj_1310[6]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_7.INIT0 = "0xc33c";
    defparam add_10_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ SM_Sample_Output__i3 (.D(n4018[3]), 
            .SP(n3923), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[3] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam SM_Sample_Output__i3.REGSET = "RESET";
    defparam SM_Sample_Output__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i1 (.D(n13750), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[1]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i1.REGSET = "RESET";
    defparam r_Sample_R__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i2 (.D(n13780), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i2.REGSET = "RESET";
    defparam r_Sample_R__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i3 (.D(n13774), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B (C+!(D)))+!A !(B+(C))))" *) LUT4 i19_4_lut_4_lut (.A(DAC_Ready), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[1] ), .D(DAC_Send), 
            .Z(n8));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i19_4_lut_4_lut.INIT = "0x5e5c";
    (* lut_function="(A (B (C)))" *) LUT4 i9104_2_lut_3_lut (.A(\r_Adder_Total[1][14] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12654));
    defparam i9104_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_803_i1_3_lut (.A(n3244[0]), 
            .B(o_Debug_N_1096), .C(\SM_Sample_Output[2] ), .Z(n3303[0]));
    defparam mux_803_i1_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i4 (.D(n13768), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i5 (.D(n13762), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i6 (.D(n13756), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i7 (.D(n13744), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i8 (.D(n13738), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i9 (.D(n13732), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i10 (.D(n13726), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i11 (.D(n13720), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i12 (.D(n13714), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i13 (.D(n13708), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i14 (.D(n13702), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i15 (.D(n13690), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i16 (.D(n3162[16]), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i17 (.D(n3162[17]), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i18 (.D(n3162[18]), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[18]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i19 (.D(n3162[19]), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[19]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i19.REGSET = "RESET";
    defparam r_Sample_R__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i20 (.D(n3162[20]), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[20]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i20.REGSET = "RESET";
    defparam r_Sample_R__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i21 (.D(n3162[21]), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[21]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i21.REGSET = "RESET";
    defparam r_Sample_R__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i22 (.D(n3162[22]), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[22]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i22.REGSET = "RESET";
    defparam r_Sample_R__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i23 (.D(n3162[23]), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[23]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i23.REGSET = "RESET";
    defparam r_Sample_R__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ r_Sample_R__i24 (.D(n3162[24]), 
            .SP(n3921), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[24]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i24.REGSET = "RESET";
    defparam r_Sample_R__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i17 (.D(n7478), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i9075_2_lut_3_lut (.A(\r_Adder_Total[0][9] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12688));
    defparam i9075_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i1_4_lut (.A(n12614), 
            .B(r_Sample_L[2]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[0]));
    defparam mux_798_i1_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5289_4_lut (.A(n12665), 
            .B(\SM_Sample_Output[2] ), .C(n132_adj_1310[24]), .D(\SM_Sample_Output[0] ), 
            .Z(n3162[24]));
    defparam i5289_4_lut.INIT = "0x3022";
    FA2 add_10_add_5_5 (.A0(GND_net), .B0(r_Sample_R[3]), .C0(VCC_net), 
        .D0(n10186), .CI0(n10186), .A1(GND_net), .B1(r_Sample_R[4]), 
        .C1(VCC_net), .D1(n15088), .CI1(n15088), .CO0(n15088), .CO1(n10188), 
        .S0(n132_adj_1310[3]), .S1(n132_adj_1310[4]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_5.INIT0 = "0xc33c";
    defparam add_10_add_5_5.INIT1 = "0xc33c";
    FA2 add_10_add_5_3 (.A0(GND_net), .B0(r_Sample_R[1]), .C0(VCC_net), 
        .D0(n10184), .CI0(n10184), .A1(GND_net), .B1(r_Sample_R[2]), 
        .C1(VCC_net), .D1(n15085), .CI1(n15085), .CO0(n15085), .CO1(n10186), 
        .S0(n132_adj_1310[1]), .S1(n132_adj_1310[2]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_3.INIT0 = "0xc33c";
    defparam add_10_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i9006_2_lut (.A(r_Sample_R[15]), 
            .B(r_Sample_R[23]), .Z(n12754));
    defparam i9006_2_lut.INIT = "0x2222";
    FA2 add_10_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_R[0]), .C1(VCC_net), .D1(n14989), .CI1(n14989), 
        .CO0(n14989), .CO1(n10184), .S1(n132_adj_1310[0]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_1.INIT0 = "0xc33c";
    defparam add_10_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i9073_2_lut_3_lut (.A(\r_Adder_Total[0][10] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12690));
    defparam i9073_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i1_3_lut (.A(Sample_Mix[0]), 
            .B(n132[0]), .C(\SM_Sample_Output[0] ), .Z(n3244[0]));
    defparam mux_794_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i9114_2_lut_3_lut (.A(\r_Adder_Total[1][13] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12653));
    defparam i9114_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i9166_4_lut (.A(Sample_Mix[23]), 
            .B(\SM_Sample_Output[2] ), .C(n132[23]), .D(\SM_Sample_Output[0] ), 
            .Z(n12722));
    defparam i9166_4_lut.INIT = "0x3022";
    FA2 add_9_add_5_25 (.A0(GND_net), .B0(r_Sample_L[23]), .C0(GND_net), 
        .D0(n10180), .CI0(n10180), .A1(GND_net), .B1(r_Sample_L[24]), 
        .C1(GND_net), .D1(n15028), .CI1(n15028), .CO0(n15028), .S0(n132[23]), 
        .S1(n132[24]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_25.INIT0 = "0xc33c";
    defparam add_9_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i9020_2_lut_3_lut (.A(\r_Adder_Total[1][12] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12652));
    defparam i9020_2_lut_3_lut.INIT = "0x8080";
    FA2 add_9_add_5_23 (.A0(GND_net), .B0(r_Sample_L[21]), .C0(GND_net), 
        .D0(n10178), .CI0(n10178), .A1(GND_net), .B1(r_Sample_L[22]), 
        .C1(GND_net), .D1(n15025), .CI1(n15025), .CO0(n15025), .CO1(n10180), 
        .S0(n132[21]), .S1(n132[22]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_23.INIT0 = "0xc33c";
    defparam add_9_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i9072_2_lut_3_lut (.A(\r_Adder_Total[0][11] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12692));
    defparam i9072_2_lut_3_lut.INIT = "0x8080";
    FA2 add_9_add_5_21 (.A0(GND_net), .B0(r_Sample_L[19]), .C0(GND_net), 
        .D0(n10176), .CI0(n10176), .A1(GND_net), .B1(r_Sample_L[20]), 
        .C1(GND_net), .D1(n15022), .CI1(n15022), .CO0(n15022), .CO1(n10178), 
        .S0(n132[19]), .S1(n132[20]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_21.INIT0 = "0xc33c";
    defparam add_9_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i9046_2_lut (.A(r_Sample_R[16]), 
            .B(r_Sample_R[23]), .Z(n12753));
    defparam i9046_2_lut.INIT = "0x2222";
    FA2 add_9_add_5_19 (.A0(GND_net), .B0(r_Sample_L[17]), .C0(GND_net), 
        .D0(n10174), .CI0(n10174), .A1(GND_net), .B1(r_Sample_L[18]), 
        .C1(GND_net), .D1(n15019), .CI1(n15019), .CO0(n15019), .CO1(n10176), 
        .S0(n132[17]), .S1(n132[18]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_19.INIT0 = "0xc33c";
    defparam add_9_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4468_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3599), .C(n6884), .D(Output_Data[20]), .Z(n7477));
    defparam i4468_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i2853_4_lut (.A(n8), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[0] ), 
            .Z(n5855));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i2853_4_lut.INIT = "0x30ca";
    FA2 add_9_add_5_17 (.A0(GND_net), .B0(r_Sample_L[15]), .C0(VCC_net), 
        .D0(n10172), .CI0(n10172), .A1(GND_net), .B1(r_Sample_L[16]), 
        .C1(VCC_net), .D1(n15016), .CI1(n15016), .CO0(n15016), .CO1(n10174), 
        .S0(n132[15]), .S1(n132[16]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_17.INIT0 = "0xc33c";
    defparam add_9_add_5_17.INIT1 = "0xc33c";
    FA2 add_9_add_5_15 (.A0(GND_net), .B0(r_Sample_L[13]), .C0(VCC_net), 
        .D0(n10170), .CI0(n10170), .A1(GND_net), .B1(r_Sample_L[14]), 
        .C1(VCC_net), .D1(n15013), .CI1(n15013), .CO0(n15013), .CO1(n10172), 
        .S0(n132[13]), .S1(n132[14]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_15.INIT0 = "0xc33c";
    defparam add_9_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i3_4_lut_adj_478 (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[3] ), .C(reset_n_c), .D(n5059), .Z(n3872));
    defparam i3_4_lut_adj_478.INIT = "0x2000";
    (* lut_function="(A (B))" *) LUT4 i2074_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n5059));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i2074_2_lut.INIT = "0x8888";
    FA2 add_9_add_5_13 (.A0(GND_net), .B0(r_Sample_L[11]), .C0(VCC_net), 
        .D0(n10168), .CI0(n10168), .A1(GND_net), .B1(r_Sample_L[12]), 
        .C1(VCC_net), .D1(n15010), .CI1(n15010), .CO0(n15010), .CO1(n10170), 
        .S0(n132[11]), .S1(n132[12]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_13.INIT0 = "0xc33c";
    defparam add_9_add_5_13.INIT1 = "0xc33c";
    FA2 add_9_add_5_11 (.A0(GND_net), .B0(r_Sample_L[9]), .C0(VCC_net), 
        .D0(n10166), .CI0(n10166), .A1(GND_net), .B1(r_Sample_L[10]), 
        .C1(VCC_net), .D1(n15007), .CI1(n15007), .CO0(n15007), .CO1(n10168), 
        .S0(n132[9]), .S1(n132[10]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_11.INIT0 = "0xc33c";
    defparam add_9_add_5_11.INIT1 = "0xc33c";
    FA2 add_9_add_5_9 (.A0(GND_net), .B0(r_Sample_L[7]), .C0(VCC_net), 
        .D0(n10164), .CI0(n10164), .A1(GND_net), .B1(r_Sample_L[8]), 
        .C1(VCC_net), .D1(n15004), .CI1(n15004), .CO0(n15004), .CO1(n10166), 
        .S0(n132[7]), .S1(n132[8]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_9.INIT0 = "0xc33c";
    defparam add_9_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_805_i23_4_lut (.A(n3244[22]), 
            .B(n3273[22]), .C(n8375), .D(\SM_Sample_Output[2] ), .Z(n3330[22]));
    defparam mux_805_i23_4_lut.INIT = "0x0cac";
    (* lut_function="(!((B)+!A))" *) LUT4 i9007_2_lut (.A(r_Sample_R[2]), 
            .B(r_Sample_R[23]), .Z(n12752));
    defparam i9007_2_lut.INIT = "0x2222";
    (* lut_function="(A (((D)+!C)+!B)+!A !(B))" *) LUT4 i9468_4_lut (.A(n8381), 
            .B(reset_n_c), .C(n8014), .D(n23), .Z(n3923));
    defparam i9468_4_lut.INIT = "0xbb3b";
    (* lut_function="(A (B (C)))" *) LUT4 i9120_2_lut_3_lut (.A(\r_Adder_Total[1][11] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12631));
    defparam i9120_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i9121_2_lut_3_lut (.A(\r_Adder_Total[1][10] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12630));
    defparam i9121_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A+!(B+(C (D)+!C !(D)))))" *) LUT4 i1_4_lut (.A(\SM_Sample_Output[3] ), 
            .B(n20), .C(\SM_Sample_Output[0] ), .D(DAC_Ready), .Z(n23));
    defparam i1_4_lut.INIT = "0x5445";
    (* lut_function="(A (B (C)))" *) LUT4 i9122_2_lut_3_lut (.A(\r_Adder_Total[1][9] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12629));
    defparam i9122_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i9123_2_lut_3_lut (.A(\r_Adder_Total[1][8] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12628));
    defparam i9123_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i9130_2_lut_3_lut (.A(\r_Adder_Total[1][7] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12627));
    defparam i9130_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i23_3_lut (.A(Sample_Mix[22]), 
            .B(n132[22]), .C(\SM_Sample_Output[0] ), .Z(n3244[22]));
    defparam mux_794_i23_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i25_4_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[2] ), 
            .Z(n12));
    defparam i25_4_lut.INIT = "0x1245";
    (* lut_function="(A (B))" *) LUT4 i4310_2_lut (.A(n6884), .B(n3599), 
            .Z(n7319));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i4310_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i23_4_lut (.A(n12712), 
            .B(r_Sample_L[24]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[22]));
    defparam mux_798_i23_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B)+!A))" *) LUT4 i9177_2_lut (.A(r_Sample_R[17]), 
            .B(r_Sample_R[23]), .Z(n12751));
    defparam i9177_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i9124_2_lut_3_lut (.A(\r_Adder_Total[1][1] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12626));
    defparam i9124_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 mux_805_i22_4_lut (.A(n12719), 
            .B(\r_Adder_Total[0][21] ), .C(n8375), .D(n5387), .Z(n3330[21]));
    defparam mux_805_i22_4_lut.INIT = "0xaca0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i9164_4_lut (.A(Sample_Mix[21]), 
            .B(\SM_Sample_Output[2] ), .C(n132[21]), .D(\SM_Sample_Output[0] ), 
            .Z(n12719));
    defparam i9164_4_lut.INIT = "0x3022";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@7(52[10],52[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i5219_3_lut (.A(n13_adj_1306), 
            .B(r_Sample_L[24]), .C(n14_adj_1307), .Z(o_Debug_N_1096));   /* synthesis lineinfo="@7(93[10],93[33])"*/
    defparam i5219_3_lut.INIT = "0x3232";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut_adj_479 (.A(r_Sample_L[16]), 
            .B(r_Sample_L[22]), .C(r_Sample_L[20]), .D(r_Sample_L[23]), 
            .Z(n13_adj_1306));
    defparam i5_4_lut_adj_479.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_480 (.A(r_Sample_L[18]), 
            .B(r_Sample_L[21]), .C(r_Sample_L[19]), .D(r_Sample_L[17]), 
            .Z(n14_adj_1307));
    defparam i6_4_lut_adj_480.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_805_i21_4_lut (.A(n3244[20]), 
            .B(n3273[20]), .C(n8375), .D(\SM_Sample_Output[2] ), .Z(n3330[20]));
    defparam mux_805_i21_4_lut.INIT = "0x0cac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i21_3_lut (.A(Sample_Mix[20]), 
            .B(n132[20]), .C(\SM_Sample_Output[0] ), .Z(n3244[20]));
    defparam mux_794_i21_3_lut.INIT = "0xcaca";
    FA2 add_1433_add_5_25 (.A0(GND_net), .B0(r_Sample_L[23]), .C0(r_Sample_R[23]), 
        .D0(n10232), .CI0(n10232), .A1(GND_net), .B1(r_Sample_L[24]), 
        .C1(r_Sample_R[24]), .D1(n14932), .CI1(n14932), .CO0(n14932), 
        .S0(n132_adj_1309[23]), .S1(n132_adj_1309[24]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_25.INIT0 = "0xc33c";
    defparam add_1433_add_5_25.INIT1 = "0xc33c";
    FA2 add_9_add_5_7 (.A0(GND_net), .B0(r_Sample_L[5]), .C0(VCC_net), 
        .D0(n10162), .CI0(n10162), .A1(GND_net), .B1(r_Sample_L[6]), 
        .C1(VCC_net), .D1(n15001), .CI1(n15001), .CO0(n15001), .CO1(n10164), 
        .S0(n132[5]), .S1(n132[6]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_7.INIT0 = "0xc33c";
    defparam add_9_add_5_7.INIT1 = "0xc33c";
    FA2 add_1433_add_5_23 (.A0(GND_net), .B0(r_Sample_L[21]), .C0(r_Sample_R[21]), 
        .D0(n10230), .CI0(n10230), .A1(GND_net), .B1(r_Sample_L[22]), 
        .C1(r_Sample_R[22]), .D1(n14929), .CI1(n14929), .CO0(n14929), 
        .CO1(n10232), .S0(n132_adj_1309[21]), .S1(n132_adj_1309[22]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_23.INIT0 = "0xc33c";
    defparam add_1433_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i21_4_lut (.A(n12710), 
            .B(r_Sample_L[22]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[20]));
    defparam mux_798_i21_4_lut.INIT = "0x0aca";
    FA2 add_9_add_5_5 (.A0(GND_net), .B0(r_Sample_L[3]), .C0(VCC_net), 
        .D0(n10160), .CI0(n10160), .A1(GND_net), .B1(r_Sample_L[4]), 
        .C1(VCC_net), .D1(n14998), .CI1(n14998), .CO0(n14998), .CO1(n10162), 
        .S0(n132[3]), .S1(n132[4]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_5.INIT0 = "0xc33c";
    defparam add_9_add_5_5.INIT1 = "0xc33c";
    FA2 add_9_add_5_3 (.A0(GND_net), .B0(r_Sample_L[1]), .C0(VCC_net), 
        .D0(n10158), .CI0(n10158), .A1(GND_net), .B1(r_Sample_L[2]), 
        .C1(VCC_net), .D1(n14995), .CI1(n14995), .CO0(n14995), .CO1(n10160), 
        .S0(n132[1]), .S1(n132[2]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_3.INIT0 = "0xc33c";
    defparam add_9_add_5_3.INIT1 = "0xc33c";
    FA2 add_1433_add_5_21 (.A0(GND_net), .B0(r_Sample_L[19]), .C0(r_Sample_R[19]), 
        .D0(n10228), .CI0(n10228), .A1(GND_net), .B1(r_Sample_L[20]), 
        .C1(r_Sample_R[20]), .D1(n14926), .CI1(n14926), .CO0(n14926), 
        .CO1(n10230), .S0(n132_adj_1309[19]), .S1(n132_adj_1309[20]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_21.INIT0 = "0xc33c";
    defparam add_1433_add_5_21.INIT1 = "0xc33c";
    FA2 add_9_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_L[0]), .C1(VCC_net), .D1(n14971), .CI1(n14971), 
        .CO0(n14971), .CO1(n10158), .S1(n132[0]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_1.INIT0 = "0xc33c";
    defparam add_9_add_5_1.INIT1 = "0xc33c";
    FA2 add_1433_add_5_19 (.A0(GND_net), .B0(r_Sample_L[17]), .C0(r_Sample_R[17]), 
        .D0(n10226), .CI0(n10226), .A1(GND_net), .B1(r_Sample_L[18]), 
        .C1(r_Sample_R[18]), .D1(n14923), .CI1(n14923), .CO0(n14923), 
        .CO1(n10228), .S0(n132_adj_1309[17]), .S1(n132_adj_1309[18]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_19.INIT0 = "0xc33c";
    defparam add_1433_add_5_19.INIT1 = "0xc33c";
    FA2 add_1433_add_5_17 (.A0(GND_net), .B0(r_Sample_L[15]), .C0(r_Sample_R[15]), 
        .D0(n10224), .CI0(n10224), .A1(GND_net), .B1(r_Sample_L[16]), 
        .C1(r_Sample_R[16]), .D1(n14920), .CI1(n14920), .CO0(n14920), 
        .CO1(n10226), .S0(n132_adj_1309[15]), .S1(n132_adj_1309[16]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_17.INIT0 = "0xc33c";
    defparam add_1433_add_5_17.INIT1 = "0xc33c";
    FA2 add_1433_add_5_15 (.A0(GND_net), .B0(r_Sample_L[13]), .C0(r_Sample_R[13]), 
        .D0(n10222), .CI0(n10222), .A1(GND_net), .B1(r_Sample_L[14]), 
        .C1(r_Sample_R[14]), .D1(n14917), .CI1(n14917), .CO0(n14917), 
        .CO1(n10224), .S0(n132_adj_1309[13]), .S1(n132_adj_1309[14]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_15.INIT0 = "0xc33c";
    defparam add_1433_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i9071_2_lut_3_lut (.A(\r_Adder_Total[0][12] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12694));
    defparam i9071_2_lut_3_lut.INIT = "0x8080";
    FA2 add_1433_add_5_13 (.A0(GND_net), .B0(r_Sample_L[11]), .C0(r_Sample_R[11]), 
        .D0(n10220), .CI0(n10220), .A1(GND_net), .B1(r_Sample_L[12]), 
        .C1(r_Sample_R[12]), .D1(n14914), .CI1(n14914), .CO0(n14914), 
        .CO1(n10222), .S0(n132_adj_1309[11]), .S1(n132_adj_1309[12]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_13.INIT0 = "0xc33c";
    defparam add_1433_add_5_13.INIT1 = "0xc33c";
    FA2 add_1433_add_5_11 (.A0(GND_net), .B0(r_Sample_L[9]), .C0(r_Sample_R[9]), 
        .D0(n10218), .CI0(n10218), .A1(GND_net), .B1(r_Sample_L[10]), 
        .C1(r_Sample_R[10]), .D1(n14911), .CI1(n14911), .CO0(n14911), 
        .CO1(n10220), .S0(n132_adj_1309[9]), .S1(n132_adj_1309[10]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1433_add_5_11.INIT0 = "0xc33c";
    defparam add_1433_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i9065_2_lut_3_lut (.A(\r_Adder_Total[0][13] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12696));
    defparam i9065_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_805_i20_4_lut (.A(n3244[19]), 
            .B(n3273[19]), .C(n8375), .D(\SM_Sample_Output[2] ), .Z(n3330[19]));
    defparam mux_805_i20_4_lut.INIT = "0x0cac";
    (* lut_function="(A (B (C)))" *) LUT4 i9064_2_lut_3_lut (.A(\r_Adder_Total[0][14] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12698));
    defparam i9064_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i20 (.D(n7477), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i959_2_lut (.A(\SM_Sample_Output[3] ), 
            .B(\SM_Sample_Output[0] ), .Z(n3573));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i959_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i20_3_lut (.A(Sample_Mix[19]), 
            .B(n132[19]), .C(\SM_Sample_Output[0] ), .Z(n3244[19]));
    defparam mux_794_i20_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Output_Data__i21 (.D(n7476), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i20_4_lut (.A(n12708), 
            .B(r_Sample_L[21]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[19]));
    defparam mux_798_i20_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_805_i19_4_lut (.A(n3244[18]), 
            .B(n3273[18]), .C(n8375), .D(\SM_Sample_Output[2] ), .Z(n3330[18]));
    defparam mux_805_i19_4_lut.INIT = "0x0cac";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) IOL_B o_Debug (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(n3575), .CE(Main_Clock_enable_1), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(Main_Clock), 
            .PADDO(debug_c));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam o_Debug.LATCHIN = "LATCH_REG";
    defparam o_Debug.DDROUT = "NO";
    (* lut_function="(A (B (C)))" *) LUT4 i9063_2_lut_3_lut (.A(\r_Adder_Total[0][15] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12700));
    defparam i9063_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i19_3_lut (.A(Sample_Mix[18]), 
            .B(n132[18]), .C(\SM_Sample_Output[0] ), .Z(n3244[18]));
    defparam mux_794_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i9062_2_lut_3_lut (.A(\r_Adder_Total[0][16] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12702));
    defparam i9062_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i19_4_lut (.A(n12706), 
            .B(r_Sample_L[20]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[18]));
    defparam mux_798_i19_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_805_i18_4_lut (.A(n3244[17]), 
            .B(n3273[17]), .C(n8375), .D(\SM_Sample_Output[2] ), .Z(n3330[17]));
    defparam mux_805_i18_4_lut.INIT = "0x0cac";
    (* lut_function="(!(A (B (C)+!B (C+!(D)))+!A !(B+(C+(D)))))" *) LUT4 mux_1312_i2_4_lut (.A(n12125), 
            .B(n3999[1]), .C(n8014), .D(\SM_Sample_Output[0] ), .Z(n4018[1]));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam mux_1312_i2_4_lut.INIT = "0x5f5c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8481_3_lut (.A(DAC_Ready), .B(\SM_Sample_Output[0] ), 
            .C(\SM_Sample_Output[2] ), .Z(n12125));
    defparam i8481_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_794_i18_3_lut (.A(Sample_Mix[17]), 
            .B(n132[17]), .C(\SM_Sample_Output[0] ), .Z(n3244[17]));
    defparam mux_794_i18_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_798_i18_4_lut (.A(n12704), 
            .B(r_Sample_L[19]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3273[17]));
    defparam mux_798_i18_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_805_i17_4_lut (.A(n3244[16]), 
            .B(n3273[16]), .C(n8375), .D(\SM_Sample_Output[2] ), .Z(n3330[16]));
    defparam mux_805_i17_4_lut.INIT = "0x0cac";
    DAC_SPI_Out dac (.\SM_DAC_Out[0] (\SM_DAC_Out[0] ), .DAC_Send(DAC_Send_adj_1), 
            .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), 
            .Main_Clock(Main_Clock), .n2816(n2816), .n24(n24), .Clock_Counter(Clock_Counter), 
            .n12071(n12071), .n6115(n6115), .n2110(n2110), .n7198(n7198), 
            .reset_n_c(reset_n_c), .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .\Output_Data[0] (Output_Data[0]), 
            .\Output_Data[21] (Output_Data[21]), .\Output_Data[20] (Output_Data[20]), 
            .\Output_Data[17] (\Output_Data[17] ), .\Output_Data[16] (Output_Data[16]), 
            .\Output_Data[15] (Output_Data[15]), .\Output_Data[14] (Output_Data[14]), 
            .\Output_Data[13] (Output_Data[13]), .\Output_Data[12] (Output_Data[12]), 
            .\Output_Data[11] (Output_Data[11]), .\Output_Data[10] (Output_Data[10]), 
            .\Output_Data[9] (Output_Data[9]), .\Output_Data[8] (Output_Data[8]), 
            .\Output_Data[7] (Output_Data[7]), .\Output_Data[6] (Output_Data[6]), 
            .\Output_Data[5] (Output_Data[5]), .\Output_Data[4] (Output_Data[4]), 
            .\Output_Data[3] (Output_Data[3]), .\Output_Data[2] (Output_Data[2]), 
            .\Output_Data[1] (Output_Data[1]), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n2117(n2117), .DAC_Ready(DAC_Ready), .reset_n_N_195(reset_n_N_195), 
            .n7488(n7488), .n7695(n7695), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n11322(n11322), .n2150(n2150), .n8372(n8372), .o_DAC_CS_c(o_DAC_CS_c), 
            .n4(n4), .n7474(n7474));   /* synthesis lineinfo="@7(23[14],23[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=114, LSE_RLINE=125 *) FD1P3XZ Sample_Mix__i1 (.D(n132_adj_1309[0]), 
            .SP(n3872), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[0]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i1.REGSET = "RESET";
    defparam Sample_Mix__i1.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (output \SM_DAC_Out[0] , input DAC_Send, output \SM_DAC_Out[2] , 
            output \SM_DAC_Out[1] , input Main_Clock, output n2816, output n24, 
            output Clock_Counter, output n12071, input n6115, input n2110, 
            output n7198, input reset_n_c, output \SM_DAC_Out[3] , input \Output_Data[0] , 
            input \Output_Data[21] , input \Output_Data[20] , input \Output_Data[17] , 
            input \Output_Data[16] , input \Output_Data[15] , input \Output_Data[14] , 
            input \Output_Data[13] , input \Output_Data[12] , input \Output_Data[11] , 
            input \Output_Data[10] , input \Output_Data[9] , input \Output_Data[8] , 
            input \Output_Data[7] , input \Output_Data[6] , input \Output_Data[5] , 
            input \Output_Data[4] , input \Output_Data[3] , input \Output_Data[2] , 
            input \Output_Data[1] , output o_DAC_SCK_c, output n2117, 
            output DAC_Ready, input reset_n_N_195, input n7488, input n7695, 
            output o_DAC_MOSI_c, input n11322, output n2150, output n8372, 
            output o_DAC_CS_c, input n4, input n7474);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    wire [4:0]n25;
    
    wire n6621, n13675, n12576, n12575, n13678, n12521, n12522, 
        n8016, n7108, n7322, n13681;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    
    wire n13684, n11614, n4_c, n11642, n8051, n15, n7083, n3874, 
        o_SPI_Data_N_1192, n11207, n15_adj_1252, n13672, n13, n12111, 
        n22, n12095, n10, o_Ready_N_1194, n6874, n12581, n12582, 
        n12579, n12578, n6109, n13669, n10014, n8, n6, n8362, 
        n3692, GND_net, VCC_net;
    
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i7021_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i7021_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(\SM_DAC_Out[0] ), .B(DAC_Send), 
            .Z(n6621));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13675_bdd_4_lut (.A(n13675), 
            .B(n12576), .C(n12575), .D(Current_Bit[2]), .Z(n13678));
    defparam n13675_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n12521), .C(n12522), .D(Current_Bit[2]), .Z(n13675));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A+(B))" *) LUT4 i5007_2_lut (.A(\SM_DAC_Out[2] ), .B(\SM_DAC_Out[1] ), 
            .Z(n8016));
    defparam i5007_2_lut.INIT = "0xeeee";
    FD1P3XZ Current_Bit_1216__i3 (.D(n25[3]), .SP(n7108), .CK(Main_Clock), 
            .SR(n7322), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1216__i3.REGSET = "RESET";
    defparam Current_Bit_1216__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1216__i2 (.D(n25[2]), .SP(n7108), .CK(Main_Clock), 
            .SR(n7322), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1216__i2.REGSET = "RESET";
    defparam Current_Bit_1216__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1216__i1 (.D(n25[1]), .SP(n7108), .CK(Main_Clock), 
            .SR(n7322), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1216__i1.REGSET = "RESET";
    defparam Current_Bit_1216__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13681_bdd_4_lut (.A(n13681), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n13684));
    defparam n13681_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2816), .C(n24), .D(Clock_Counter), .Z(n11614));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut.INIT = "0x4fff";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n13681));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2816), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4_c));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut.INIT = "0xb080";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (D))" *) LUT4 i9471_2_lut_4_lut (.A(n11642), 
            .B(n12071), .C(n6115), .D(n2110), .Z(n8051));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i9471_2_lut_4_lut.INIT = "0xdf00";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4189_2_lut_4_lut (.A(n11642), 
            .B(n12071), .C(n6115), .D(n2110), .Z(n7198));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4189_2_lut_4_lut.INIT = "0x2000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8749_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n12521));
    defparam i8749_3_lut.INIT = "0xcaca";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut_adj_466 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15), .D(n4_c), .Z(n7083));
    defparam i1_4_lut_4_lut_adj_466.INIT = "0xd555";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut_adj_467 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2816));
    defparam i1_3_lut_4_lut_adj_467.INIT = "0x0102";
    FD1P3XZ Current_Bit_1216__i0 (.D(n13), .SP(n7108), .CK(Main_Clock), 
            .SR(n7322), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1216__i0.REGSET = "RESET";
    defparam Current_Bit_1216__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8750_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n12522));
    defparam i8750_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut (.A(n2816), .B(o_SPI_Data_N_1192), 
            .C(\SM_DAC_Out[0] ), .Z(n11207));
    defparam i2_3_lut.INIT = "0x0808";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1252), 
            .B(n13678), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1192));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n13684), 
            .B(n13672), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1252));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8804_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n12576));
    defparam i8804_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i3_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(n6621), .C(n11642), .D(n8016), .Z(n3874));
    defparam i3_4_lut.INIT = "0x0040";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8803_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n12575));
    defparam i8803_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut_adj_468 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2816), .Z(n15));
    defparam i2_3_lut_adj_468.INIT = "0xdfdf";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut_adj_469 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut_adj_469.INIT = "0x0116";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n3874), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n2110), .CK(Main_Clock), .SR(n8051), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut (.A(Clock_Counter), 
            .B(n12111), .C(n22), .D(n12095), .Z(o_DAC_SCK_c));
    defparam i1_4_lut.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8467_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n12111));
    defparam i8467_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i8451_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n12095));
    defparam i8451_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i7028_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i7028_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i3_3_lut_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(\SM_DAC_Out[2] ), .C(n10), .D(n11642), .Z(n7108));
    defparam i3_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A))" *) LUT4 i13_1_lut (.A(Current_Bit[0]), .Z(n13));
    defparam i13_1_lut.INIT = "0x5555";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ SM_DAC_Out_i0 (.D(n2117), 
            .SP(n2110), .CK(Main_Clock), .SR(n7198), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ o_Ready (.D(o_Ready_N_1194), 
            .SP(n6874), .CK(Main_Clock), .SR(reset_n_N_195), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ SM_DAC_Out_i3 (.D(n7488), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8809_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n12581));
    defparam i8809_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8810_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n12582));
    defparam i8810_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ o_SPI_Data (.D(n11207), 
            .SP(n7695), .CK(Main_Clock), .SR(reset_n_N_195), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ SM_DAC_Out_i1 (.D(n11322), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8807_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n12579));
    defparam i8807_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut.INIT = "0x0102";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8806_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n12578));
    defparam i8806_3_lut.INIT = "0xcaca";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ o_SPI_CS (.D(n3692), 
            .SP(n7083), .CK(Main_Clock), .SR(reset_n_N_195), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_470 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n6109));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_470.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13669_bdd_4_lut (.A(n13669), 
            .B(n12579), .C(n12578), .D(Current_Bit[2]), .Z(n13672));
    defparam n13669_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))" *) LUT4 i5363_2_lut (.A(\SM_DAC_Out[0] ), .B(n2150), 
            .Z(n8372));
    defparam i5363_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i7035_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n10014), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i7035_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i4313_4_lut (.A(n7108), .B(n8), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n7322));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4313_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_77_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_77_i8_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n2150));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(A+(B))" *) LUT4 i8427_2_lut (.A(\SM_DAC_Out[3] ), .B(\SM_DAC_Out[2] ), 
            .Z(n12071));
    defparam i8427_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_471 (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n11642));
    defparam i1_2_lut_adj_471.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_472 (.A(Current_Bit[2]), 
            .B(Current_Bit[0]), .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_472.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i7014_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i7014_2_lut.INIT = "0x6666";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i9481_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n8362), .D(n11642), .Z(n2117));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i9481_4_lut.INIT = "0xfdff";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ Clock_Counter_c (.D(n7474), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i5353_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n8362));
    defparam i5353_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_145  (.A(Current_Bit[1]), 
            .B(n12581), .C(n12582), .D(Current_Bit[2]), .Z(n13669));
    defparam \Current_Bit[1]_bdd_4_lut_145 .INIT = "0xe4aa";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i2_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n4), .C(n6109), .D(n2816), .Z(o_Ready_N_1194));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i2_4_lut.INIT = "0xc044";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut_adj_473 (.A(reset_n_N_195), 
            .B(DAC_Send), .C(n3692), .D(n11614), .Z(n6874));
    defparam i2_4_lut_adj_473.INIT = "0xeeef";
    (* lut_function="(!((B)+!A))" *) LUT4 i1051_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2816), .Z(n3692));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1051_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i7024_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n10014));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i7024_2_lut_3_lut.INIT = "0x8080";
    FD1P3XZ Current_Bit_1216__i4 (.D(n25[4]), .SP(n7108), .CK(Main_Clock), 
            .SR(n7322), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1216__i4.REGSET = "RESET";
    defparam Current_Bit_1216__i4.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output \ADC_Data[1][3] , output \Receive_Byte[3] , output \Receive_Byte[2] , 
            output \Receive_Byte[1] , output \Receive_Byte[0] , output CS_Stable, 
            output SM_ADC_In, output \ADC_Data[1][4] , input reset_n_c, 
            input Main_Clock, output \ADC_Data[1][2] , output \ADC_Data[1][1] , 
            output \ADC_Data[1][5] , output \ADC_Data[1][6] , output \ADC_Data[1][7] , 
            output \ADC_Data[1][8] , output \ADC_Data[1][9] , output \ADC_Data[1][10] , 
            output \ADC_Data[2][0] , output \ADC_Data[2][1] , output \ADC_Data[2][2] , 
            output \ADC_Data[2][3] , output \ADC_Data[2][4] , output \ADC_Data[2][5] , 
            output \ADC_Data[2][6] , output \ADC_Data[2][7] , output \ADC_Data[2][8] , 
            output \ADC_Data[2][9] , output \ADC_Data[2][10] , output \ADC_Data[3][0] , 
            output \ADC_Data[3][1] , output \ADC_Data[3][2] , output \ADC_Data[3][3] , 
            output \ADC_Data[3][4] , input i_ADC_CS, output \ADC_Data[3][5] , 
            output \ADC_Data[3][6] , output \ADC_Data[3][7] , output \ADC_Data[3][8] , 
            output \ADC_Data[3][9] , output \ADC_Data[3][10] , output \ADC_Data[4][0] , 
            output n6883, output \ADC_Data[4][1] , output \ADC_Data[4][2] , 
            output \ADC_Data[4][3] , output \ADC_Data[4][4] , output \ADC_Data[4][5] , 
            output \ADC_Data[4][6] , output \ADC_Data[4][7] , output \ADC_Data[4][8] , 
            output \ADC_Data[4][9] , output \ADC_Data[4][10] , output [15:0]\ADC_Data[5] , 
            output \ADC_Data[6][0] , output \ADC_Data[6][1] , output n8231, 
            output \ADC_Data[6][2] , output \ADC_Data[6][3] , output \ADC_Data[6][4] , 
            output \ADC_Data[6][5] , output \ADC_Data[6][6] , output \ADC_Data[1][0] , 
            output \ADC_Data[6][7] , output [15:0]\ADC_Data[0] , input i_ADC_Data_c, 
            input i_ADC_Clock_c, output n7205, input n7471, output ADC_Data_Received, 
            input n7518, input reset_n_N_195);
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(32[6],32[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(50[7],50[24])"*/
    
    wire n8020, n11, n6625, n9, n6782;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(22[12],22[23])"*/
    
    wire n9_adj_1242, Data_State, n6783, n10, n10_adj_1243, n11_adj_1244, 
        n6751, n6752, n12, n9_adj_1245, n6811, n6810, n6809, n12_adj_1246, 
        n9_adj_1247, n6817;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n7, n6729, n11653, n6765;
    wire [2:0]n17;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(36[12],36[24])"*/
    
    wire n7463, n6816, n6815, n6814, n6759, n6794, n8, n6745, 
        n6774, n12_adj_1248, n6727, n6730, n6740, n6766, n6754, 
        n6744, n12089, n12067, n6800, n1, n6801, n12_adj_1249, 
        n6760, n6781, n6780, n6802, n6753, n6739, n6770, n6742, 
        n6734, n6733, n6773, n6758, n6732, n6795, n6796, n8333, 
        n6750, n6797, n6772, n12_adj_1250, n6776, n6757, n6743, 
        n6820, n6799, n6761, n6771, n6762, i_ADC_CS_c, n6775, 
        o_Data_Received_N_663, n6735, n6746, n6804, n6805, n6806, 
        n6807, n6747, n6748, n6812, n6777, n6763, n6749, n6736;
    wire [3:0]n434;
    
    wire n3895, n7225, n6821, n6778, n6764, n6787, n6819, n6786, 
        n6728, n6767, n6790, n6822, n11627, n6785, n6738, n8343, 
        n6791, n5443, CS_State, n4941, n6792, n4947, n6789, n2, 
        n6769, n4949, Clock_State, n6731, n6756, n6741, n6755, 
        n6768;
    wire [3:0]n441;
    
    wire n8004, n12_adj_1251, CS_State_N_672, CS_Stable_N_682, GND_net, 
        VCC_net;
    
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9683_2_lut_4_lut (.A(n8020), 
            .B(n11), .C(n6625), .D(n9), .Z(n6782));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9683_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_1178_i9_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .Z(n9_adj_1242));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1178_i9_2_lut_3_lut.INIT = "0xefef";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n6729), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 equal_1168_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1168_i10_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9662_2_lut_3_lut (.A(n10_adj_1243), 
            .B(n11_adj_1244), .C(n6751), .Z(n6752));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9662_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9546_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1245), .Z(n6811));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9546_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9549_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9), .Z(n6810));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9549_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9555_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1242), .Z(n6809));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9555_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9519_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1246), .D(n9_adj_1247), .Z(n6817));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9519_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i2_3_lut_4_lut (.A(Receive_Byte[3]), 
            .B(Receive_Byte[1]), .C(Receive_Byte[2]), .D(\Receive_Byte[0] ), 
            .Z(n7));   /* synthesis lineinfo="@2(98[12],98[44])"*/
    defparam i2_3_lut_4_lut.INIT = "0xffbf";
    FD1P3XZ Count_Stable_1214__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7463), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1214__i2.REGSET = "RESET";
    defparam Count_Stable_1214__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut_adj_462 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n6625), .Z(n6751));
    defparam i2_3_lut_4_lut_adj_462.INIT = "0xfff7";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(n11653), .Z(n6765));
    defparam i1_2_lut_3_lut.INIT = "0xf7f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_1154_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1247));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1154_i9_2_lut_3_lut.INIT = "0xfefe";
    FD1P3XZ Count_Stable_1214__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7463), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1214__i1.REGSET = "RESET";
    defparam Count_Stable_1214__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n6740), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9522_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1246), .D(n9_adj_1245), .Z(n6816));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9522_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9525_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1246), .D(n9), .Z(n6815));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9525_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9531_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1246), .D(n9_adj_1242), .Z(n6814));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9531_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9605_2_lut_3_lut (.A(n10), .B(n11_adj_1244), 
            .C(n6751), .Z(n6759));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9605_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9656_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11_adj_1244), .C(n9_adj_1242), .D(n6625), .Z(n6794));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9656_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9600_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1244), .C(n11653), .D(n8), .Z(n6745));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9600_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9608_2_lut_3_lut (.A(n10), .B(n11_adj_1244), 
            .C(n6765), .Z(n6774));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9608_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B)))" *) LUT4 i9710_2_lut (.A(n12_adj_1248), .B(n6727), 
            .Z(n6730));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9710_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n6754), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9674_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n6765), .Z(n6766));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9674_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n6782), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9626_2_lut_3_lut_4_lut (.A(n8020), 
            .B(n11_adj_1244), .C(n11653), .D(n8), .Z(n6744));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9626_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B)))" *) LUT4 i9477_2_lut (.A(n12089), .B(reset_n_c), 
            .Z(n12067));
    defparam i9477_2_lut.INIT = "0x7777";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_1147_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1245));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1147_i9_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9617_2_lut_3_lut_4_lut (.A(n8020), 
            .B(n11_adj_1244), .C(n9), .D(n6625), .Z(n6800));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9617_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A))" *) LUT4 i5404_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i5404_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n6781), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9614_2_lut_3_lut_4_lut (.A(n8020), 
            .B(n11_adj_1244), .C(n9_adj_1245), .D(n6625), .Z(n6801));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9614_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B)))" *) LUT4 i9594_2_lut (.A(n12_adj_1249), .B(n6751), 
            .Z(n6760));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9594_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n6780), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n6766), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i26  (.D(Data_State), 
            .SP(n6753), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i26 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i26 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9611_2_lut_3_lut_4_lut (.A(n8020), 
            .B(n11_adj_1244), .C(n9_adj_1247), .D(n6625), .Z(n6802));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9611_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i27  (.D(Data_State), 
            .SP(n6739), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i27 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i27 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C))+!A)" *) LUT4 equal_1138_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1138_i9_2_lut_3_lut.INIT = "0xfdfd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n6770), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n6752), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n6742), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n6794), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i9585_2_lut (.A(n12_adj_1249), .B(n6727), 
            .Z(n6734));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9585_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i9620_2_lut_3_lut (.A(n8020), 
            .B(n11_adj_1244), .C(n6727), .Z(n6733));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9620_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i9632_2_lut_3_lut (.A(n8020), 
            .B(n11_adj_1244), .C(n6765), .Z(n6773));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9632_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i9629_2_lut_3_lut (.A(n8020), 
            .B(n11_adj_1244), .C(n6751), .Z(n6758));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9629_2_lut_3_lut.INIT = "0x0202";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n6732), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n6795), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 equal_1125_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10_adj_1243));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1125_i10_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n6796), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n6797), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(n6625), .D(Receive_Bit[0]), .Z(n6727));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfdff";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9510_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n8333), .C(n11653), .D(n8), .Z(n6750));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9510_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n6772), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i42  (.D(Data_State), 
            .SP(n6757), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i42 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i42 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i9573_2_lut (.A(n12_adj_1250), .B(n6765), 
            .Z(n6776));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9573_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i43  (.D(Data_State), 
            .SP(n6743), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i43 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i43 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n6773), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9501_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n8333), .C(n9), .D(n6625), .Z(n6820));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9501_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n6758), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n6744), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9623_2_lut_3_lut_4_lut (.A(n8020), 
            .B(n11_adj_1244), .C(n9_adj_1242), .D(n6625), .Z(n6799));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9623_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n6799), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i9570_2_lut (.A(n12_adj_1250), .B(n6751), 
            .Z(n6761));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9570_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n6733), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n6800), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i9564_2_lut (.A(n12), .B(n6765), 
            .Z(n6771));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9564_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i9561_2_lut (.A(n12), .B(n6751), 
            .Z(n6762));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9561_2_lut.INIT = "0x1111";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@11(9[14],9[22])"*/
    (* lut_function="((B)+!A)" *) LUT4 equal_1167_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1244));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1167_i11_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n6801), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n6802), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n6774), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n6759), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n6745), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n6775), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n6760), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(o_Data_Received_N_663), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n6883));
    defparam i1_3_lut_3_lut.INIT = "0x2323";
    (* lut_function="(!(A+(B)))" *) LUT4 i9552_2_lut (.A(n12), .B(n6727), 
            .Z(n6735));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9552_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n6746), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n6804), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n6734), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n6805), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n6806), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n6807), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(Data_State), 
            .SP(n6776), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i74  (.D(Data_State), 
            .SP(n6761), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i74 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i74 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i75  (.D(Data_State), 
            .SP(n6747), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i75 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i75 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i81  (.D(Data_State), 
            .SP(n6771), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i81 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i81 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i82  (.D(Data_State), 
            .SP(n6762), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i82 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i82 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i83  (.D(Data_State), 
            .SP(n6748), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i83 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i83 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i84  (.D(Data_State), 
            .SP(n6809), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i84 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i84 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i85  (.D(Data_State), 
            .SP(n6735), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i85 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i85 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i86  (.D(Data_State), 
            .SP(n6810), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i86 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i86 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i87  (.D(Data_State), 
            .SP(n6811), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i87 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i87 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i88  (.D(Data_State), 
            .SP(n6812), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i88 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i88 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i89  (.D(Data_State), 
            .SP(n6777), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i89 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i89 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i90  (.D(Data_State), 
            .SP(n6763), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i90 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i90 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i91  (.D(Data_State), 
            .SP(n6749), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i91 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i91 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i92  (.D(Data_State), 
            .SP(n6814), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i92 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i92 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i93  (.D(Data_State), 
            .SP(n6736), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i93 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i93 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i94  (.D(Data_State), 
            .SP(n6815), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i94 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i94 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i95  (.D(Data_State), 
            .SP(n6816), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i95 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i95 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n434[1]), 
            .SP(n3895), .CK(Clock_Stable), .SR(n7225), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i96  (.D(Data_State), 
            .SP(n6817), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i96 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i96 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i97  (.D(Data_State), 
            .SP(n6778), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i97 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i97 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9498_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n8333), .C(n9_adj_1245), .D(n6625), .Z(n6821));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9498_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n434[2]), 
            .SP(n3895), .CK(Clock_Stable), .SR(n7225), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i98  (.D(Data_State), 
            .SP(n6764), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i98 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i98 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n434[3]), 
            .SP(n3895), .CK(Clock_Stable), .SR(n7225), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i5222_2_lut (.A(n7), .B(o_Data_Received_N_663), 
            .Z(n8231));
    defparam i5222_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9713_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1248), .D(n9_adj_1242), .Z(n6787));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9713_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i99  (.D(Data_State), 
            .SP(n6750), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i99 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i99 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i100  (.D(Data_State), 
            .SP(n6819), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i100 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i100 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i101  (.D(Data_State), 
            .SP(n6728), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i101 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i101 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9707_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1248), .D(n9), .Z(n6786));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9707_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i102  (.D(Data_State), 
            .SP(n6820), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i102 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i102 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i103  (.D(Data_State), 
            .SP(n6821), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i103 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i103 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n6767), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i104  (.D(Data_State), 
            .SP(n6822), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i104 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i104 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9728_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11), .C(n9_adj_1245), .D(n6625), .Z(n6790));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9728_2_lut_3_lut_4_lut.INIT = "0x0001";
    FD1P3XZ Count_Stable_1214__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7463), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1214__i0.REGSET = "RESET";
    defparam Count_Stable_1214__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(reset_n_c), .B(n12089), 
            .Z(n11627));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n5443), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9704_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1248), .D(n9_adj_1245), .Z(n6785));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9704_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9576_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1249), .D(n9_adj_1247), .Z(n6807));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9576_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9495_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n8333), .C(n9_adj_1247), .D(n6625), .Z(n6822));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9495_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9740_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11), .C(n11653), .D(n8), .Z(n6738));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9740_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9689_2_lut_4_lut (.A(n8020), 
            .B(n11), .C(n6625), .D(n9_adj_1242), .Z(n6783));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9689_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i8445_4_lut (.A(n8343), .B(Count_Stable[1]), 
            .C(Count_Stable[2]), .D(Count_Stable[0]), .Z(n12089));
    defparam i8445_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9579_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1249), .D(n9_adj_1245), .Z(n6806));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9579_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9731_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11), .C(n9), .D(n6625), .Z(n6791));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9731_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n6785), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n6786), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i9540_2_lut (.A(n12_adj_1246), .B(n6765), 
            .Z(n6777));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9540_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i9537_2_lut (.A(n12_adj_1246), .B(n6751), 
            .Z(n6763));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9537_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i9504_2_lut_3_lut (.A(n10_adj_1243), 
            .B(n8333), .C(n6727), .Z(n6728));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9504_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9671_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n6751), .Z(n6753));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9671_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1957_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n4941));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1957_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n6730), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n6787), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9737_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11), .C(n9_adj_1242), .D(n6625), .Z(n6792));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9737_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_463 (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n6625));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_adj_463.INIT = "0xbbbb";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i9516_2_lut_3_lut (.A(n10_adj_1243), 
            .B(n8333), .C(n6765), .Z(n6778));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9516_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1963_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n4947));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1963_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i9513_2_lut_3_lut (.A(n10_adj_1243), 
            .B(n8333), .C(n6751), .Z(n6764));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9513_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B))" *) LUT4 i5011_2_lut (.A(Receive_Bit[3]), .B(\Receive_Byte[0] ), 
            .Z(n8020));
    defparam i5011_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 equal_1211_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1211_i11_2_lut.INIT = "0xeeee";
    (* lut_function="(A+!(B))" *) LUT4 equal_1178_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1178_i8_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9507_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n8333), .C(n9_adj_1242), .D(n6625), .Z(n6819));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9507_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9582_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1249), .D(n9), .Z(n6805));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9582_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9725_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11), .C(n9_adj_1247), .D(n6625), .Z(n6789));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9725_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n11627), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9474_2_lut_3_lut (.A(n10_adj_1243), 
            .B(n11), .C(n6765), .Z(n6769));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9474_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9677_2_lut_4_lut (.A(n8020), 
            .B(n11), .C(n6625), .D(n9_adj_1247), .Z(n6780));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9677_2_lut_4_lut.INIT = "0x0002";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n4949), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i9528_2_lut (.A(n12_adj_1246), .B(n6727), 
            .Z(n6736));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9528_2_lut.INIT = "0x1111";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i9451_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_663), .Z(n2));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9451_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9588_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1249), .D(n9_adj_1242), .Z(n6804));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9588_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9668_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n11653), .D(n8), .Z(n6739));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9668_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n4947), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9543_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1247), .Z(n6812));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9543_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n4941), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1358_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n434[1]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1358_2_lut.INIT = "0x6666";
    (* lut_function="(!(A))" *) LUT4 i1251_1_lut (.A(CS_Stable), .Z(n3895));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1251_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i9484_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_663), .Z(n7225));
    defparam i9484_4_lut.INIT = "0x4505";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n6741), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9734_2_lut_3_lut (.A(n10_adj_1243), 
            .B(n11), .C(n6727), .Z(n6731));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9734_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9743_2_lut_3_lut (.A(n10_adj_1243), 
            .B(n11), .C(n6751), .Z(n6756));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9743_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n6755), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5324_2_lut (.A(Receive_Byte[1]), .B(Receive_Byte[2]), 
            .Z(n8333));
    defparam i5324_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n6768), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 equal_1172_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1250));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1172_i12_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n441[1]), 
            .SP(n6883), .CK(Clock_Stable), .SR(n7205), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n441[2]), 
            .SP(n6883), .CK(Clock_Stable), .SR(n7205), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n6769), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n6789), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n441[3]), 
            .SP(n6883), .CK(Clock_Stable), .SR(n7205), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n6790), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n6791), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ o_Data_Received (.D(n7471), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1394_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n441[2]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1394_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_663));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1365_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n434[2]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1365_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n3895), .CK(Clock_Stable), .SR(n8004), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1401_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n441[3]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1401_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1372_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n434[3]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1372_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A+!(B (C)))" *) LUT4 i1_2_lut_3_lut_adj_464 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(Receive_Bit[0]), .Z(n11653));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_adj_464.INIT = "0xbfbf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n7518), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9692_2_lut_3_lut_4_lut (.A(n8020), 
            .B(n11), .C(n11653), .D(n8), .Z(n6740));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9692_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i9698_2_lut_3_lut (.A(n8020), 
            .B(n11), .C(n6765), .Z(n6767));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9698_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9680_2_lut_4_lut (.A(n8020), 
            .B(n11), .C(n6625), .D(n9_adj_1245), .Z(n6781));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9680_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 equal_1202_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1251));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1202_i12_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9716_2_lut_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(n11653), .D(n12_adj_1248), .Z(n6741));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9716_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9659_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11_adj_1244), .C(n11653), .D(n8), .Z(n6742));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9659_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9650_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11_adj_1244), .C(n9), .D(n6625), .Z(n6795));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9650_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9647_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11_adj_1244), .C(n9_adj_1245), .D(n6625), .Z(n6796));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9647_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n6731), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9644_2_lut_3_lut_4_lut (.A(n10_adj_1243), 
            .B(n11_adj_1244), .C(n9_adj_1247), .D(n6625), .Z(n6797));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9644_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n12067), .CK(Main_Clock), .SR(reset_n_N_195), .Q(CS_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9534_2_lut_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(n11653), .D(n12_adj_1246), .Z(n6749));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9534_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A))" *) LUT4 i6990_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i6990_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9558_2_lut_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(n11653), .D(n12), .Z(n6748));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9558_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i6999_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i6999_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9653_2_lut_3_lut (.A(n10_adj_1243), 
            .B(n11_adj_1244), .C(n6727), .Z(n6732));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9653_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(A (B))" *) LUT4 i4454_2_lut (.A(reset_n_c), .B(n8343), 
            .Z(n7463));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i4454_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_672));   /* synthesis lineinfo="@2(58[8],58[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_682));   /* synthesis lineinfo="@2(55[8],55[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i6992_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i6992_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9665_2_lut_3_lut (.A(n10_adj_1243), 
            .B(n11_adj_1244), .C(n6765), .Z(n6770));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9665_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i9686_2_lut_3_lut (.A(n8020), 
            .B(n11), .C(n6727), .Z(n6729));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9686_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+(B)))" *) LUT4 i9719_2_lut (.A(n12_adj_1248), .B(n6751), 
            .Z(n6755));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9719_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i9701_4_lut (.A(n9_adj_1247), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1248), .Z(n5443));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9701_4_lut.INIT = "0x0313";
    (* lut_function="(!(A+(B)))" *) LUT4 i9722_2_lut (.A(n12_adj_1248), .B(n6765), 
            .Z(n6768));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9722_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_1162_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1248));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1162_i12_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1387_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n441[1]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1387_2_lut.INIT = "0x6666";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut_adj_465 (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_682), .D(CS_State_N_672), 
            .Z(n8343));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i2_3_lut_4_lut_adj_465.INIT = "0xfff6";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i9695_2_lut_3_lut (.A(n8020), 
            .B(n11), .C(n6751), .Z(n6754));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9695_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i4197_3_lut (.A(n6883), .B(n7), 
            .C(SM_ADC_In), .Z(n7205));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4197_3_lut.INIT = "0x2a2a";
    (* lut_function="(!(A+(B)))" *) LUT4 i9641_2_lut (.A(n12_adj_1251), .B(n6765), 
            .Z(n6772));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9641_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9567_2_lut_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(n11653), .D(n12_adj_1250), .Z(n6747));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9567_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9591_2_lut_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(n11653), .D(n12_adj_1249), .Z(n6746));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9591_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9635_2_lut_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(n11653), .D(n12_adj_1251), .Z(n6743));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9635_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i9449_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n8004));
    defparam i9449_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i9638_2_lut (.A(n12_adj_1251), .B(n6751), 
            .Z(n6757));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9638_2_lut.INIT = "0x1111";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 equal_1178_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12_adj_1246));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1178_i12_2_lut_3_lut_4_lut.INIT = "0xfbff";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1965_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n4949));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i1965_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A+(B)))" *) LUT4 i9597_2_lut (.A(n12_adj_1249), .B(n6765), 
            .Z(n6775));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9597_2_lut.INIT = "0x1111";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 equal_1122_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1122_i12_2_lut_3_lut_4_lut.INIT = "0xbfff";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 equal_1151_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12_adj_1249));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1151_i12_2_lut_3_lut_4_lut.INIT = "0xffbf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n6756), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n6738), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n6792), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=51, LSE_RLINE=65 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n6783), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input n7622, input Main_Clock, input reset_n_N_195, 
            input n7584, output [2:0]SM_Sample_Position, input [15:0]Freq_Scale, 
            input Next_Sample, input [7:0]Harmonic, input [15:0]Frequency, 
            input n11272, output Freq_Too_High, input GND_net, input n12083, 
            input n7, input reset_n_c, output Sample_Ready, output o_Freq_Too_High_N_390, 
            input VCC_net, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@8(23[13],23[28])"*/
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@8(24[13],24[20])"*/
    wire [2:0]SM_Sample_Position_2__N_331;
    wire [15:0]n2300;
    wire [15:0]n5339;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@8(48[13],48[36])"*/
    wire [17:0]n89;
    wire [17:0]Accumulated_Offset;   /* synthesis lineinfo="@8(49[20],49[38])"*/
    
    wire n9968, n5917, n7291, n9958, n10079, n15067, n10081;
    wire [15:0]n87_adj_1241;
    
    wire n10077, n15064, n6926, n11504, n9956;
    wire [17:0]n1;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@8(47[13],47[34])"*/
    
    wire n6574, n9941, n10075, n15061, n15058, n10072, n15142, 
        n9938, n9939;
    wire [15:0]n69;
    
    wire n9943, n7289, n10070, n15139, n9942, n9940, n9954, n9952, 
        n4, Sample_Pos_WE, n10068, n15136, n9946, n9947, n9944, 
        n9945, n10066, n15133, n9950, n9951, n9948, n9949, n10064, 
        n15130, n9955, n9953, n10062, n15127, n9959, n9957, n10060, 
        n15124, n9962, n9963, n9960, n9961, n10058, n15121, n9966, 
        n9967, n9964, n9965, n9969, n6709, n6970, n10041, n14821, 
        n10043, n6939, n7306, n12639, n12113, n12115, n6887, n15055, 
        n4_adj_1236, n11184, n6_adj_1237, n12_adj_1238, n8_adj_1239, 
        n14818, n14824, n10045, n10055, n14842, n10053, n14839, 
        n10051, n14836, n2, n10049, n14833, n10267, n15052;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@8(22[14],22[29])"*/
    
    wire n10265, n15049, n10263, n15046, n10261, n15043, n10259, 
        n15040, n10257, n15037, n10255, n15034, n10253, n15031, 
        n14776, n10047, n14830, n14827, n10089, n15082, n10087, 
        n15079, n10085, n15076, n10083, n15073, n15070, n7_adj_1240, 
        VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_331[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_195), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n11272), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Freq_Too_High));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5091_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2300[8]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5091_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i3_3_lut (.A(n5339[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n89[2]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i10_3_lut (.A(n5339[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n89[9]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i4_3_lut (.A(n5339[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n89[3]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i9_3_lut (.A(n5339[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n89[8]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7357_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n9968));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7357_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n89[15]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n6926), .CK(Main_Clock), .SR(n7289), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7342_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n9958));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7342_3_lut.INIT = "0xcaca";
    FA2 add_481_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2300[5]), .D0(n10079), .CI0(n10079), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2300[6]), .D1(n15067), .CI1(n15067), .CO0(n15067), .CO1(n10081), 
        .S0(n87_adj_1241[5]), .S1(n87_adj_1241[6]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_481_add_5_7.INIT0 = "0xc33c";
    defparam add_481_add_5_7.INIT1 = "0xc33c";
    FA2 add_481_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2300[3]), .D0(n10077), .CI0(n10077), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2300[4]), .D1(n15064), .CI1(n15064), .CO0(n15064), .CO1(n10079), 
        .S0(n87_adj_1241[3]), .S1(n87_adj_1241[4]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_481_add_5_5.INIT0 = "0xc33c";
    defparam add_481_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i11_3_lut (.A(n5339[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n89[10]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (((D)+!C)+!B)+!A ((D)+!C))" *) LUT4 i2_3_lut_4_lut (.A(Next_Sample), 
            .B(n12083), .C(SM_Sample_Position[2]), .D(reset_n_N_195), 
            .Z(n6926));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i2_3_lut_4_lut.INIT = "0xff2f";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(Next_Sample), 
            .B(n12083), .C(reset_n_N_195), .D(SM_Sample_Position[2]), 
            .Z(n11504));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf2f0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i13_3_lut (.A(n5339[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n89[12]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7348_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n9956));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7348_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7336_2_lut_3_lut (.A(Accumulated_Frequency[14]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9941));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7336_2_lut_3_lut.INIT = "0x8a8a";
    FA2 add_481_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2300[1]), .D0(n10075), .CI0(n10075), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2300[2]), .D1(n15061), .CI1(n15061), .CO0(n15061), .CO1(n10077), 
        .S0(n87_adj_1241[1]), .S1(n87_adj_1241[2]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_481_add_5_3.INIT0 = "0xc33c";
    defparam add_481_add_5_3.INIT1 = "0xc33c";
    FA2 add_481_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2300[0]), .D1(n15058), .CI1(n15058), 
        .CO0(n15058), .CO1(n10075), .S1(n87_adj_1241[0]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_481_add_5_1.INIT0 = "0xc33c";
    defparam add_481_add_5_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1215_add_4_17 (.A0(GND_net), .B0(n9938), .C0(n9939), 
        .D0(n10072), .CI0(n10072), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15142), .CI1(n15142), .CO0(n15142), .S0(n69[15]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1215_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5090_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2300[9]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5090_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7325_2_lut_3_lut (.A(Accumulated_Frequency[13]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9943));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7325_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B))" *) LUT4 i5099_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2300[1]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5099_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Pos_WE_c (.D(n4), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_1215_add_4_15 (.A0(GND_net), .B0(n9942), .C0(n9943), 
        .D0(n10070), .CI0(n10070), .A1(GND_net), .B1(n9940), .C1(n9941), 
        .D1(n15139), .CI1(n15139), .CO0(n15139), .CO1(n10072), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1215_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7354_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n9954));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7354_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7324_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n9952));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7324_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i5089_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2300[10]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5089_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_331[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_195), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_1215_add_4_13 (.A0(GND_net), .B0(n9946), .C0(n9947), 
        .D0(n10068), .CI0(n10068), .A1(GND_net), .B1(n9944), .C1(n9945), 
        .D1(n15136), .CI1(n15136), .CO0(n15136), .CO1(n10070), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1215_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i5_3_lut (.A(n5339[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n89[4]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i6_3_lut (.A(n5339[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n89[5]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i7_3_lut (.A(n5339[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n89[6]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i7_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1215_add_4_11 (.A0(GND_net), .B0(n9950), .C0(n9951), 
        .D0(n10066), .CI0(n10066), .A1(GND_net), .B1(n9948), .C1(n9949), 
        .D1(n15133), .CI1(n15133), .CO0(n15133), .CO1(n10068), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1215_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5092_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2300[7]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5092_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5098_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2300[2]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5098_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i8_3_lut (.A(n5339[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n89[7]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i8_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1215_add_4_9 (.A0(GND_net), .B0(n9954), .C0(n9955), 
        .D0(n10064), .CI0(n10064), .A1(GND_net), .B1(n9952), .C1(n9953), 
        .D1(n15130), .CI1(n15130), .CO0(n15130), .CO1(n10066), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1215_add_4_9.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1215_add_4_7 (.A0(GND_net), .B0(n9958), .C0(n9959), 
        .D0(n10062), .CI0(n10062), .A1(GND_net), .B1(n9956), .C1(n9957), 
        .D1(n15127), .CI1(n15127), .CO0(n15127), .CO1(n10064), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1215_add_4_7.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1215_add_4_5 (.A0(GND_net), .B0(n9962), .C0(n9963), 
        .D0(n10060), .CI0(n10060), .A1(GND_net), .B1(n9960), .C1(n9961), 
        .D1(n15124), .CI1(n15124), .CO0(n15124), .CO1(n10062), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1215_add_4_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5000_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2300[0]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5000_2_lut.INIT = "0x8888";
    FA2 Accumulated_Frequency_1215_add_4_3 (.A0(GND_net), .B0(n9966), .C0(n9967), 
        .D0(n10058), .CI0(n10058), .A1(GND_net), .B1(n9964), .C1(n9965), 
        .D1(n15121), .CI1(n15121), .CO0(n15121), .CO1(n10060), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1215_add_4_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n7584), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7355_2_lut_3_lut (.A(Accumulated_Frequency[0]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9969));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7355_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n6709));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i9445_2_lut_3_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .Z(n6574));
    defparam i9445_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7320_2_lut_3_lut (.A(Accumulated_Frequency[15]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9939));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7320_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7313_2_lut_3_lut (.A(Accumulated_Frequency[2]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9965));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7313_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7358_2_lut_3_lut (.A(Accumulated_Frequency[1]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9967));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7358_2_lut_3_lut.INIT = "0x8a8a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i0 (.D(n69[0]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_2353_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), .D0(n10041), 
        .CI0(n10041), .A1(GND_net), .B1(GND_net), .C1(n1[2]), .D1(n14821), 
        .CI1(n14821), .CO0(n14821), .CO1(n10043), .S0(n5339[1]), .S1(n5339[2]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2353_3.INIT0 = "0xc33c";
    defparam add_2353_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1241[9]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i15_3_lut (.A(n5339[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n89[14]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i1_3_lut (.A(n5339[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n89[0]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i1_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1241[1]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .Z(n4));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i1_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1241[2]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1241[3]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1241[4]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1241[5]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1241[6]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1241[7]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i14_3_lut (.A(n5339[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n89[13]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i14_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1241[8]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1241[11]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1241[12]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1241[13]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1241[14]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1241[15]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4280_2_lut (.A(n6926), .B(n5917), 
            .Z(n7289));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4280_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n89[1]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n89[2]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n89[3]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i12_3_lut (.A(n5339[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n89[11]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7322_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n9962));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7322_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n89[4]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n89[5]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n89[6]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n89[7]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n89[8]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7326_2_lut_3_lut (.A(Accumulated_Frequency[4]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9961));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7326_2_lut_3_lut.INIT = "0x8a8a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n89[9]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n89[10]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7333_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n9960));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7333_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7317_2_lut_3_lut (.A(Accumulated_Frequency[3]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9963));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7317_2_lut_3_lut.INIT = "0x8a8a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n89[11]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7343_2_lut_3_lut (.A(Accumulated_Frequency[6]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9957));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7343_2_lut_3_lut.INIT = "0x8a8a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1241[10]), 
            .SP(n6939), .CK(Main_Clock), .SR(n7306), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7340_2_lut_3_lut (.A(Accumulated_Frequency[5]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9959));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7340_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i9746_4_lut (.A(SM_Sample_Position[2]), 
            .B(n6709), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n6970));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i9746_4_lut.INIT = "0x1131";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i33_4_lut (.A(SM_Sample_Position[0]), 
            .B(n12639), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_331[0]));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i33_4_lut.INIT = "0xb5a5";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i9180_4_lut (.A(Harmonic[0]), 
            .B(SM_Sample_Position[1]), .C(n12113), .D(n12115), .Z(n12639));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i9180_4_lut.INIT = "0xcccd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8469_3_lut (.A(Harmonic[7]), .B(Harmonic[6]), 
            .C(Harmonic[2]), .Z(n12113));
    defparam i8469_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7316_2_lut_3_lut (.A(Accumulated_Frequency[8]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9953));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7316_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8471_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[5]), .C(Harmonic[3]), .D(Harmonic[1]), .Z(n12115));
    defparam i8471_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n6887), .CK(Main_Clock), .SR(n11504), .Q(Sample_Ready));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n89[12]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7352_2_lut_3_lut (.A(Accumulated_Frequency[7]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9955));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7352_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i3_1_lut.INIT = "0x5555";
    FA2 Accumulated_Frequency_1215_add_4_1 (.A0(GND_net), .B0(GND_net), 
        .C0(GND_net), .A1(GND_net), .B1(n9968), .C1(n9969), .D1(n15055), 
        .CI1(n15055), .CO0(n15055), .CO1(n10058), .S1(n69[0]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1215_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[0]), .Z(n6939));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i1 (.D(n69[1]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7319_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n9944));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7319_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7335_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n9950));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7335_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7345_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n9948));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7345_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7339_2_lut_3_lut (.A(Accumulated_Frequency[10]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9949));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7339_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1325_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4_adj_1236), .Z(o_Freq_Too_High_N_390));
    defparam i1325_4_lut.INIT = "0xfcec";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut (.A(Accumulated_Frequency[12]), 
            .B(n11184), .C(n6_adj_1237), .D(Accumulated_Frequency[10]), 
            .Z(n4_adj_1236));
    defparam i1_4_lut.INIT = "0xeaaa";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n12_adj_1238), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Frequency[7]), 
            .D(Accumulated_Frequency[6]), .Z(n11184));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6_adj_1237));
    defparam i2_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i2 (.D(n69[2]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i3 (.D(n69[3]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i4 (.D(n69[4]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i5 (.D(n69[5]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i6 (.D(n69[6]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i7 (.D(n69[7]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i8 (.D(n69[8]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i9 (.D(n69[9]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i10 (.D(n69[10]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i11 (.D(n69[11]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i12 (.D(n69[12]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i13 (.D(n69[13]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i14 (.D(n69[14]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1215__i15 (.D(n69[15]), 
            .SP(n6970), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1215__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_1215__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n89[0]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1330_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8_adj_1239), .D(Accumulated_Frequency[0]), 
            .Z(n12_adj_1238));
    defparam i1330_4_lut.INIT = "0xccc8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7328_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n9942));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7328_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8_adj_1239));
    defparam i3_3_lut.INIT = "0xfefe";
    FA2 add_2353_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(n1[0]), .D1(n14818), .CI1(n14818), .CO0(n14818), 
        .CO1(n10041), .S1(n5339[0]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2353_1.INIT0 = "0xc33c";
    defparam add_2353_1.INIT1 = "0xc33c";
    FA2 add_2353_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), .D0(n10043), 
        .CI0(n10043), .A1(GND_net), .B1(GND_net), .C1(n1[4]), .D1(n14824), 
        .CI1(n14824), .CO0(n14824), .CO1(n10045), .S0(n5339[3]), .S1(n5339[4]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2353_5.INIT0 = "0xc33c";
    defparam add_2353_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i16_3_lut (.A(n5339[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n89[15]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(SM_Sample_Position[2]), 
            .B(SM_Sample_Position[1]), .C(reset_n_c), .Z(n5917));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i2_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i5083_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2300[15]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5083_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_21_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_331[1]));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam mux_21_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(!((B)+!A))" *) LUT4 i4295_2_lut (.A(n5917), .B(SM_Sample_Position[0]), 
            .Z(n7291));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4295_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7331_2_lut_3_lut (.A(Accumulated_Frequency[9]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9951));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7331_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7351_2_lut_3_lut (.A(Accumulated_Frequency[12]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9945));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7351_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i7346_2_lut_3_lut (.A(Accumulated_Frequency[11]), 
            .B(SM_Sample_Position[2]), .C(n6574), .Z(n9947));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7346_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B))" *) LUT4 i5094_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2300[5]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5094_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5093_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2300[6]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5093_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5097_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2300[3]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5097_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5096_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2300[4]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5096_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i4309_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[2]), 
            .Z(n7306));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4309_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B))" *) LUT4 i5085_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2300[13]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5085_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5084_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2300[14]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5084_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5088_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2300[11]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5088_2_lut.INIT = "0x8888";
    FA2 add_2353_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), .D0(n10055), 
        .CI0(n10055), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n14842), 
        .CI1(n14842), .CO0(n14842), .S0(n5339[15]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2353_17.INIT0 = "0xc33c";
    defparam add_2353_17.INIT1 = "0xc33c";
    FA2 add_2353_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), .D0(n10053), 
        .CI0(n10053), .A1(GND_net), .B1(GND_net), .C1(n1[14]), .D1(n14839), 
        .CI1(n14839), .CO0(n14839), .CO1(n10055), .S0(n5339[13]), .S1(n5339[14]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2353_15.INIT0 = "0xc33c";
    defparam add_2353_15.INIT1 = "0xc33c";
    FA2 add_2353_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), .D0(n10051), 
        .CI0(n10051), .A1(GND_net), .B1(GND_net), .C1(n1[12]), .D1(n14836), 
        .CI1(n14836), .CO0(n14836), .CO1(n10053), .S0(n5339[11]), .S1(n5339[12]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2353_13.INIT0 = "0xc33c";
    defparam add_2353_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5086_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2300[12]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5086_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_460 (.A(reset_n_N_195), 
            .B(SM_Sample_Position[0]), .C(n2), .D(SM_Sample_Position[2]), 
            .Z(n6887));
    defparam i1_4_lut_adj_460.INIT = "0xbabb";
    FA2 add_2353_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), .D0(n10049), 
        .CI0(n10049), .A1(GND_net), .B1(GND_net), .C1(n1[10]), .D1(n14833), 
        .CI1(n14833), .CO0(n14833), .CO1(n10051), .S0(n5339[9]), .S1(n5339[10]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2353_11.INIT0 = "0xc33c";
    defparam add_2353_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n10267), .CI0(n10267), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n15052), .CI1(n15052), .CO0(n15052), .S0(n87[15]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_461 (.A(SM_Sample_Position[1]), 
            .B(Next_Sample), .Z(n2));
    defparam i1_2_lut_adj_461.INIT = "0x4444";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n10265), .CI0(n10265), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n15049), .CI1(n15049), .CO0(n15049), 
        .CO1(n10267), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n10263), .CI0(n10263), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n15046), .CI1(n15046), .CO0(n15046), 
        .CO1(n10265), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n10261), .CI0(n10261), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n15043), .CI1(n15043), .CO0(n15043), 
        .CO1(n10263), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n10259), .CI0(n10259), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n15040), .CI1(n15040), .CO0(n15040), 
        .CO1(n10261), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n89[13]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n10257), .CI0(n10257), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n15037), .CI1(n15037), .CO0(n15037), 
        .CO1(n10259), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n10255), .CI0(n10255), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n15034), .CI1(n15034), .CO0(n15034), 
        .CO1(n10257), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n10253), .CI0(n10253), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n15031), .CI1(n15031), .CO0(n15031), 
        .CO1(n10255), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n14776), 
        .CI1(n14776), .CO0(n14776), .CO1(n10253), .S1(n87[0]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i2_3_lut (.A(n5339[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n89[1]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i2_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1241[0]), 
            .SP(n6574), .CK(Main_Clock), .SR(n7_adj_1240), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7360_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n9966));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7360_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7338_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n9940));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7338_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7315_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n9964));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7315_3_lut.INIT = "0xcaca";
    FA2 add_2353_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), .D0(n10047), 
        .CI0(n10047), .A1(GND_net), .B1(GND_net), .C1(n1[8]), .D1(n14830), 
        .CI1(n14830), .CO0(n14830), .CO1(n10049), .S0(n5339[7]), .S1(n5339[8]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2353_9.INIT0 = "0xc33c";
    defparam add_2353_9.INIT1 = "0xc33c";
    FA2 add_2353_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), .D0(n10045), 
        .CI0(n10045), .A1(GND_net), .B1(GND_net), .C1(n1[6]), .D1(n14827), 
        .CI1(n14827), .CO0(n14827), .CO1(n10047), .S0(n5339[5]), .S1(n5339[6]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2353_7.INIT0 = "0xc33c";
    defparam add_2353_7.INIT1 = "0xc33c";
    FA2 add_481_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2300[15]), .D0(n10089), .CI0(n10089), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n15082), .CI1(n15082), .CO0(n15082), .S0(n87_adj_1241[15]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_481_add_5_17.INIT0 = "0xc33c";
    defparam add_481_add_5_17.INIT1 = "0xc33c";
    FA2 add_481_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2300[13]), .D0(n10087), .CI0(n10087), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2300[14]), .D1(n15079), .CI1(n15079), .CO0(n15079), .CO1(n10089), 
        .S0(n87_adj_1241[13]), .S1(n87_adj_1241[14]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_481_add_5_15.INIT0 = "0xc33c";
    defparam add_481_add_5_15.INIT1 = "0xc33c";
    FA2 add_481_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2300[11]), .D0(n10085), .CI0(n10085), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2300[12]), .D1(n15076), .CI1(n15076), .CO0(n15076), .CO1(n10087), 
        .S0(n87_adj_1241[11]), .S1(n87_adj_1241[12]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_481_add_5_13.INIT0 = "0xc33c";
    defparam add_481_add_5_13.INIT1 = "0xc33c";
    FA2 add_481_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2300[9]), .D0(n10083), .CI0(n10083), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2300[10]), .D1(n15073), .CI1(n15073), .CO0(n15073), .CO1(n10085), 
        .S0(n87_adj_1241[9]), .S1(n87_adj_1241[10]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_481_add_5_11.INIT0 = "0xc33c";
    defparam add_481_add_5_11.INIT1 = "0xc33c";
    FA2 add_481_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2300[7]), .D0(n10081), .CI0(n10081), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2300[8]), .D1(n15070), .CI1(n15070), .CO0(n15070), .CO1(n10083), 
        .S0(n87_adj_1241[7]), .S1(n87_adj_1241[8]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_481_add_5_9.INIT0 = "0xc33c";
    defparam add_481_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7330_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n9938));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7330_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i9764_2_lut (.A(SM_Sample_Position[2]), 
            .B(n6574), .Z(n7_adj_1240));
    defparam i9764_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7350_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n9946));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i7350_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n89[14]), 
            .SP(n5917), .CK(Main_Clock), .SR(n7291), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@8(27[16],35[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@8(38[11],45[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=36, LSE_RLINE=46 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n7622), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    wire wr_en_i_N_394;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_394));   /* synthesis lineinfo="@6(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_394), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11)_U1 
//

module \Adder(DIVISOR_BITS=11)_U1  (input reset_n_c, output \Adder_Total[0][5] , 
            input Main_Clock, input Adder_Clear, output \Adder_Total[0][6] , 
            output \Adder_Total[0][7] , output \Adder_Total[0][8] , output \Adder_Total[0][9] , 
            output \Adder_Total[0][10] , output \SM_Adder[0] , output \Adder_Total[0][11] , 
            output \Adder_Total[0][12] , output \Adder_Total[0][13] , output \Adder_Total[0][14] , 
            output \Adder_Total[0][4] , output \Adder_Total[0][3] , output \Adder_Total[0][2] , 
            input [10:0]\Adder_Mult[0] , input GND_net, input [15:0]Sample_Value, 
            output n23, output n22, output n21, output n20, output n19, 
            output n18, output n17, output n16, output n15, output n14, 
            output n13, output n12, output n11, output n10, output n9, 
            output n8, output n7, output n6, output n5, output n4, 
            output n3, output \Adder_Total[0][1] , output \Adder_Total[0][0] , 
            output \Adder_Total[0][23] , output _2, output \Adder_Total[0][24] , 
            input n7544, input n7543, output _14, input n7542, output _15, 
            input n7541, output _16, input n7540, output _17, input n7539, 
            output _18, input n7538, output _19, input n7537, output _20, 
            input n7536, output _21, input n7535, output _22, input n7534, 
            output _23, input n7533, output _24, input n7532, output _25, 
            input n7531, output _26, input n7530, output _27, input n7529, 
            output _28, input n7528, output _29, output \Adder_Total[0][21] , 
            output \Adder_Total[0][22] , input n7527, output _30, input n7526, 
            output _31, output \Adder_Total[0][19] , output \Adder_Total[0][20] , 
            output \Adder_Total[0][17] , output \Adder_Total[0][18] , output \Adder_Total[0][15] , 
            output \Adder_Total[0][16] , input n7515, output _32, input \Adder_Start[0] , 
            input n7485, output _33);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    wire [31:0]n167;
    
    wire n7461, n7426, n7459, n7457, n7431, n7428, n7424, n7449, 
        n3903, n7455, n7445, n7421, n7453, n7451;
    wire [1:0]n8_c;
    
    wire n7447, n7213, n7443, n7217, n7215, n7441, n7211, n7195, 
        n10114, n15157, n10112, n15154, n7439, n10110, n15151, 
        n10108, n15148, n10106, n15145, n10104, n14980, n10102, 
        n14965, n10100, n14935, n10098, n14875, n7437, n7435, 
        n7433, n10096, n14869, n10094, n14866, n10092, n14863, 
        n14860, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i5285_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7461));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5285_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5266_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7426));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5266_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5284_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7459));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5284_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5283_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7457));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5283_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5268_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7431));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5268_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5267_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7428));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5267_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5265_2_lut (.A(n167[23]), .B(reset_n_c), 
            .Z(n7424));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5265_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5279_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7449));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5279_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i6 (.D(n7459), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i7 (.D(n7457), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i8 (.D(n7455), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5282_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7455));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5282_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5277_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7445));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5277_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5264_2_lut (.A(n167[24]), .B(reset_n_c), 
            .Z(n7421));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5264_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i9 (.D(n7453), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i10 (.D(n7451), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i11 (.D(n7449), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i12 (.D(n7447), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5281_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7453));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5281_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i13 (.D(n7445), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5280_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7451));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5280_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5074_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7213));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5074_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i14 (.D(n7443), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i4 (.D(n7217), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i3 (.D(n7215), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i2 (.D(n7213), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5273_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7441));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5273_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i1 (.D(n7211), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][1] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[0] [10]), .A9(\Adder_Mult[0] [9]), 
          .A8(\Adder_Mult[0] [8]), .A7(\Adder_Mult[0] [7]), .A6(\Adder_Mult[0] [6]), 
          .A5(\Adder_Mult[0] [5]), .A4(\Adder_Mult[0] [4]), .A3(\Adder_Mult[0] [3]), 
          .A2(\Adder_Mult[0] [2]), .A1(\Adder_Mult[0] [1]), .A0(\Adder_Mult[0] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O31(n3), .O30(n4), .O29(n5), .O28(n6), 
          .O27(n7), .O26(n8), .O25(n9), .O24(n10), .O23(n11), .O22(n12), 
          .O21(n13), .O20(n14), .O19(n15), .O18(n16), .O17(n17), .O16(n18), 
          .O15(n19), .O14(n20), .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i0 (.D(n7195), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5072_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7211));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5072_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i2870_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n3903));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i2870_2_lut_2_lut.INIT = "0xbbbb";
    FD1P3XZ Working_Total_res1_res3__i21 (.D(n7544), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_2));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i21.REGSET = "RESET";
    defparam Working_Total_res1_res3__i21.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\Adder_Total[0][23] ), .C0(_2), 
        .D0(n10114), .CI0(n10114), .A1(GND_net), .B1(\Adder_Total[0][24] ), 
        .C1(_2), .D1(n15157), .CI1(n15157), .CO0(n15157), .S0(n167[23]), 
        .S1(n167[24]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res1_res3__i20 (.D(n7543), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_14));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i20.REGSET = "RESET";
    defparam Working_Total_res1_res3__i20.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i19 (.D(n7542), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_15));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i19.REGSET = "RESET";
    defparam Working_Total_res1_res3__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i18 (.D(n7541), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_16));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i18.REGSET = "RESET";
    defparam Working_Total_res1_res3__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i17 (.D(n7540), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_17));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i17.REGSET = "RESET";
    defparam Working_Total_res1_res3__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i16 (.D(n7539), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_18));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i16.REGSET = "RESET";
    defparam Working_Total_res1_res3__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i15 (.D(n7538), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_19));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i15.REGSET = "RESET";
    defparam Working_Total_res1_res3__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i14 (.D(n7537), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_20));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i14.REGSET = "RESET";
    defparam Working_Total_res1_res3__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i13 (.D(n7536), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_21));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i13.REGSET = "RESET";
    defparam Working_Total_res1_res3__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i12 (.D(n7535), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_22));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i12.REGSET = "RESET";
    defparam Working_Total_res1_res3__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i11 (.D(n7534), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_23));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i11.REGSET = "RESET";
    defparam Working_Total_res1_res3__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i10 (.D(n7533), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_24));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i10.REGSET = "RESET";
    defparam Working_Total_res1_res3__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i9 (.D(n7532), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_25));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i9.REGSET = "RESET";
    defparam Working_Total_res1_res3__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i8 (.D(n7531), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_26));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i8.REGSET = "RESET";
    defparam Working_Total_res1_res3__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i7 (.D(n7530), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_27));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i7.REGSET = "RESET";
    defparam Working_Total_res1_res3__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i6 (.D(n7529), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_28));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i6.REGSET = "RESET";
    defparam Working_Total_res1_res3__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i5 (.D(n7528), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_29));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i5.REGSET = "RESET";
    defparam Working_Total_res1_res3__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i4 (.D(n7527), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_30));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i4.REGSET = "RESET";
    defparam Working_Total_res1_res3__i4.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[0][21] ), .C0(_2), 
        .D0(n10112), .CI0(n10112), .A1(GND_net), .B1(\Adder_Total[0][22] ), 
        .C1(_2), .D1(n15154), .CI1(n15154), .CO0(n15154), .CO1(n10114), 
        .S0(n167[21]), .S1(n167[22]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res1_res3__i3 (.D(n7526), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_31));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i3.REGSET = "RESET";
    defparam Working_Total_res1_res3__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i2 (.D(n7515), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_32));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i2.REGSET = "RESET";
    defparam Working_Total_res1_res3__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5272_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7439));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5272_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[0][19] ), .C0(_14), 
        .D0(n10110), .CI0(n10110), .A1(GND_net), .B1(\Adder_Total[0][20] ), 
        .C1(_2), .D1(n15151), .CI1(n15151), .CO0(n15151), .CO1(n10112), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(_16), 
        .D0(n10108), .CI0(n10108), .A1(GND_net), .B1(\Adder_Total[0][18] ), 
        .C1(_15), .D1(n15148), .CI1(n15148), .CO0(n15148), .CO1(n10110), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(_18), 
        .D0(n10106), .CI0(n10106), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(_17), .D1(n15145), .CI1(n15145), .CO0(n15145), .CO1(n10108), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5276_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7443));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5276_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(_20), 
        .D0(n10104), .CI0(n10104), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(_19), .D1(n14980), .CI1(n14980), .CO0(n14980), .CO1(n10106), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(_22), 
        .D0(n10102), .CI0(n10102), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(_21), .D1(n14965), .CI1(n14965), .CO0(n14965), .CO1(n10104), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(_24), 
        .D0(n10100), .CI0(n10100), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(_23), .D1(n14935), .CI1(n14935), .CO0(n14935), .CO1(n10102), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(_26), 
        .D0(n10098), .CI0(n10098), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(_25), .D1(n14875), .CI1(n14875), .CO0(n14875), .CO1(n10100), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i15 (.D(n7441), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5076_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7217));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5076_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5271_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7437));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5271_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5270_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7435));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5270_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5269_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7433));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5269_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5075_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7215));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5075_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4992_3_lut_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[0] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4992_3_lut_3_lut_3_lut.INIT = "0x4040";
    FD1P3XZ Working_Total_res1_res3__i1 (.D(n7485), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_33));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i1.REGSET = "RESET";
    defparam Working_Total_res1_res3__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i16 (.D(n7439), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(_28), 
        .D0(n10096), .CI0(n10096), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(_27), .D1(n14869), .CI1(n14869), .CO0(n14869), .CO1(n10098), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(_30), 
        .D0(n10094), .CI0(n10094), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(_29), .D1(n14866), .CI1(n14866), .CO0(n14866), .CO1(n10096), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0][1] ), .C0(_32), 
        .D0(n10092), .CI0(n10092), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(_31), .D1(n14863), .CI1(n14863), .CO0(n14863), .CO1(n10094), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0][0] ), .C1(_33), .D1(n14860), .CI1(n14860), 
        .CO0(n14860), .CO1(n10092), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i17 (.D(n7437), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5041_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7195));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5041_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i18 (.D(n7435), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][18] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i19 (.D(n7433), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][19] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i20 (.D(n7431), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][20] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5278_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7447));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5278_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i21 (.D(n7428), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][21] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i22 (.D(n7426), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][22] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i23 (.D(n7424), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][23] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i23.REGSET = "RESET";
    defparam o_Accumulator__i23.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i24 (.D(n7421), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][24] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i24.REGSET = "RESET";
    defparam o_Accumulator__i24.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i5 (.D(n7461), 
            .SP(n3903), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11) 
//

module \Adder(DIVISOR_BITS=11)  (output \Adder_Total[1][6] , input Main_Clock, 
            input Adder_Clear, output \Adder_Total[1][7] , output \Adder_Total[1][8] , 
            output \Adder_Total[1][9] , output \Adder_Total[1][10] , input reset_n_c, 
            input GND_net, output \Adder_Total[1][15] , output _50, output \Adder_Total[1][16] , 
            output _49, output \Adder_Total[1][11] , output \Adder_Total[1][12] , 
            output \Adder_Total[1][13] , output _52, output \Adder_Total[1][14] , 
            output _51, output _54, output _53, output \Adder_Total[1][17] , 
            output \Adder_Total[1][18] , output \Adder_Total[1][19] , output \Adder_Total[1][20] , 
            output \Adder_Total[1][1] , output \Adder_Total[1][21] , output \Adder_Total[1][3] , 
            output \Adder_Total[1][22] , output _56, output _55, output _58, 
            output _57, output \Adder_Total[1][5] , output _60, output _59, 
            output _62, output \Adder_Total[1][4] , output _61, output \Adder_Total[1][23] , 
            output _64, output \Adder_Total[1][2] , output _63, output \Adder_Total[1][0] , 
            output \<NoName> , output \Adder_Total[1][24] , input \SM_Adder[0] , 
            input [1:0]Adder_Start, output n3868, output n3870, input [10:0]\Adder_Mult[1] , 
            input [15:0]Sample_Value, output n23, output n22, output n21, 
            output n20, output n19, output n18, output n17, output n16, 
            output n15, output n14, output n13, output n12, output n11, 
            output n10, output n9, output n8, output n7, output n6, 
            output n5, output n4, output n3, input n7508, output _34, 
            input n7507, output _46, input n7506, output _47, input n7505, 
            output _48, input n7504, input n7503, input n7502, input n7501, 
            input n7500, input n7499, input n7498, input n7497, input n7496, 
            input n7495, input n7494, input n7493, input n7492, input n7491, 
            input n7490, input n7489, input n7475);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    
    wire n7276, n3908, n7274, n7272, n7270, n7268;
    wire [31:0]n167;
    
    wire n7256, n10139, n14974, n10141, n7254, n7278, n7266, n7252, 
        n7264, n10137, n14968, n7262, n10135, n14896, n7260, n7258, 
        n7250;
    wire [1:0]n8_c;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n7248, n7286, n7246, n7282, n7244, n10133, n14815, n10131, 
        n14794, n7188, n10129, n14791, n10127, n14788, n7242, 
        n10125, n14785, n14782, n7280, n7240, n7284, n10147, n14992, 
        n10145, n14986, n10143, n14983, n14977, VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i7 (.D(n7274), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i8 (.D(n7272), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i9 (.D(n7270), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i10 (.D(n7268), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i11 (.D(n7266), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5122_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7256));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5122_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(_50), 
        .D0(n10139), .CI0(n10139), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(_49), .D1(n14974), .CI1(n14974), .CO0(n14974), .CO1(n10141), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5121_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7254));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5121_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5134_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7278));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5134_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5128_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7266));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5128_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5120_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7252));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5120_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i12 (.D(n7264), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i13 (.D(n7262), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(_52), 
        .D0(n10137), .CI0(n10137), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(_51), .D1(n14968), .CI1(n14968), .CO0(n14968), .CO1(n10139), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i14 (.D(n7260), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(_54), 
        .D0(n10135), .CI0(n10135), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(_53), .D1(n14896), .CI1(n14896), .CO0(n14896), .CO1(n10137), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i15 (.D(n7258), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5127_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7264));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5127_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i16 (.D(n7256), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i17 (.D(n7254), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i18 (.D(n7252), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][18] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5119_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7250));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5119_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i19 (.D(n7250), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][19] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i20 (.D(n7248), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][20] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i1 (.D(n7286), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][1] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5125_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7262));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5125_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i21 (.D(n7246), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][21] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i3 (.D(n7282), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5117_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7248));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5117_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i22 (.D(n7244), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][22] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i23 (.D(n7242), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][23] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i23.REGSET = "RESET";
    defparam o_Accumulator__i23.SRMODE = "ASYNC";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(_56), 
        .D0(n10133), .CI0(n10133), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(_55), .D1(n14815), .CI1(n14815), .CO0(n14815), .CO1(n10135), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A+!(B))" *) LUT4 i2868_2_lut_2_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .Z(n3908));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i2868_2_lut_2_lut.INIT = "0xbbbb";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(_58), 
        .D0(n10131), .CI0(n10131), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(_57), .D1(n14794), .CI1(n14794), .CO0(n14794), .CO1(n10133), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4997_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7188));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4997_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(_60), 
        .D0(n10129), .CI0(n10129), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(_59), .D1(n14791), .CI1(n14791), .CO0(n14791), .CO1(n10131), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(_62), 
        .D0(n10127), .CI0(n10127), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(_61), .D1(n14788), .CI1(n14788), .CO0(n14788), .CO1(n10129), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i4 (.D(n7280), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1][1] ), .C0(_64), 
        .D0(n10125), .CI0(n10125), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(_63), .D1(n14785), .CI1(n14785), .CO0(n14785), .CO1(n10127), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1][0] ), .C1(\<NoName> ), .D1(n14782), .CI1(n14782), 
        .CO0(n14782), .CO1(n10125), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i24 (.D(n7240), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][24] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i24.REGSET = "RESET";
    defparam o_Accumulator__i24.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i5 (.D(n7278), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[0]), .Z(n3868));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_459 (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[1]), .Z(n3870));
    defparam i2_3_lut_4_lut_adj_459.INIT = "0x0200";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i0 (.D(n7188), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4986_3_lut_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[1]), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4986_3_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i5138_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7284));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5138_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5114_2_lut (.A(n167[23]), .B(reset_n_c), 
            .Z(n7242));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5114_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5133_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7276));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5133_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5132_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7274));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5132_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5139_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7286));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5139_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[1] [10]), .A9(\Adder_Mult[1] [9]), 
          .A8(\Adder_Mult[1] [8]), .A7(\Adder_Mult[1] [7]), .A6(\Adder_Mult[1] [6]), 
          .A5(\Adder_Mult[1] [5]), .A4(\Adder_Mult[1] [4]), .A3(\Adder_Mult[1] [3]), 
          .A2(\Adder_Mult[1] [2]), .A1(\Adder_Mult[1] [1]), .A0(\Adder_Mult[1] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O31(n3), .O30(n4), .O29(n5), .O28(n6), 
          .O27(n7), .O26(n8), .O25(n9), .O24(n10), .O23(n11), .O22(n12), 
          .O21(n13), .O20(n14), .O19(n15), .O18(n16), .O17(n17), .O16(n18), 
          .O15(n19), .O14(n20), .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i5131_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7272));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5131_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5136_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7280));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5136_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5113_2_lut (.A(n167[24]), .B(reset_n_c), 
            .Z(n7240));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5113_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5130_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7270));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5130_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5116_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7246));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5116_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5129_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7268));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5129_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i21 (.D(n7508), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_34));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i21.REGSET = "RESET";
    defparam Working_Total_res2_res4__i21.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i20 (.D(n7507), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_46));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i20.REGSET = "RESET";
    defparam Working_Total_res2_res4__i20.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i19 (.D(n7506), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_47));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i19.REGSET = "RESET";
    defparam Working_Total_res2_res4__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i18 (.D(n7505), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_48));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i18.REGSET = "RESET";
    defparam Working_Total_res2_res4__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i17 (.D(n7504), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_49));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i17.REGSET = "RESET";
    defparam Working_Total_res2_res4__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i2 (.D(n7284), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res2_res4__i16 (.D(n7503), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_50));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i16.REGSET = "RESET";
    defparam Working_Total_res2_res4__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i15 (.D(n7502), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_51));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i15.REGSET = "RESET";
    defparam Working_Total_res2_res4__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i14 (.D(n7501), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_52));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i14.REGSET = "RESET";
    defparam Working_Total_res2_res4__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i13 (.D(n7500), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_53));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i13.REGSET = "RESET";
    defparam Working_Total_res2_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i12 (.D(n7499), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_54));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i12.REGSET = "RESET";
    defparam Working_Total_res2_res4__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i11 (.D(n7498), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_55));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i11.REGSET = "RESET";
    defparam Working_Total_res2_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i10 (.D(n7497), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_56));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i10.REGSET = "RESET";
    defparam Working_Total_res2_res4__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i9 (.D(n7496), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_57));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i9.REGSET = "RESET";
    defparam Working_Total_res2_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i8 (.D(n7495), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_58));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i8.REGSET = "RESET";
    defparam Working_Total_res2_res4__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i7 (.D(n7494), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_59));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i7.REGSET = "RESET";
    defparam Working_Total_res2_res4__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i6 (.D(n7493), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_60));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i6.REGSET = "RESET";
    defparam Working_Total_res2_res4__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i5 (.D(n7492), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_61));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i5.REGSET = "RESET";
    defparam Working_Total_res2_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i4 (.D(n7491), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_62));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i4.REGSET = "RESET";
    defparam Working_Total_res2_res4__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i3 (.D(n7490), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_63));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i3.REGSET = "RESET";
    defparam Working_Total_res2_res4__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i2 (.D(n7489), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_64));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i2.REGSET = "RESET";
    defparam Working_Total_res2_res4__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i1 (.D(n7475), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(\<NoName> ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i1.REGSET = "RESET";
    defparam Working_Total_res2_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5137_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7282));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5137_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\Adder_Total[1][23] ), .C0(_34), 
        .D0(n10147), .CI0(n10147), .A1(GND_net), .B1(\Adder_Total[1][24] ), 
        .C1(_34), .D1(n14992), .CI1(n14992), .CO0(n14992), .S0(n167[23]), 
        .S1(n167[24]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[1][21] ), .C0(_34), 
        .D0(n10145), .CI0(n10145), .A1(GND_net), .B1(\Adder_Total[1][22] ), 
        .C1(_34), .D1(n14986), .CI1(n14986), .CO0(n14986), .CO1(n10147), 
        .S0(n167[21]), .S1(n167[22]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[1][19] ), .C0(_46), 
        .D0(n10143), .CI0(n10143), .A1(GND_net), .B1(\Adder_Total[1][20] ), 
        .C1(_34), .D1(n14983), .CI1(n14983), .CO0(n14983), .CO1(n10145), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(_48), 
        .D0(n10141), .CI0(n10141), .A1(GND_net), .B1(\Adder_Total[1][18] ), 
        .C1(_47), .D1(n14977), .CI1(n14977), .CO0(n14977), .CO1(n10143), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5124_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7260));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5124_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5115_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7244));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5115_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5123_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7258));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5123_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=82, LSE_RLINE=91 *) FD1P3XZ o_Accumulator__i6 (.D(n7276), 
            .SP(n3908), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (input [10:0]\Scale_Initial[0] , input Scaler_Reset, 
            output [10:0]\Adder_Mult[0] , input Main_Clock, input [10:0]\Harmonic_Scale[0] , 
            input \Scaler_Start[0] , output \Scaler_Ready[0] , input GND_net, 
            input VCC_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(19[7],19[17])"*/
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]o_Mult_10__N_825;
    
    wire n6854;
    wire [10:0]n1;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n11554, n7511, n10278, n14812, n10276, n14809, n10274, 
        n14806, n10272, n14803, n10270, n14800, n14797, GND_net_c, 
        VCC_net_c;
    
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_825[9]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_825[8]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_825[7]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_825[6]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_825[5]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_825[4]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_825[3]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_825[2]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_825[1]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_825[0]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n7511), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[0] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[0] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .D(\Scaler_Ready[0] ), 
            .Z(n11554));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4502_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .Z(n7511));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i4502_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[0] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[0] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n6854));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[0] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_Ready (.D(n11554), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    FA2 add_1812_12 (.A0(GND_net), .B0(\Adder_Mult[0] [10]), .C0(n1[10]), 
        .D0(n10278), .CI0(n10278), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14812), .CI1(n14812), .CO0(n14812), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1812_12.INIT0 = "0xc33c";
    defparam add_1812_12.INIT1 = "0xc33c";
    FA2 add_1812_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n10276), .CI0(n10276), .A1(GND_net), .B1(\Adder_Mult[0] [9]), 
        .C1(n1[9]), .D1(n14809), .CI1(n14809), .CO0(n14809), .CO1(n10278), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1812_10.INIT0 = "0xc33c";
    defparam add_1812_10.INIT1 = "0xc33c";
    FA2 add_1812_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n10274), .CI0(n10274), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n14806), .CI1(n14806), .CO0(n14806), .CO1(n10276), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1812_8.INIT0 = "0xc33c";
    defparam add_1812_8.INIT1 = "0xc33c";
    FA2 add_1812_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n10272), .CI0(n10272), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n14803), .CI1(n14803), .CO0(n14803), .CO1(n10274), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1812_6.INIT0 = "0xc33c";
    defparam add_1812_6.INIT1 = "0xc33c";
    FA2 add_1812_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n10270), .CI0(n10270), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n14800), .CI1(n14800), .CO0(n14800), .CO1(n10272), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1812_4.INIT0 = "0xc33c";
    defparam add_1812_4.INIT1 = "0xc33c";
    FA2 add_1812_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n14797), .CI1(n14797), .CO0(n14797), .CO1(n10270), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1812_2.INIT0 = "0xc33c";
    defparam add_1812_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=101, LSE_RLINE=109 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_825[10]), 
            .SP(n6854), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule
