{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1401215607859 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "battleships EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"battleships\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1401215608099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1401215608131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1401215608131 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1401215608185 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1401215608185 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1401215608480 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1401215608494 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1401215609379 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1401215609379 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1401215609379 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 30540 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1401215609406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 30541 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1401215609406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 30542 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1401215609406 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1401215609406 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1401215609456 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1401215612020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "battleships.sdc " "Synopsys Design Constraints File file not found: 'battleships.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1401215612040 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1401215612041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1401215612100 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1401215612381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1401215613774 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "legend_on " "Destination node legend_on" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { legend_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3655 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613774 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "placing_on " "Destination node placing_on" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 101 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { placing_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3631 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613774 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game_over " "Destination node game_over" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_over } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 4090 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613774 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1401215613774 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1401215613774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1401215613775 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1401215613775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1401215613775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_column\[9\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_column[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[6\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[6\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_row[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[7\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[7\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_row[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[8\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[8\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_row[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[5\] " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_row\[5\]" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/vga_sync.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_row[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:vga_0\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/vga_sync.vhd" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_clock_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 28176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613775 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1401215613775 ""}  } { { "files/vga_sync.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/vga_sync.vhd" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_clock_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1401215613775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Audio_Example:Sounds\|avconf:avc\|mI2C_CTRL_CLK  " "Automatically promoted node DE2_Audio_Example:Sounds\|avconf:avc\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1401215613776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Sounds\|avconf:avc\|LUT_INDEX\[2\] " "Destination node DE2_Audio_Example:Sounds\|avconf:avc\|LUT_INDEX\[2\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/avconf/avconf.v" 97 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 997 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Sounds\|avconf:avc\|LUT_INDEX\[3\] " "Destination node DE2_Audio_Example:Sounds\|avconf:avc\|LUT_INDEX\[3\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/avconf/avconf.v" 97 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Sounds\|avconf:avc\|LUT_INDEX\[4\] " "Destination node DE2_Audio_Example:Sounds\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/avconf/avconf.v" 97 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Sounds\|avconf:avc\|LUT_INDEX\[5\] " "Destination node DE2_Audio_Example:Sounds\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/avconf/avconf.v" 97 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Sounds\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node DE2_Audio_Example:Sounds\|avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "files/avconf/I2C_Controller.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/avconf/I2C_Controller.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 4770 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_Audio_Example:Sounds\|avconf:avc\|mI2C_CTRL_CLK~0 " "Destination node DE2_Audio_Example:Sounds\|avconf:avc\|mI2C_CTRL_CLK~0" {  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/avconf/avconf.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Sounds|avconf:avc|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 4795 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1401215613776 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/avconf/avconf.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Sounds|avconf:avc|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 1030 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1401215613776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered  " "Automatically promoted node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1401215613777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~1 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~1" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 27221 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~2 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~2" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 27222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~3 " "Destination node ps2:keyboard_0\|keyboard:u1\|keyboard_clk_filtered~3" {  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 27223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1401215613777 ""}  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/keyboard.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|keyboard_clk_filtered } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 910 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1401215613777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Audio_Example:Sounds\|avconf:avc\|Mux2~1  " "Automatically promoted node DE2_Audio_Example:Sounds\|avconf:avc\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1401215613778 ""}  } { { "files/avconf/avconf.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/avconf/avconf.v" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_Audio_Example:Sounds|avconf:avc|Mux2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 27258 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1401215613778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard_0\|keyboard:u1\|scan_ready  " "Automatically promoted node ps2:keyboard_0\|keyboard:u1\|scan_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1401215613778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|oneshot:pulser\|process_0~0 " "Destination node ps2:keyboard_0\|oneshot:pulser\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|oneshot:pulser|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 27218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard_0\|oneshot:pulser\|delay~0 " "Destination node ps2:keyboard_0\|oneshot:pulser\|delay~0" {  } { { "files/oneshot.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/oneshot.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|oneshot:pulser|delay~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 27250 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613778 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1401215613778 ""}  } { { "files/keyboard.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/keyboard.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2:keyboard_0|keyboard:u1|scan_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 911 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1401215613778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[5\]~27  " "Automatically promoted node VGA_top_level:vga_0\|pixelGenerator:videoGen\|char_addr\[5\]~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""}  } { { "files/pixelGenerator.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/pixelGenerator.vhd" 324 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_top_level:vga_0|pixelGenerator:videoGen|char_addr[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 6412 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1401215613779 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "init  " "Automatically promoted node init " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init " "Destination node init" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saved1\[31\] " "Destination node saved1\[31\]" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 196 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saved1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saved1\[0\] " "Destination node saved1\[0\]" {  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 196 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saved1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_y\[2\] " "Destination node \\game:opp_cursor_y\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_y\[0\] " "Destination node \\game:opp_cursor_y\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_y\[3\] " "Destination node \\game:opp_cursor_y\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3139 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_y\[1\] " "Destination node \\game:opp_cursor_y\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_x\[3\] " "Destination node \\game:opp_cursor_x\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_x\[2\] " "Destination node \\game:opp_cursor_x\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\game:opp_cursor_x\[1\] " "Destination node \\game:opp_cursor_x\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \game:opp_cursor_x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1401215613779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1401215613779 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1401215613779 ""}  } { { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 3315 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1401215613779 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1401215616054 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1401215616076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1401215616078 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1401215616102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1401215616120 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1401215616136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1401215616136 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1401215616152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1401215617411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1401215617426 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1401215617426 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "files/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "files/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "files/DE2_Audio_Example.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/DE2_Audio_Example.v" 8362 0 0 } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 107 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1401215617579 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK " "PLL \"DE2_Audio_Example:Sounds\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "files/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "files/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "files/DE2_Audio_Example.v" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/DE2_Audio_Example.v" 8362 0 0 } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 107 0 0 } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1401215617580 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401215617896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1401215621762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401215640934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1401215641135 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1401215791347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:30 " "Fitter placement operations ending: elapsed time is 00:02:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401215791347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1401215795252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "39 " "Router estimated average interconnect usage is 39% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "87 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 1 { 0 "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1401215829099 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1401215829099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "356 " "Routing phase ended with 356 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Quartus II" 0 -1 1401215975119 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "89 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 89% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 1 { 0 "Router estimated peak interconnect usage is 89% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 89% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1401215975119 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "high " "The likelihood of this design fitting with aggressive routability optimizations is high" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Quartus II" 0 -1 1401215975119 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1401215975119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:59 " "Fitter routing operations ending: elapsed time is 00:02:59" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401215975630 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "c:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/mantzouj/Documents/GitHub/battleships/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1401215975651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1401215975651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1401215977426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1401215977426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401215995292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1401215995450 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1401216439029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:07:24 " "Fitter placement operations ending: elapsed time is 00:07:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401216439029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1401216442262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "70 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 70% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 1 { 0 "Router estimated peak interconnect usage is 70% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 70% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1401216483031 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1401216483031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:27 " "Fitter routing operations ending: elapsed time is 00:02:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401216591233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1401216591240 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "56.86 " "Total time spent on timing analysis during the Fitter is 56.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1401216592065 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1401216592145 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[0\] 0 " "Pin \"VGA_RED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[1\] 0 " "Pin \"VGA_RED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[2\] 0 " "Pin \"VGA_RED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[3\] 0 " "Pin \"VGA_RED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[4\] 0 " "Pin \"VGA_RED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[5\] 0 " "Pin \"VGA_RED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[6\] 0 " "Pin \"VGA_RED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[7\] 0 " "Pin \"VGA_RED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[8\] 0 " "Pin \"VGA_RED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_RED\[9\] 0 " "Pin \"VGA_RED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[0\] 0 " "Pin \"VGA_GREEN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[1\] 0 " "Pin \"VGA_GREEN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[2\] 0 " "Pin \"VGA_GREEN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[3\] 0 " "Pin \"VGA_GREEN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[4\] 0 " "Pin \"VGA_GREEN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[5\] 0 " "Pin \"VGA_GREEN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[6\] 0 " "Pin \"VGA_GREEN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[7\] 0 " "Pin \"VGA_GREEN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[8\] 0 " "Pin \"VGA_GREEN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_GREEN\[9\] 0 " "Pin \"VGA_GREEN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[0\] 0 " "Pin \"VGA_BLUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[1\] 0 " "Pin \"VGA_BLUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[2\] 0 " "Pin \"VGA_BLUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[3\] 0 " "Pin \"VGA_BLUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[4\] 0 " "Pin \"VGA_BLUE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[5\] 0 " "Pin \"VGA_BLUE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[6\] 0 " "Pin \"VGA_BLUE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[7\] 0 " "Pin \"VGA_BLUE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[8\] 0 " "Pin \"VGA_BLUE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLUE\[9\] 0 " "Pin \"VGA_BLUE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HORIZ_SYNC 0 " "Pin \"HORIZ_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERT_SYNC 0 " "Pin \"VERT_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out 0 " "Pin \"data_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1401216592871 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1401216592871 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1401216599410 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1401216600685 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1401216607808 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1401216608990 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1401216609392 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1401216609918 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1401216609918 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "files/battleships.vhd" "" { Text "C:/Users/mantzouj/Documents/GitHub/battleships/files/battleships.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mantzouj/Documents/GitHub/battleships/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1401216609918 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1401216609918 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1401216609919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mantzouj/Documents/GitHub/battleships/output_files/battleships.fit.smsg " "Generated suppressed messages file C:/Users/mantzouj/Documents/GitHub/battleships/output_files/battleships.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1401216611766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401216616980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 27 13:50:16 2014 " "Processing ended: Tue May 27 13:50:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401216616980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:51 " "Elapsed time: 00:16:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401216616980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:42 " "Total CPU time (on all processors): 00:16:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401216616980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1401216616980 ""}
