Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Sat Nov 07 16:55:01 2015
| Host         : JJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GameTop_timing_summary_routed.rpt -rpx GameTop_timing_summary_routed.rpx
| Design       : GameTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: div/slowClk_reg/C (HIGH)

 There are 137 register/latch pins with no clock driven by root clock pin: game/game_clk1/slowClk_reg/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: kb_one/clk_7_seg/slowClk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_one/kb1/div1/slowClk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.300        0.000                      0                  359        0.233        0.000                      0                  359        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.300        0.000                      0                  331        0.233        0.000                      0                  331        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.949        0.000                      0                   28        0.553        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.844ns (43.532%)  route 2.392ns (56.468%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.558     5.079    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.954     6.490    game/game_clk1/counter_reg[3]
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  game/game_clk1/counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.614    game/game_clk1/counter[0]_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.164    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.278    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.392    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.549 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.316     7.865    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329     8.194 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.122     9.315    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X44Y17         FDSE                                         r  game/game_clk1/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.440    14.781    game/game_clk1/CLK
    SLICE_X44Y17         FDSE                                         r  game/game_clk1/counter_reg[0]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y17         FDSE (Setup_fdse_C_S)       -0.429    14.615    game/game_clk1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.844ns (43.532%)  route 2.392ns (56.468%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.558     5.079    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.954     6.490    game/game_clk1/counter_reg[3]
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  game/game_clk1/counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.614    game/game_clk1/counter[0]_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.164    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.278    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.392    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.549 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.316     7.865    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329     8.194 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.122     9.315    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.440    14.781    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[1]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y17         FDRE (Setup_fdre_C_R)       -0.429    14.615    game/game_clk1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.844ns (43.532%)  route 2.392ns (56.468%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.558     5.079    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.954     6.490    game/game_clk1/counter_reg[3]
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  game/game_clk1/counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.614    game/game_clk1/counter[0]_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.164    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.278    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.392    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.549 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.316     7.865    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329     8.194 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.122     9.315    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.440    14.781    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[2]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y17         FDRE (Setup_fdre_C_R)       -0.429    14.615    game/game_clk1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.844ns (43.532%)  route 2.392ns (56.468%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.558     5.079    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.954     6.490    game/game_clk1/counter_reg[3]
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  game/game_clk1/counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.614    game/game_clk1/counter[0]_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.164    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.278    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.392    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.549 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.316     7.865    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329     8.194 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          1.122     9.315    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.440    14.781    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y17         FDRE (Setup_fdre_C_R)       -0.429    14.615    game/game_clk1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.844ns (45.029%)  route 2.251ns (54.971%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.558     5.079    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.954     6.490    game/game_clk1/counter_reg[3]
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  game/game_clk1/counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.614    game/game_clk1/counter[0]_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.164    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.278    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.392    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.549 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.316     7.865    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329     8.194 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          0.981     9.174    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X44Y18         FDRE                                         r  game/game_clk1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.438    14.779    game/game_clk1/CLK
    SLICE_X44Y18         FDRE                                         r  game/game_clk1/counter_reg[4]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    game/game_clk1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.844ns (45.029%)  route 2.251ns (54.971%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.558     5.079    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.954     6.490    game/game_clk1/counter_reg[3]
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  game/game_clk1/counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.614    game/game_clk1/counter[0]_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.164    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.278    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.392    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.549 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.316     7.865    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329     8.194 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          0.981     9.174    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X44Y18         FDRE                                         r  game/game_clk1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.438    14.779    game/game_clk1/CLK
    SLICE_X44Y18         FDRE                                         r  game/game_clk1/counter_reg[5]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    game/game_clk1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.844ns (45.029%)  route 2.251ns (54.971%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.558     5.079    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.954     6.490    game/game_clk1/counter_reg[3]
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  game/game_clk1/counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.614    game/game_clk1/counter[0]_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.164    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.278    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.392    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.549 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.316     7.865    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329     8.194 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          0.981     9.174    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X44Y18         FDRE                                         r  game/game_clk1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.438    14.779    game/game_clk1/CLK
    SLICE_X44Y18         FDRE                                         r  game/game_clk1/counter_reg[6]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    game/game_clk1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 game/game_clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_clk1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.844ns (45.029%)  route 2.251ns (54.971%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.558     5.079    game/game_clk1/CLK
    SLICE_X44Y17         FDRE                                         r  game/game_clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  game/game_clk1/counter_reg[3]/Q
                         net (fo=3, routed)           0.954     6.490    game/game_clk1/counter_reg[3]
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  game/game_clk1/counter[0]_i_36/O
                         net (fo=1, routed)           0.000     6.614    game/game_clk1/counter[0]_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.164 r  game/game_clk1/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.164    game/game_clk1/counter_reg[0]_i_22_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  game/game_clk1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.278    game/game_clk1/counter_reg[0]_i_14_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  game/game_clk1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.392    game/game_clk1/counter_reg[0]_i_9_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.549 r  game/game_clk1/counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.316     7.865    game/game_clk1/counter_reg[0]_i_4_n_2
    SLICE_X44Y24         LUT3 (Prop_lut3_I0_O)        0.329     8.194 r  game/game_clk1/counter[0]_i_1/O
                         net (fo=28, routed)          0.981     9.174    game/game_clk1/counter[0]_i_1_n_0
    SLICE_X44Y18         FDRE                                         r  game/game_clk1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.438    14.779    game/game_clk1/CLK
    SLICE_X44Y18         FDRE                                         r  game/game_clk1/counter_reg[7]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    game/game_clk1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 kb_one/kb1/div1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/kb1/div1/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.766ns (19.674%)  route 3.127ns (80.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.557     5.078    kb_one/kb1/div1/CLK
    SLICE_X50Y21         FDRE                                         r  kb_one/kb1/div1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  kb_one/kb1/div1/counter_reg[3]/Q
                         net (fo=2, routed)           1.371     6.967    kb_one/kb1/div1/counter_reg[3]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  kb_one/kb1/div1/counter[0]_i_5__1/O
                         net (fo=2, routed)           0.677     7.769    kb_one/kb1/div1/counter[0]_i_5__1_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.893 r  kb_one/kb1/div1/counter[0]_i_1__2/O
                         net (fo=28, routed)          1.079     8.972    kb_one/kb1/div1/counter[0]_i_1__2_n_0
    SLICE_X50Y21         FDSE                                         r  kb_one/kb1/div1/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.440    14.781    kb_one/kb1/div1/CLK
    SLICE_X50Y21         FDSE                                         r  kb_one/kb1/div1/counter_reg[0]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X50Y21         FDSE (Setup_fdse_C_S)       -0.524    14.519    kb_one/kb1/div1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 kb_one/kb1/div1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/kb1/div1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.766ns (19.674%)  route 3.127ns (80.326%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.557     5.078    kb_one/kb1/div1/CLK
    SLICE_X50Y21         FDRE                                         r  kb_one/kb1/div1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  kb_one/kb1/div1/counter_reg[3]/Q
                         net (fo=2, routed)           1.371     6.967    kb_one/kb1/div1/counter_reg[3]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  kb_one/kb1/div1/counter[0]_i_5__1/O
                         net (fo=2, routed)           0.677     7.769    kb_one/kb1/div1/counter[0]_i_5__1_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.893 r  kb_one/kb1/div1/counter[0]_i_1__2/O
                         net (fo=28, routed)          1.079     8.972    kb_one/kb1/div1/counter[0]_i_1__2_n_0
    SLICE_X50Y21         FDRE                                         r  kb_one/kb1/div1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.440    14.781    kb_one/kb1/div1/CLK
    SLICE_X50Y21         FDRE                                         r  kb_one/kb1/div1/counter_reg[1]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X50Y21         FDRE (Setup_fdre_C_R)       -0.524    14.519    kb_one/kb1/div1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 kb_one/BCD_8bit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.994%)  route 0.172ns (48.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.554     1.437    kb_one/CLK
    SLICE_X45Y21         FDRE                                         r  kb_one/BCD_8bit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  kb_one/BCD_8bit_reg[6]/Q
                         net (fo=12, routed)          0.172     1.750    kb_one/Q[6]
    SLICE_X43Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  kb_one/reset_i_1/O
                         net (fo=1, routed)           0.000     1.795    game/reset_reg_0
    SLICE_X43Y21         FDRE                                         r  game/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.821     1.948    game/CLK
    SLICE_X43Y21         FDRE                                         r  game/reset_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.092     1.562    game/reset_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.181     1.800    kb_one/newkey
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.059     1.549    kb_one/single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 kb_one/clk_7_seg/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/clk_7_seg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.555     1.438    kb_one/clk_7_seg/CLK
    SLICE_X47Y29         FDRE                                         r  kb_one/clk_7_seg/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  kb_one/clk_7_seg/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.687    kb_one/clk_7_seg/counter_reg_n_0_[3]
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  kb_one/clk_7_seg/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.795    kb_one/clk_7_seg/counter_reg[0]_i_2__0_n_4
    SLICE_X47Y29         FDRE                                         r  kb_one/clk_7_seg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.823     1.950    kb_one/clk_7_seg/CLK
    SLICE_X47Y29         FDRE                                         r  kb_one/clk_7_seg/counter_reg[3]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.105     1.543    kb_one/clk_7_seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 kb_one/clk_7_seg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/clk_7_seg/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.556     1.439    kb_one/clk_7_seg/CLK
    SLICE_X47Y30         FDRE                                         r  kb_one/clk_7_seg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  kb_one/clk_7_seg/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.685    kb_one/clk_7_seg/counter_reg_n_0_[4]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  kb_one/clk_7_seg/counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.800    kb_one/clk_7_seg/counter_reg[4]_i_1__1_n_7
    SLICE_X47Y30         FDRE                                         r  kb_one/clk_7_seg/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.824     1.951    kb_one/clk_7_seg/CLK
    SLICE_X47Y30         FDRE                                         r  kb_one/clk_7_seg/counter_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.105     1.544    kb_one/clk_7_seg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 kb_one/clk_7_seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/clk_7_seg/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.555     1.438    kb_one/clk_7_seg/CLK
    SLICE_X47Y29         FDRE                                         r  kb_one/clk_7_seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  kb_one/clk_7_seg/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.689    kb_one/clk_7_seg/counter_reg_n_0_[2]
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.800 r  kb_one/clk_7_seg/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.800    kb_one/clk_7_seg/counter_reg[0]_i_2__0_n_5
    SLICE_X47Y29         FDRE                                         r  kb_one/clk_7_seg/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.823     1.950    kb_one/clk_7_seg/CLK
    SLICE_X47Y29         FDRE                                         r  kb_one/clk_7_seg/counter_reg[2]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.105     1.543    kb_one/clk_7_seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 kb_one/clk_7_seg/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/clk_7_seg/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.443    kb_one/clk_7_seg/CLK
    SLICE_X47Y34         FDRE                                         r  kb_one/clk_7_seg/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  kb_one/clk_7_seg/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.701    kb_one/clk_7_seg/counter_reg[23]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  kb_one/clk_7_seg/counter_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.809    kb_one/clk_7_seg/counter_reg[20]_i_1__1_n_4
    SLICE_X47Y34         FDRE                                         r  kb_one/clk_7_seg/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.828     1.955    kb_one/clk_7_seg/CLK
    SLICE_X47Y34         FDRE                                         r  kb_one/clk_7_seg/counter_reg[23]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.105     1.548    kb_one/clk_7_seg/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 div/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.446    div/CLK
    SLICE_X33Y46         FDRE                                         r  div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    div/counter_reg[15]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  div/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    div/counter_reg[12]_i_1__0_n_4
    SLICE_X33Y46         FDRE                                         r  div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.832     1.959    div/CLK
    SLICE_X33Y46         FDRE                                         r  div/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.564     1.447    div/CLK
    SLICE_X33Y47         FDRE                                         r  div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    div/counter_reg[19]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  div/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    div/counter_reg[16]_i_1__0_n_4
    SLICE_X33Y47         FDRE                                         r  div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.833     1.960    div/CLK
    SLICE_X33Y47         FDRE                                         r  div/counter_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 kb_one/clk_7_seg/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/clk_7_seg/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.559     1.442    kb_one/clk_7_seg/CLK
    SLICE_X47Y33         FDRE                                         r  kb_one/clk_7_seg/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  kb_one/clk_7_seg/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.700    kb_one/clk_7_seg/counter_reg[19]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  kb_one/clk_7_seg/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.808    kb_one/clk_7_seg/counter_reg[16]_i_1__1_n_4
    SLICE_X47Y33         FDRE                                         r  kb_one/clk_7_seg/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.827     1.954    kb_one/clk_7_seg/CLK
    SLICE_X47Y33         FDRE                                         r  kb_one/clk_7_seg/counter_reg[19]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y33         FDRE (Hold_fdre_C_D)         0.105     1.547    kb_one/clk_7_seg/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 kb_one/clk_7_seg/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/clk_7_seg/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.443    kb_one/clk_7_seg/CLK
    SLICE_X47Y35         FDRE                                         r  kb_one/clk_7_seg/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  kb_one/clk_7_seg/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.702    kb_one/clk_7_seg/counter_reg[27]
    SLICE_X47Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  kb_one/clk_7_seg/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.810    kb_one/clk_7_seg/counter_reg[24]_i_1__1_n_4
    SLICE_X47Y35         FDRE                                         r  kb_one/clk_7_seg/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.829     1.956    kb_one/clk_7_seg/CLK
    SLICE_X47Y35         FDRE                                         r  kb_one/clk_7_seg/counter_reg[27]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X47Y35         FDRE (Hold_fdre_C_D)         0.105     1.548    kb_one/clk_7_seg/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X33Y43   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   div/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   div/counter_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   div/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   div/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   div/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   div/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   game/direction_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   game/direction_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y17   game/game_clk1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y17   game/game_clk1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   game/game_clk1/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   game/game_clk1/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   game/game_clk1/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   game/game_clk1/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   game/game_clk1/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   game/game_clk1/counter_reg[25]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.642ns (24.007%)  route 2.032ns (75.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.511     7.831    kb_one/ld
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.642ns (24.007%)  route 2.032ns (75.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.511     7.831    kb_one/ld
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.642ns (24.007%)  route 2.032ns (75.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.511     7.831    kb_one/ld
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.642ns (24.007%)  route 2.032ns (75.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.511     7.831    kb_one/ld
    SLICE_X2Y2           FDCE                                         f  kb_one/LED_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520    14.861    kb_one/CLK
    SLICE_X2Y2           FDCE                                         r  kb_one/LED_count_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.781    kb_one/LED_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.642ns (25.342%)  route 1.891ns (74.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.370     7.691    kb_one/ld
    SLICE_X2Y3           FDPE                                         f  kb_one/LED_count_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y3           FDPE                                         r  kb_one/LED_count_reg[7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDPE (Recov_fdpe_C_PRE)     -0.361    14.738    kb_one/LED_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.642ns (25.342%)  route 1.891ns (74.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.370     7.691    kb_one/ld
    SLICE_X2Y3           FDCE                                         f  kb_one/LED_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y3           FDCE                                         r  kb_one/LED_count_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDCE (Recov_fdce_C_CLR)     -0.319    14.780    kb_one/LED_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.642ns (25.342%)  route 1.891ns (74.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.370     7.691    kb_one/ld
    SLICE_X2Y3           FDCE                                         f  kb_one/LED_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y3           FDCE                                         r  kb_one/LED_count_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDCE (Recov_fdce_C_CLR)     -0.319    14.780    kb_one/LED_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.642ns (25.342%)  route 1.891ns (74.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.370     7.691    kb_one/ld
    SLICE_X2Y3           FDCE                                         f  kb_one/LED_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y3           FDCE                                         r  kb_one/LED_count_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDCE (Recov_fdce_C_CLR)     -0.319    14.780    kb_one/LED_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.642ns (26.945%)  route 1.741ns (73.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.219     7.540    kb_one/ld
    SLICE_X2Y4           FDPE                                         f  kb_one/LED_count_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y4           FDPE                                         r  kb_one/LED_count_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y4           FDPE (Recov_fdpe_C_PRE)     -0.361    14.738    kb_one/LED_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 kb_one/single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.642ns (26.945%)  route 1.741ns (73.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    kb_one/CLK
    SLICE_X2Y9           FDRE                                         r  kb_one/single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  kb_one/single_pulse_reg/Q
                         net (fo=1, routed)           0.521     6.196    kb_one/single_pulse
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.124     6.320 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          1.219     7.540    kb_one/ld
    SLICE_X2Y4           FDPE                                         f  kb_one/LED_count_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.860    kb_one/CLK
    SLICE_X2Y4           FDPE                                         r  kb_one/LED_count_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y4           FDPE (Recov_fdpe_C_PRE)     -0.361    14.738    kb_one/LED_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  7.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.073%)  route 0.316ns (62.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.216     1.979    kb_one/ld
    SLICE_X2Y8           FDCE                                         f  kb_one/LED_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y8           FDCE                                         r  kb_one/LED_count_reg[24]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.073%)  route 0.316ns (62.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.216     1.979    kb_one/ld
    SLICE_X2Y8           FDCE                                         f  kb_one/LED_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y8           FDCE                                         r  kb_one/LED_count_reg[25]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.073%)  route 0.316ns (62.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.216     1.979    kb_one/ld
    SLICE_X2Y8           FDCE                                         f  kb_one/LED_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y8           FDCE                                         r  kb_one/LED_count_reg[26]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.073%)  route 0.316ns (62.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.216     1.979    kb_one/ld
    SLICE_X2Y8           FDCE                                         f  kb_one/LED_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y8           FDCE                                         r  kb_one/LED_count_reg[27]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.893%)  route 0.379ns (67.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.280     2.043    kb_one/ld
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[21]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.893%)  route 0.379ns (67.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.280     2.043    kb_one/ld
    SLICE_X2Y7           FDCE                                         f  kb_one/LED_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDCE                                         r  kb_one/LED_count_reg[22]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.426    kb_one/LED_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[20]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.893%)  route 0.379ns (67.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.280     2.043    kb_one/ld
    SLICE_X2Y7           FDPE                                         f  kb_one/LED_count_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDPE                                         r  kb_one/LED_count_reg[20]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDPE (Remov_fdpe_C_PRE)     -0.071     1.422    kb_one/LED_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[23]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.893%)  route 0.379ns (67.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.280     2.043    kb_one/ld
    SLICE_X2Y7           FDPE                                         f  kb_one/LED_count_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    kb_one/CLK
    SLICE_X2Y7           FDPE                                         r  kb_one/LED_count_reg[23]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDPE (Remov_fdpe_C_PRE)     -0.071     1.422    kb_one/LED_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.560%)  route 0.443ns (70.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.344     2.106    kb_one/ld
    SLICE_X2Y6           FDCE                                         f  kb_one/LED_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDCE                                         r  kb_one/LED_count_reg[16]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 kb_one/newkey_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb_one/LED_count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.560%)  route 0.443ns (70.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    kb_one/CLK
    SLICE_X3Y9           FDRE                                         r  kb_one/newkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  kb_one/newkey_reg/Q
                         net (fo=2, routed)           0.099     1.717    kb_one/newkey
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.762 f  kb_one/LED_count[0]_i_2/O
                         net (fo=28, routed)          0.344     2.106    kb_one/ld
    SLICE_X2Y6           FDCE                                         f  kb_one/LED_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.866     1.993    kb_one/CLK
    SLICE_X2Y6           FDCE                                         r  kb_one/LED_count_reg[17]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.427    kb_one/LED_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.679    





