Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:23:14 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_generator_0'

1. Summary
----------

SUCCESS in the upgrade of fifo_generator_0 (xilinx.com:ip:fifo_generator:13.1) from (Rev. 1) to (Rev. 3)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:23:09 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_4'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_4 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 3) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'blk_mem_gen_4'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'blk_mem_gen_4'. These changes may impact your design.



4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'blk_mem_gen_4'. No COE file loaded
.Restoring to an old valid value of 'false'

An attempt to modify the value of disabled parameter 'Coe_File' from 'no_coe_file_loaded' to '../../coe_files/640x480.coe' has been ignored for IP 'blk_mem_gen_4'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 -user_name blk_mem_gen_4
set_property -dict "\
  CONFIG.AXI_ID_Width {4} \
  CONFIG.AXI_Slave_Type {Memory_Slave} \
  CONFIG.AXI_Type {AXI4_Full} \
  CONFIG.Additional_Inputs_for_Power_Estimation {false} \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.Byte_Size {9} \
  CONFIG.CLK.ACLK.ASSOCIATED_BUSIF {AXI_SLAVE_S_AXI:AXILite_SLAVE_S_AXI} \
  CONFIG.CLK.ACLK.ASSOCIATED_RESET {s_aresetn} \
  CONFIG.CTRL_ECC_ALGO {NONE} \
  CONFIG.Coe_File {../../coe_files/640x480.coe} \
  CONFIG.Collision_Warnings {ALL} \
  CONFIG.Component_Name {blk_mem_gen_4} \
  CONFIG.Disable_Collision_Warnings {false} \
  CONFIG.Disable_Out_of_Range_Warnings {false} \
  CONFIG.ECC {false} \
  CONFIG.EN_DEEPSLEEP_PIN {false} \
  CONFIG.EN_ECC_PIPE {false} \
  CONFIG.EN_SAFETY_CKT {false} \
  CONFIG.EN_SHUTDOWN_PIN {false} \
  CONFIG.EN_SLEEP_PIN {false} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Error_Injection_Type {Single_Bit_Error_Injection} \
  CONFIG.Fill_Remaining_Memory_Locations {false} \
  CONFIG.Interface_Type {Native} \
  CONFIG.Load_Init_File {true} \
  CONFIG.MEM_FILE {no_mem_loaded} \
  CONFIG.Memory_Type {Single_Port_RAM} \
  CONFIG.Operating_Mode_A {WRITE_FIRST} \
  CONFIG.Operating_Mode_B {WRITE_FIRST} \
  CONFIG.Output_Reset_Value_A {0} \
  CONFIG.Output_Reset_Value_B {0} \
  CONFIG.PRIM_type_to_Implement {BRAM} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.Port_A_Clock {100} \
  CONFIG.Port_A_Enable_Rate {100} \
  CONFIG.Port_A_Write_Rate {50} \
  CONFIG.Port_B_Clock {0} \
  CONFIG.Port_B_Enable_Rate {0} \
  CONFIG.Port_B_Write_Rate {0} \
  CONFIG.Primitive {8kx2} \
  CONFIG.RD_ADDR_CHNG_A {false} \
  CONFIG.RD_ADDR_CHNG_B {false} \
  CONFIG.RST.ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Read_Width_A {32} \
  CONFIG.Read_Width_B {32} \
  CONFIG.Register_PortA_Output_of_Memory_Core {false} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
  CONFIG.Register_PortB_Output_of_Memory_Core {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Remaining_Memory_Locations {0} \
  CONFIG.Reset_Memory_Latch_A {false} \
  CONFIG.Reset_Memory_Latch_B {false} \
  CONFIG.Reset_Priority_A {CE} \
  CONFIG.Reset_Priority_B {CE} \
  CONFIG.Reset_Type {SYNC} \
  CONFIG.Use_AXI_ID {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Use_Error_Injection_Pins {false} \
  CONFIG.Use_REGCEA_Pin {false} \
  CONFIG.Use_REGCEB_Pin {false} \
  CONFIG.Use_RSTA_Pin {false} \
  CONFIG.Use_RSTB_Pin {false} \
  CONFIG.Write_Depth_A {16384} \
  CONFIG.Write_Width_A {32} \
  CONFIG.Write_Width_B {32} \
  CONFIG.ecctype {No_ECC} \
  CONFIG.register_porta_input_of_softecc {false} \
  CONFIG.register_portb_output_of_softecc {false} \
  CONFIG.softecc {false} \
  CONFIG.use_bram_block {Stand_Alone} " [get_ips blk_mem_gen_4]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:22:51 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_3'

1. Summary
----------

SUCCESS in the upgrade of blk_mem_gen_3 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 3) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:22:38 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_2'

1. Summary
----------

SUCCESS in the upgrade of blk_mem_gen_2 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 3) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:22:28 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_0'

1. Summary
----------

SUCCESS in the upgrade of blk_mem_gen_0 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 3) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_mig_7series_0_81M_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_mig_7series_0_81M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_clk_wiz_1_100M_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_clk_wiz_1_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mig_7series_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mig_7series_0_0 (xilinx.com:ip:mig_7series:4.0) to (Rev. 2)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_1_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_1_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 10) to (Rev. 12)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_1_axi_intc_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_1_axi_intc_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 7) to (Rev. 9)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_microblaze_1_0 from xilinx.com:ip:microblaze:9.6 (Rev. 1) to xilinx.com:ip:microblaze:10.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_microblaze_1_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_microblaze_1_0'. These changes may impact your design.



4. Upgrade messages
-------------------

Added parameter C_RESET_MSR_EIP with value 0 (source 'default')
Added parameter C_RESET_MSR_EE with value 0 (source 'default')
Added parameter C_RESET_MSR_DCE with value 0 (source 'default')
Added parameter C_RESET_MSR_ICE with value 0 (source 'default')
Added parameter C_RESET_MSR_BIP with value 0 (source 'default')
Added parameter C_RESET_MSR_IE with value 0 (source 'default')
Removed parameter C_RESET_MSR

5. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_USE_EXTENDED_FSL_INSTR' from '0' to '1' has been ignored for IP 'design_1_microblaze_1_0'

An attempt to modify the value of disabled parameter 'C_CACHE_BYTE_SIZE' from '8192' to '65536' has been ignored for IP 'design_1_microblaze_1_0'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:microblaze:10.0 -user_name design_1_microblaze_1_0
set_property -dict "\
  CONFIG.CLK.CLK.ASSOCIATED_BUSIF {M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC} \
  CONFIG.CLK.CLK.ASSOCIATED_RESET {Reset} \
  CONFIG.CLK.CLK.FREQ_HZ {100000000} \
  CONFIG.C_ADDR_SIZE {32} \
  CONFIG.C_ADDR_TAG_BITS {17} \
  CONFIG.C_ALLOW_DCACHE_WR {1} \
  CONFIG.C_ALLOW_ICACHE_WR {1} \
  CONFIG.C_AREA_OPTIMIZED {0} \
  CONFIG.C_ASYNC_INTERRUPT {1} \
  CONFIG.C_ASYNC_WAKEUP {3} \
  CONFIG.C_AVOID_PRIMITIVES {0} \
  CONFIG.C_BASE_VECTORS {0x00000000} \
  CONFIG.C_BRANCH_TARGET_CACHE_SIZE {7} \
  CONFIG.C_CACHE_BYTE_SIZE {65536} \
  CONFIG.C_DATA_SIZE {32} \
  CONFIG.C_DCACHE_ADDR_TAG {17} \
  CONFIG.C_DCACHE_ALWAYS_USED {0} \
  CONFIG.C_DCACHE_BASEADDR {0x0000000080000000} \
  CONFIG.C_DCACHE_BYTE_SIZE {65536} \
  CONFIG.C_DCACHE_DATA_WIDTH {2} \
  CONFIG.C_DCACHE_FORCE_TAG_LUTRAM {0} \
  CONFIG.C_DCACHE_HIGHADDR {0x00000000FFFFFFFF} \
  CONFIG.C_DCACHE_LINE_LEN {4} \
  CONFIG.C_DCACHE_USE_WRITEBACK {1} \
  CONFIG.C_DCACHE_VICTIMS {0} \
  CONFIG.C_DC_AXI_MON {0} \
  CONFIG.C_DEBUG_COUNTER_WIDTH {32} \
  CONFIG.C_DEBUG_ENABLED {1} \
  CONFIG.C_DEBUG_EVENT_COUNTERS {5} \
  CONFIG.C_DEBUG_EXTERNAL_TRACE {0} \
  CONFIG.C_DEBUG_LATENCY_COUNTERS {1} \
  CONFIG.C_DEBUG_PROFILE_SIZE {0} \
  CONFIG.C_DEBUG_TRACE_SIZE {8192} \
  CONFIG.C_DIV_ZERO_EXCEPTION {0} \
  CONFIG.C_DP_AXI_MON {0} \
  CONFIG.C_DYNAMIC_BUS_SIZING {0} \
  CONFIG.C_D_AXI {1} \
  CONFIG.C_D_LMB {1} \
  CONFIG.C_D_LMB_MON {0} \
  CONFIG.C_ECC_USE_CE_EXCEPTION {0} \
  CONFIG.C_EDGE_IS_POSITIVE {1} \
  CONFIG.C_ENABLE_DISCRETE_PORTS {0} \
  CONFIG.C_ENDIANNESS {1} \
  CONFIG.C_FAULT_TOLERANT {0} \
  CONFIG.C_FPU_EXCEPTION {0} \
  CONFIG.C_FREQ {100000000} \
  CONFIG.C_FSL_EXCEPTION {0} \
  CONFIG.C_FSL_LINKS {0} \
  CONFIG.C_ICACHE_ALWAYS_USED {0} \
  CONFIG.C_ICACHE_BASEADDR {0x00000000} \
  CONFIG.C_ICACHE_DATA_WIDTH {0} \
  CONFIG.C_ICACHE_FORCE_TAG_LUTRAM {0} \
  CONFIG.C_ICACHE_HIGHADDR {0x3FFFFFFF} \
  CONFIG.C_ICACHE_LINE_LEN {4} \
  CONFIG.C_ICACHE_STREAMS {0} \
  CONFIG.C_ICACHE_VICTIMS {0} \
  CONFIG.C_IC_AXI_MON {0} \
  CONFIG.C_ILL_OPCODE_EXCEPTION {0} \
  CONFIG.C_IMPRECISE_EXCEPTIONS {0} \
  CONFIG.C_INSTANCE {microblaze} \
  CONFIG.C_INTERCONNECT {2} \
  CONFIG.C_INTERRUPT_IS_EDGE {0} \
  CONFIG.C_INTERRUPT_MON {0} \
  CONFIG.C_IP_AXI_MON {0} \
  CONFIG.C_I_AXI {0} \
  CONFIG.C_I_LMB {1} \
  CONFIG.C_I_LMB_MON {0} \
  CONFIG.C_LOCKSTEP_SELECT {0} \
  CONFIG.C_LOCKSTEP_SLAVE {0} \
  CONFIG.C_M0_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M0_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M10_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M10_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M11_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M11_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M12_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M12_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M13_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M13_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M14_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M14_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M15_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M15_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M1_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M1_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M2_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M2_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M3_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M3_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M4_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M4_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M5_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M5_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M6_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M6_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M7_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M7_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M8_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M8_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M9_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M9_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_MMU_DTLB_SIZE {4} \
  CONFIG.C_MMU_ITLB_SIZE {2} \
  CONFIG.C_MMU_PRIVILEGED_INSTR {0} \
  CONFIG.C_MMU_TLB_ACCESS {3} \
  CONFIG.C_MMU_ZONES {16} \
  CONFIG.C_M_AXI_DC_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_DC_ARUSER_WIDTH {5} \
  CONFIG.C_M_AXI_DC_AWUSER_WIDTH {5} \
  CONFIG.C_M_AXI_DC_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DC_EXCLUSIVE_ACCESS {0} \
  CONFIG.C_M_AXI_DC_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DC_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_DC_USER_SIGNALS {0} \
  CONFIG.C_M_AXI_DC_USER_VALUE {31} \
  CONFIG.C_M_AXI_DC_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DP_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_DP_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_DP_EXCLUSIVE_ACCESS {0} \
  CONFIG.C_M_AXI_DP_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_D_BUS_EXCEPTION {0} \
  CONFIG.C_M_AXI_IC_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_IC_ARUSER_WIDTH {5} \
  CONFIG.C_M_AXI_IC_AWUSER_WIDTH {5} \
  CONFIG.C_M_AXI_IC_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_IC_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_IC_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_IC_USER_SIGNALS {0} \
  CONFIG.C_M_AXI_IC_USER_VALUE {31} \
  CONFIG.C_M_AXI_IC_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_IP_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_IP_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_IP_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_I_BUS_EXCEPTION {0} \
  CONFIG.C_NUMBER_OF_PC_BRK {1} \
  CONFIG.C_NUMBER_OF_RD_ADDR_BRK {0} \
  CONFIG.C_NUMBER_OF_WR_ADDR_BRK {0} \
  CONFIG.C_NUM_SYNC_FF_CLK {2} \
  CONFIG.C_NUM_SYNC_FF_CLK_DEBUG {2} \
  CONFIG.C_NUM_SYNC_FF_CLK_IRQ {1} \
  CONFIG.C_NUM_SYNC_FF_DBG_CLK {1} \
  CONFIG.C_OPCODE_0x0_ILLEGAL {0} \
  CONFIG.C_OPTIMIZATION {0} \
  CONFIG.C_PC_WIDTH {32} \
  CONFIG.C_PVR {0} \
  CONFIG.C_PVR_USER1 {0x00} \
  CONFIG.C_PVR_USER2 {0x00000000} \
  CONFIG.C_RESET_MSR_BIP {0} \
  CONFIG.C_RESET_MSR_DCE {0} \
  CONFIG.C_RESET_MSR_EE {0} \
  CONFIG.C_RESET_MSR_EIP {0} \
  CONFIG.C_RESET_MSR_ICE {0} \
  CONFIG.C_RESET_MSR_IE {0} \
  CONFIG.C_S0_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S0_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S10_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S10_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S11_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S11_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S12_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S12_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S13_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S13_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S14_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S14_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S15_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S15_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S1_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S1_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S2_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S2_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S3_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S3_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S4_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S4_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S5_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S5_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S6_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S6_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S7_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S7_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S8_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S8_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S9_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S9_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_SCO {0} \
  CONFIG.C_TRACE {0} \
  CONFIG.C_UNALIGNED_EXCEPTIONS {0} \
  CONFIG.C_USE_BARREL {1} \
  CONFIG.C_USE_BRANCH_TARGET_CACHE {1} \
  CONFIG.C_USE_CONFIG_RESET {0} \
  CONFIG.C_USE_DCACHE {1} \
  CONFIG.C_USE_DIV {1} \
  CONFIG.C_USE_EXTENDED_FSL_INSTR {1} \
  CONFIG.C_USE_EXT_BRK {0} \
  CONFIG.C_USE_EXT_NM_BRK {0} \
  CONFIG.C_USE_FPU {1} \
  CONFIG.C_USE_HW_MUL {1} \
  CONFIG.C_USE_ICACHE {0} \
  CONFIG.C_USE_INTERRUPT {2} \
  CONFIG.C_USE_MMU {0} \
  CONFIG.C_USE_MSR_INSTR {1} \
  CONFIG.C_USE_NON_SECURE {0} \
  CONFIG.C_USE_PCMP_INSTR {1} \
  CONFIG.C_USE_REORDER_INSTR {1} \
  CONFIG.C_USE_STACK_PROTECTION {0} \
  CONFIG.Component_Name {design_1_microblaze_1_0} \
  CONFIG.DLMB.ADDR_WIDTH {32} \
  CONFIG.DLMB.DATA_WIDTH {32} \
  CONFIG.DLMB.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.G_TEMPLATE_LIST {0} \
  CONFIG.G_USE_EXCEPTIONS {0} \
  CONFIG.ILMB.ADDR_WIDTH {32} \
  CONFIG.ILMB.DATA_WIDTH {32} \
  CONFIG.ILMB.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.INTERRUPT.LOW_LATENCY {1} \
  CONFIG.INTERRUPT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.M_AXI_DC.ADDR_WIDTH {32} \
  CONFIG.M_AXI_DC.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_DC.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_DC.BUSER_WIDTH {0} \
  CONFIG.M_AXI_DC.DATA_WIDTH {512} \
  CONFIG.M_AXI_DC.HAS_BURST {0} \
  CONFIG.M_AXI_DC.ID_WIDTH {0} \
  CONFIG.M_AXI_DC.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI_DC.NUM_READ_OUTSTANDING {2} \
  CONFIG.M_AXI_DC.NUM_WRITE_OUTSTANDING {32} \
  CONFIG.M_AXI_DC.PROTOCOL {AXI4} \
  CONFIG.M_AXI_DC.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_DC.RUSER_WIDTH {0} \
  CONFIG.M_AXI_DC.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_DC.WUSER_WIDTH {0} \
  CONFIG.M_AXI_DP.ADDR_WIDTH {32} \
  CONFIG.M_AXI_DP.DATA_WIDTH {32} \
  CONFIG.M_AXI_DP.HAS_BURST {0} \
  CONFIG.M_AXI_DP.ID_WIDTH {0} \
  CONFIG.M_AXI_DP.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI_DP.NUM_READ_OUTSTANDING {1} \
  CONFIG.M_AXI_DP.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.M_AXI_DP.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI_DP.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_DP.SUPPORTS_NARROW_BURST {0} \
  CONFIG.RST.RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.RST.RESET.TYPE {PROCESSOR} " [get_ips design_1_microblaze_1_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_periph_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_periph_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 10) to (Rev. 12)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 10) to (Rev. 12)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_intc_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_intc_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 7) to (Rev. 9)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_microblaze_0_0 from xilinx.com:ip:microblaze:9.6 (Rev. 1) to xilinx.com:ip:microblaze:10.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_microblaze_0_0'. These changes may impact your design.


-Upgrade has added port 'Dbg_Disable'


3. Upgrade messages
-------------------

Added parameter C_RESET_MSR_EIP with value 0 (source 'default')
Added parameter C_RESET_MSR_EE with value 0 (source 'default')
Added parameter C_RESET_MSR_DCE with value 0 (source 'default')
Added parameter C_RESET_MSR_ICE with value 0 (source 'default')
Added parameter C_RESET_MSR_BIP with value 0 (source 'default')
Added parameter C_RESET_MSR_IE with value 0 (source 'default')
Removed parameter C_RESET_MSR






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mdm_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mdm_1_0 (xilinx.com:ip:mdm:3.2) from (Rev. 6) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mdm_1_0'. These changes may impact your design.


-Upgrade has added port 'Dbg_Disable_0'

-Upgrade has added port 'Dbg_Disable_1'


3. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')
Added parameter C_DEBUG_INTERFACE with value 0 (source 'default')
Set parameter C_S_AXI_ADDR_WIDTH to value 4 (source 'default')






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_lmb_bram_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_lmb_bram_1 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 3) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_lmb_bram_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 3) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:02 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_v10_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_ilmb_v10_1 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_v10_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ilmb_v10_0 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_bram_if_cntlr_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_ilmb_bram_if_cntlr_1 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 9) to (Rev. 10)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 9) to (Rev. 10)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_v10_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_dlmb_v10_1 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_v10_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_dlmb_v10_0 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_bram_if_cntlr_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_dlmb_bram_if_cntlr_1 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 9) to (Rev. 10)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 9) to (Rev. 10)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:5.3) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_clk_wiz_1_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_clk_wiz_1_0'. These changes may impact your design.



4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLKOUT4_REQUESTED_OUT_FREQ' from '100.000' to '50' has been ignored for IP 'design_1_clk_wiz_1_0'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:5.3 -user_name design_1_clk_wiz_1_0
set_property -dict "\
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {100.0} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {130.958} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {114.829} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {175.402} \
  CONFIG.CLKOUT3_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {151.636} \
  CONFIG.CLKOUT4_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {design_1_clk_wiz_1_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.0} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {5} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {40} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {3} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {100.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {true} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.resetn.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.resetn.POLARITY {ACTIVE_LOW} " [get_ips design_1_clk_wiz_1_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_blk_mem_gen_0_0 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 3) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 13) to (Rev. 15)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gpio_0_1 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 11) to (Rev. 13)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.0) from (Rev. 8) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodWIFI_0_0'

1. Summary
----------

SUCCESS in the update of design_1_PmodWIFI_0_0 (digilentinc.com:IP:PmodWIFI:1.0 (Rev. 25)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:06:01 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_MB1_GPIO_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_MB1_GPIO_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 11) to (Rev. 13)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:00:39 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_timer_0_0'

1. Summary
----------

SUCCESS in the upgrade of PmodWIFI_axi_timer_0_0 (xilinx.com:ip:axi_timer:2.0) from (Rev. 11) to (Rev. 13)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:00:37 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_quad_spi_0_0'

1. Summary
----------

SUCCESS in the upgrade of PmodWIFI_axi_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2) from (Rev. 8) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:00:34 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_gpio_1_0'

1. Summary
----------

SUCCESS in the upgrade of PmodWIFI_axi_gpio_1_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 11) to (Rev. 13)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 30 22:00:33 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the upgrade of PmodWIFI_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 11) to (Rev. 13)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 19:21:53 2017
| Host         : SFB520WS15 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 18:02:19 2017
| Host         : SFB520WS15 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 34) to (Rev. 35)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has removed port 'goal'

-Upgrade has removed port 'img_proc_write'

-Upgrade has added port 'milos_o'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 17:52:50 2017
| Host         : SFB520WS15 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 33) to (Rev. 34)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has added port 'reset_target'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 15:02:34 2017
| Host         : SFB520WS13 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 14:28:17 2017
| Host         : SFB520WS13 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 31) to (Rev. 32)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 13:37:43 2017
| Host         : SFB520WS13 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 30) to (Rev. 31)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has added port 'goal'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 13:32:44 2017
| Host         : SFB520WS13 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 29) to (Rev. 30)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 09:46:45 2017
| Host         : SFB520WS13 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 28) to (Rev. 29)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has added port 'edge_2k'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 30 09:22:12 2017
| Host         : SFB520WS13 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 27) to (Rev. 28)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 29 17:30:51 2017
| Host         : SFB520WS12 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 26) to (Rev. 27)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has removed port 'eoi'

-Upgrade has added port 'error_threshold'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 29 17:14:41 2017
| Host         : SFB520WS12 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the update of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0 (Rev. 26)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 29 12:46:34 2017
| Host         : SFB520WS13 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 29 09:58:37 2017
| Host         : SFB520WS13 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 23) to (Rev. 25)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has added port 'eoi'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 22 16:45:41 2017
| Host         : SFB520WS05 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 22 16:07:53 2017
| Host         : SFB520WS05 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 21) to (Rev. 22)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has added port 'reset_yy'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 22 16:07:53 2017
| Host         : SFB520WS05 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodWIFI_0_0'

1. Summary
----------

SUCCESS in the update of design_1_PmodWIFI_0_0 (digilentinc.com:IP:PmodWIFI:1.0 (Rev. 25)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 22 10:48:52 2017
| Host         : SFB520WS02 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 20) to (Rev. 21)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has added port 'slow_clock'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 21 19:07:25 2017
| Host         : TP-MILWIDG7 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 19) to (Rev. 20)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has added port 'error_o'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Mar 20 18:45:46 2017
| Host         : TP-MILWIDG7 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 10) to (Rev. 19)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'. These changes may impact your design.


-Upgrade has added port 'calibrate'

-Upgrade has added port 'edge_ram_addr'

-Upgrade has added port 'edge_ram_din'

-Upgrade has added port 'edge_ram_wren'

-Upgrade has added port 'img_proc_write'

-Upgrade has added port 'microblaze_read'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Mar 19 10:56:39 2017
| Host         : TP-MILWIDG7 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Mar 19 09:05:38 2017
| Host         : TP-MILWIDG7 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 7) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 22:16:29 2017
| Host         : TP-MILWIDG7 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 22:10:18 2017
| Host         : TP-MILWIDG7 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 7) to (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_mig_7series_0_81M_0'

1. Summary
----------

SUCCESS in the update of design_1_rst_mig_7series_0_81M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 9)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_clk_wiz_1_100M_0'

1. Summary
----------

SUCCESS in the update of design_1_rst_clk_wiz_1_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 9)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mig_7series_0_0'

1. Summary
----------

SUCCESS in the update of design_1_mig_7series_0_0 (xilinx.com:ip:mig_7series:4.0) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1_0'

1. Summary
----------

SUCCESS in the update of design_1_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:5.3 (Rev. 1)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the update of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 13)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodWIFI_1_0'

1. Summary
----------

SUCCESS in the update of design_1_PmodWIFI_1_0 (digilentinc.com:IP:PmodWIFI:1.0 (Rev. 25)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:41 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_pmod_bridge_0_0'

1. Summary
----------

SUCCESS in the update of PmodWIFI_pmod_bridge_0_0 (digilentinc.com:ip:pmod_bridge:1.0 (Rev. 7)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:41 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_quad_spi_0_0'

1. Summary
----------

SUCCESS in the update of PmodWIFI_axi_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2 (Rev. 8)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:40 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_gpio_1_0'

1. Summary
----------

SUCCESS in the update of PmodWIFI_axi_gpio_1_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 11)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:50:39 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the update of PmodWIFI_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 11)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:43:41 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:27:51 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_stream_jpg_yy_nv_mn_v1_0_wed2_0_0 (user:user:stream_jpg_yy_nv_mn_v1_0_wed2:1.0) from (Rev. 7) to (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_mig_7series_0_81M_0'

1. Summary
----------

SUCCESS in the update of design_1_rst_mig_7series_0_81M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 9)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_clk_wiz_1_100M_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of design_1_rst_clk_wiz_1_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 9)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Customization warnings
-------------------------

Value 'reset' is out of the range for parameter 'RESET BOARD INTERFACE(RESET_BOARD_INTERFACE)' for BD Cell 'rst_clk_wiz_1_100M' . Valid values are - Custom

Customization errors found on 'rst_clk_wiz_1_100M'. Restoring to previous valid configuration.


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 -user_name design_1_rst_clk_wiz_1_100M_0
set_property -dict "\
  CONFIG.C_AUX_RESET_HIGH 0 \
  CONFIG.C_AUX_RST_WIDTH 4 \
  CONFIG.C_EXT_RESET_HIGH 0 \
  CONFIG.C_EXT_RST_WIDTH 4 \
  CONFIG.C_NUM_BUS_RST 1 \
  CONFIG.C_NUM_INTERCONNECT_ARESETN 1 \
  CONFIG.C_NUM_PERP_ARESETN 1 \
  CONFIG.C_NUM_PERP_RST 1 \
  CONFIG.Component_Name design_1_rst_clk_wiz_1_100M_0 \
  CONFIG.RESET_BOARD_INTERFACE reset \
  CONFIG.USE_BOARD_FLOW true \
  CONFIG.clock.FREQ_HZ 80000000 " [get_ips design_1_rst_clk_wiz_1_100M_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mig_7series_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of design_1_mig_7series_0_0 (xilinx.com:ip:mig_7series:4.0) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_mig_7series_0_0'.


-Upgrade has removed interface 'CLOCK'

-Upgrade has removed interface 'DDR2'

-Upgrade has removed interface 'DDR2_RESET'

-Upgrade has removed interface 'DDR3_RESET'

-Upgrade has removed interface 'LPDDR2_RESET'

-Upgrade has removed interface 'MMCM_CLKOUT0'

-Upgrade has removed interface 'MMCM_CLKOUT1'

-Upgrade has removed interface 'MMCM_CLKOUT2'

-Upgrade has removed interface 'MMCM_CLKOUT3'

-Upgrade has removed interface 'MMCM_CLKOUT4'

-Upgrade has removed interface 'QDRIIP_RESET'

-Upgrade has removed interface 'RESET'

-Upgrade has removed interface 'RLDIII_RESET'

-Upgrade has removed interface 'RLDII_RESET'

-Upgrade has removed interface 'SYS_CLK_I'

-Upgrade has removed interface 'S_AXI'

-Upgrade has added interface 'CLK_REF' (xilinx.com:interface:diff_clock:1.0)


4. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mig_7series_0_0'. These changes may impact your design.


-Upgrade has removed port 'aresetn'

-Upgrade has removed port 'ddr2_addr'

-Upgrade has removed port 'ddr2_ba'

-Upgrade has removed port 'ddr2_cas_n'

-Upgrade has removed port 'ddr2_ck_n'

-Upgrade has removed port 'ddr2_ck_p'

-Upgrade has removed port 'ddr2_cke'

-Upgrade has removed port 'ddr2_cs_n'

-Upgrade has removed port 'ddr2_dm'

-Upgrade has removed port 'ddr2_dq'

-Upgrade has removed port 'ddr2_dqs_n'

-Upgrade has removed port 'ddr2_dqs_p'

-Upgrade has removed port 'ddr2_odt'

-Upgrade has removed port 'ddr2_ras_n'

-Upgrade has removed port 'ddr2_we_n'

-Upgrade has removed port 'init_calib_complete'

-Upgrade has removed port 'mmcm_locked'

-Upgrade has removed port 's_axi_araddr'

-Upgrade has removed port 's_axi_arburst'

-Upgrade has removed port 's_axi_arcache'

-Upgrade has removed port 's_axi_arid'

-Upgrade has removed port 's_axi_arlen'

-Upgrade has removed port 's_axi_arlock'

-Upgrade has removed port 's_axi_arprot'

-Upgrade has removed port 's_axi_arqos'

-Upgrade has removed port 's_axi_arready'

-Upgrade has removed port 's_axi_arsize'

-Upgrade has removed port 's_axi_arvalid'

-Upgrade has removed port 's_axi_awaddr'

-Upgrade has removed port 's_axi_awburst'

-Upgrade has removed port 's_axi_awcache'

-Upgrade has removed port 's_axi_awid'

-Upgrade has removed port 's_axi_awlen'

-Upgrade has removed port 's_axi_awlock'

-Upgrade has removed port 's_axi_awprot'

-Upgrade has removed port 's_axi_awqos'

-Upgrade has removed port 's_axi_awready'

-Upgrade has removed port 's_axi_awsize'

-Upgrade has removed port 's_axi_awvalid'

-Upgrade has removed port 's_axi_bid'

-Upgrade has removed port 's_axi_bready'

-Upgrade has removed port 's_axi_bresp'

-Upgrade has removed port 's_axi_bvalid'

-Upgrade has removed port 's_axi_rdata'

-Upgrade has removed port 's_axi_rid'

-Upgrade has removed port 's_axi_rlast'

-Upgrade has removed port 's_axi_rready'

-Upgrade has removed port 's_axi_rresp'

-Upgrade has removed port 's_axi_rvalid'

-Upgrade has removed port 's_axi_wdata'

-Upgrade has removed port 's_axi_wlast'

-Upgrade has removed port 's_axi_wready'

-Upgrade has removed port 's_axi_wstrb'

-Upgrade has removed port 's_axi_wvalid'

-Upgrade has removed port 'sys_clk_i'

-Upgrade has removed port 'ui_addn_clk_0'

-Upgrade has removed port 'ui_clk'

-Upgrade has removed port 'ui_clk_sync_rst'

-Upgrade has added port 'clk_ref_n'

-Upgrade has added port 'clk_ref_p'


5. Customization warnings
-------------------------

Value 'reset' is out of the range for parameter 'RESET_BOARD_INTERFACE(RESET_BOARD_INTERFACE)' for BD Cell 'mig_7series_0' . Valid values are - Custom

Customization errors found on 'mig_7series_0'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:mig_7series:4.0 -user_name design_1_mig_7series_0_0
set_property -dict "\
  CONFIG.BOARD_MIG_PARAM Custom \
  CONFIG.Component_Name design_1_mig_7series_0_0 \
  CONFIG.MIG_DONT_TOUCH_PARAM Custom \
  CONFIG.RESET_BOARD_INTERFACE reset \
  CONFIG.XML_INPUT_FILE board.prj " [get_ips design_1_mig_7series_0_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of design_1_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:5.3 (Rev. 1)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_clk_wiz_1_0'.


-Upgrade has removed interface 'clock_CLK_OUT2'

-Upgrade has removed interface 'clock_CLK_OUT3'

-Upgrade has removed interface 'resetn'

-Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)


4. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_clk_wiz_1_0'. These changes may impact your design.


-Upgrade has removed port 'clk_out2'

-Upgrade has removed port 'clk_out3'

-Upgrade has removed port 'resetn'

-Upgrade has added port 'reset'


5. Customization warnings
-------------------------

Value 'reset' is out of the range for parameter 'RESET BOARD INTERFACE(RESET_BOARD_INTERFACE)' for BD Cell 'clk_wiz_1' . Valid values are - Custom

Customization errors found on 'clk_wiz_1'. Restoring to previous valid configuration.

An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '200.000' to '100.000' has been ignored for IP 'clk_wiz_1'

An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_OUT_FREQ' from '25' to '100.000' has been ignored for IP 'clk_wiz_1'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:5.3 -user_name design_1_clk_wiz_1_0
set_property -dict "\
  CONFIG.AXI_DRP false \
  CONFIG.CALC_DONE empty \
  CONFIG.CDDCDONE_PORT cddcdone \
  CONFIG.CDDCREQ_PORT cddcreq \
  CONFIG.CLKFB_IN_N_PORT clkfb_in_n \
  CONFIG.CLKFB_IN_PORT clkfb_in \
  CONFIG.CLKFB_IN_P_PORT clkfb_in_p \
  CONFIG.CLKFB_IN_SIGNALING SINGLE \
  CONFIG.CLKFB_OUT_N_PORT clkfb_out_n \
  CONFIG.CLKFB_OUT_PORT clkfb_out \
  CONFIG.CLKFB_OUT_P_PORT clkfb_out_p \
  CONFIG.CLKFB_STOPPED_PORT clkfb_stopped \
  CONFIG.CLKIN1_JITTER_PS 100.0 \
  CONFIG.CLKIN1_UI_JITTER 0.010 \
  CONFIG.CLKIN2_JITTER_PS 100.0 \
  CONFIG.CLKIN2_UI_JITTER 0.010 \
  CONFIG.CLKOUT1_DRIVES BUFG \
  CONFIG.CLKOUT1_JITTER 137.143 \
  CONFIG.CLKOUT1_PHASE_ERROR 98.575 \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE 50.000 \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 80.000 \
  CONFIG.CLKOUT1_REQUESTED_PHASE 0.000 \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER 1 \
  CONFIG.CLKOUT1_USED true \
  CONFIG.CLKOUT2_DRIVES BUFG \
  CONFIG.CLKOUT2_JITTER 114.829 \
  CONFIG.CLKOUT2_PHASE_ERROR 98.575 \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE 50.000 \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ 200.000 \
  CONFIG.CLKOUT2_REQUESTED_PHASE 0.000 \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER 1 \
  CONFIG.CLKOUT2_USED true \
  CONFIG.CLKOUT3_DRIVES BUFG \
  CONFIG.CLKOUT3_JITTER 175.402 \
  CONFIG.CLKOUT3_PHASE_ERROR 98.575 \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE 50.000 \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ 25 \
  CONFIG.CLKOUT3_REQUESTED_PHASE 0.000 \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER 1 \
  CONFIG.CLKOUT3_USED true \
  CONFIG.CLKOUT4_DRIVES BUFG \
  CONFIG.CLKOUT4_JITTER 0.0 \
  CONFIG.CLKOUT4_PHASE_ERROR 0.0 \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE 50.000 \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ 100.000 \
  CONFIG.CLKOUT4_REQUESTED_PHASE 0.000 \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER 1 \
  CONFIG.CLKOUT4_USED false \
  CONFIG.CLKOUT5_DRIVES BUFG \
  CONFIG.CLKOUT5_JITTER 0.0 \
  CONFIG.CLKOUT5_PHASE_ERROR 0.0 \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE 50.000 \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ 100.000 \
  CONFIG.CLKOUT5_REQUESTED_PHASE 0.000 \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER 1 \
  CONFIG.CLKOUT5_USED false \
  CONFIG.CLKOUT6_DRIVES BUFG \
  CONFIG.CLKOUT6_JITTER 0.0 \
  CONFIG.CLKOUT6_PHASE_ERROR 0.0 \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE 50.000 \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ 100.000 \
  CONFIG.CLKOUT6_REQUESTED_PHASE 0.000 \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER 1 \
  CONFIG.CLKOUT6_USED false \
  CONFIG.CLKOUT7_DRIVES BUFG \
  CONFIG.CLKOUT7_JITTER 0.0 \
  CONFIG.CLKOUT7_PHASE_ERROR 0.0 \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE 50.000 \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ 100.000 \
  CONFIG.CLKOUT7_REQUESTED_PHASE 0.000 \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER 1 \
  CONFIG.CLKOUT7_USED false \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ 600.000 \
  CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock \
  CONFIG.CLK_IN2_BOARD_INTERFACE Custom \
  CONFIG.CLK_IN_SEL_PORT clk_in_sel \
  CONFIG.CLK_OUT1_PORT clk_out1 \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI false \
  CONFIG.CLK_OUT2_PORT clk_out2 \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI false \
  CONFIG.CLK_OUT3_PORT clk_out3 \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI false \
  CONFIG.CLK_OUT4_PORT clk_out4 \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI false \
  CONFIG.CLK_OUT5_PORT clk_out5 \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI false \
  CONFIG.CLK_OUT6_PORT clk_out6 \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI false \
  CONFIG.CLK_OUT7_PORT clk_out7 \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI false \
  CONFIG.CLK_VALID_PORT CLK_VALID \
  CONFIG.CLOCK_MGR_TYPE auto \
  CONFIG.Component_Name design_1_clk_wiz_1_0 \
  CONFIG.DADDR_PORT daddr \
  CONFIG.DCLK_PORT dclk \
  CONFIG.DEN_PORT den \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE Custom \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE Custom \
  CONFIG.DIN_PORT din \
  CONFIG.DOUT_PORT dout \
  CONFIG.DRDY_PORT drdy \
  CONFIG.DWE_PORT dwe \
  CONFIG.ENABLE_CDDC false \
  CONFIG.ENABLE_CLKOUTPHY false \
  CONFIG.ENABLE_CLOCK_MONITOR false \
  CONFIG.ENABLE_USER_CLOCK0 false \
  CONFIG.ENABLE_USER_CLOCK1 false \
  CONFIG.ENABLE_USER_CLOCK2 false \
  CONFIG.ENABLE_USER_CLOCK3 false \
  CONFIG.Enable_PLL0 false \
  CONFIG.Enable_PLL1 false \
  CONFIG.FEEDBACK_SOURCE FDBK_AUTO \
  CONFIG.INPUT_CLK_STOPPED_PORT input_clk_stopped \
  CONFIG.INPUT_MODE frequency \
  CONFIG.INTERFACE_SELECTION Enable_AXI \
  CONFIG.IN_FREQ_UNITS Units_MHz \
  CONFIG.IN_JITTER_UNITS Units_UI \
  CONFIG.JITTER_OPTIONS UI \
  CONFIG.JITTER_SEL No_Jitter \
  CONFIG.LOCKED_PORT locked \
  CONFIG.MMCM_BANDWIDTH OPTIMIZED \
  CONFIG.MMCM_CLKFBOUT_MULT_F 10.000 \
  CONFIG.MMCM_CLKFBOUT_PHASE 0.000 \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS false \
  CONFIG.MMCM_CLKIN1_PERIOD 10.0 \
  CONFIG.MMCM_CLKIN2_PERIOD 10.0 \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F 12.500 \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE 0.500 \
  CONFIG.MMCM_CLKOUT0_PHASE 0.000 \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS false \
  CONFIG.MMCM_CLKOUT1_DIVIDE 5 \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE 0.500 \
  CONFIG.MMCM_CLKOUT1_PHASE 0.000 \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS false \
  CONFIG.MMCM_CLKOUT2_DIVIDE 40 \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE 0.500 \
  CONFIG.MMCM_CLKOUT2_PHASE 0.000 \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS false \
  CONFIG.MMCM_CLKOUT3_DIVIDE 1 \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE 0.500 \
  CONFIG.MMCM_CLKOUT3_PHASE 0.000 \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS false \
  CONFIG.MMCM_CLKOUT4_CASCADE false \
  CONFIG.MMCM_CLKOUT4_DIVIDE 1 \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE 0.500 \
  CONFIG.MMCM_CLKOUT4_PHASE 0.000 \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS false \
  CONFIG.MMCM_CLKOUT5_DIVIDE 1 \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE 0.500 \
  CONFIG.MMCM_CLKOUT5_PHASE 0.000 \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS false \
  CONFIG.MMCM_CLKOUT6_DIVIDE 1 \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE 0.500 \
  CONFIG.MMCM_CLKOUT6_PHASE 0.000 \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS false \
  CONFIG.MMCM_CLOCK_HOLD false \
  CONFIG.MMCM_COMPENSATION ZHOLD \
  CONFIG.MMCM_DIVCLK_DIVIDE 1 \
  CONFIG.MMCM_NOTES None \
  CONFIG.MMCM_REF_JITTER1 0.010 \
  CONFIG.MMCM_REF_JITTER2 0.010 \
  CONFIG.MMCM_STARTUP_WAIT false \
  CONFIG.NUM_OUT_CLKS 3 \
  CONFIG.OVERRIDE_MMCM false \
  CONFIG.OVERRIDE_PLL false \
  CONFIG.PHASE_DUTY_CONFIG false \
  CONFIG.PLATFORM UNKNOWN \
  CONFIG.PLL_BANDWIDTH OPTIMIZED \
  CONFIG.PLL_CLKFBOUT_MULT 4 \
  CONFIG.PLL_CLKFBOUT_PHASE 0.000 \
  CONFIG.PLL_CLKIN_PERIOD 10.000 \
  CONFIG.PLL_CLKOUT0_DIVIDE 1 \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE 0.500 \
  CONFIG.PLL_CLKOUT0_PHASE 0.000 \
  CONFIG.PLL_CLKOUT1_DIVIDE 1 \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE 0.500 \
  CONFIG.PLL_CLKOUT1_PHASE 0.000 \
  CONFIG.PLL_CLKOUT2_DIVIDE 1 \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE 0.500 \
  CONFIG.PLL_CLKOUT2_PHASE 0.000 \
  CONFIG.PLL_CLKOUT3_DIVIDE 1 \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE 0.500 \
  CONFIG.PLL_CLKOUT3_PHASE 0.000 \
  CONFIG.PLL_CLKOUT4_DIVIDE 1 \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE 0.500 \
  CONFIG.PLL_CLKOUT4_PHASE 0.000 \
  CONFIG.PLL_CLKOUT5_DIVIDE 1 \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE 0.500 \
  CONFIG.PLL_CLKOUT5_PHASE 0.000 \
  CONFIG.PLL_CLK_FEEDBACK CLKFBOUT \
  CONFIG.PLL_COMPENSATION SYSTEM_SYNCHRONOUS \
  CONFIG.PLL_DIVCLK_DIVIDE 1 \
  CONFIG.PLL_NOTES None \
  CONFIG.PLL_REF_JITTER 0.010 \
  CONFIG.POWER_DOWN_PORT power_down \
  CONFIG.PRECISION 1 \
  CONFIG.PRIMARY_PORT clk_in1 \
  CONFIG.PRIMITIVE MMCM \
  CONFIG.PRIMTYPE_SEL mmcm_adv \
  CONFIG.PRIM_IN_FREQ 100.000 \
  CONFIG.PRIM_IN_JITTER 0.010 \
  CONFIG.PRIM_IN_TIMEPERIOD 10.000 \
  CONFIG.PRIM_SOURCE Single_ended_clock_capable_pin \
  CONFIG.PSCLK_PORT psclk \
  CONFIG.PSDONE_PORT psdone \
  CONFIG.PSEN_PORT psen \
  CONFIG.PSINCDEC_PORT psincdec \
  CONFIG.REF_CLK_FREQ 100.0 \
  CONFIG.RELATIVE_INCLK REL_PRIMARY \
  CONFIG.RESET_BOARD_INTERFACE reset \
  CONFIG.RESET_PORT resetn \
  CONFIG.RESET_TYPE ACTIVE_LOW \
  CONFIG.SECONDARY_IN_FREQ 100.000 \
  CONFIG.SECONDARY_IN_JITTER 0.010 \
  CONFIG.SECONDARY_IN_TIMEPERIOD 10.000 \
  CONFIG.SECONDARY_PORT clk_in2 \
  CONFIG.SECONDARY_SOURCE Single_ended_clock_capable_pin \
  CONFIG.SS_MODE CENTER_HIGH \
  CONFIG.SS_MOD_FREQ 250 \
  CONFIG.SS_MOD_TIME 0.004 \
  CONFIG.STATUS_PORT STATUS \
  CONFIG.SUMMARY_STRINGS empty \
  CONFIG.USER_CLK_FREQ0 100.0 \
  CONFIG.USER_CLK_FREQ1 100.0 \
  CONFIG.USER_CLK_FREQ2 100.0 \
  CONFIG.USER_CLK_FREQ3 100.0 \
  CONFIG.USE_BOARD_FLOW true \
  CONFIG.USE_CLKFB_STOPPED false \
  CONFIG.USE_CLK_VALID false \
  CONFIG.USE_CLOCK_SEQUENCING false \
  CONFIG.USE_DYN_PHASE_SHIFT false \
  CONFIG.USE_DYN_RECONFIG false \
  CONFIG.USE_FREEZE false \
  CONFIG.USE_FREQ_SYNTH true \
  CONFIG.USE_INCLK_STOPPED false \
  CONFIG.USE_INCLK_SWITCHOVER false \
  CONFIG.USE_LOCKED true \
  CONFIG.USE_MAX_I_JITTER false \
  CONFIG.USE_MIN_O_JITTER false \
  CONFIG.USE_MIN_POWER false \
  CONFIG.USE_PHASE_ALIGNMENT true \
  CONFIG.USE_POWER_DOWN false \
  CONFIG.USE_RESET true \
  CONFIG.USE_SAFE_CLOCK_STARTUP false \
  CONFIG.USE_SPREAD_SPECTRUM false \
  CONFIG.USE_STATUS false " [get_ips design_1_clk_wiz_1_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 13)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Customization warnings
-------------------------

Value 'usb_uart' is out of the range for parameter 'UARTLITE BOARD INTERFACE(UARTLITE_BOARD_INTERFACE)' for BD Cell 'axi_uartlite_0' . Valid values are - Custom

Customization errors found on 'axi_uartlite_0'. Restoring to previous valid configuration.


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_uartlite:2.0 -user_name design_1_axi_uartlite_0_0
set_property -dict "\
  CONFIG.C_BAUDRATE 9600 \
  CONFIG.C_DATA_BITS 8 \
  CONFIG.C_ODD_PARITY 0 \
  CONFIG.C_S_AXI_ACLK_FREQ_HZ 80000000 \
  CONFIG.C_S_AXI_ACLK_FREQ_HZ_d 80.0 \
  CONFIG.C_USE_PARITY 0 \
  CONFIG.Component_Name design_1_axi_uartlite_0_0 \
  CONFIG.PARITY No_Parity \
  CONFIG.UARTLITE_BOARD_INTERFACE usb_uart \
  CONFIG.USE_BOARD_FLOW true " [get_ips design_1_axi_uartlite_0_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:54 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodWIFI_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of design_1_PmodWIFI_1_0 (digilentinc.com:IP:PmodWIFI:1.0 (Rev. 25)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

Unable to set the value 'jb' on parameter 'Pmod' due to the following failure - 
Value 'jb' is out of the range for parameter 'Pmod(PMOD)' for BD Cell 'PmodWIFI_1' . Valid values are - Custom
.Restoring to an old valid value of 'Custom'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv digilentinc.com:IP:PmodWIFI:1.0 -user_name design_1_PmodWIFI_1_0
set_property -dict "\
  CONFIG.AXI_LITE_SPI_BASEADDR 0xFFFFFFFF \
  CONFIG.AXI_LITE_SPI_HIGHADDR 0x00000000 \
  CONFIG.AXI_LITE_WFCS_BASEADDR 0xFFFFFFFF \
  CONFIG.AXI_LITE_WFCS_HIGHADDR 0x00000000 \
  CONFIG.AXI_LITE_WFGPIO_BASEADDR 0xFFFFFFFF \
  CONFIG.AXI_LITE_WFGPIO_HIGHADDR 0x00000000 \
  CONFIG.Component_Name design_1_PmodWIFI_1_0 \
  CONFIG.PMOD jb \
  CONFIG.S_AXI_TIMER_BASEADDR 0xFFFFFFFF \
  CONFIG.S_AXI_TIMER_HIGHADDR 0x00000000 \
  CONFIG.USE_BOARD_FLOW true " [get_ips design_1_PmodWIFI_1_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:21 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_pmod_bridge_0_0'

1. Summary
----------

SUCCESS in the update of PmodWIFI_pmod_bridge_0_0 (digilentinc.com:ip:pmod_bridge:1.0 (Rev. 7)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:21 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_timer_0_0'

1. Summary
----------

SUCCESS in the upgrade of PmodWIFI_axi_timer_0_0 (xilinx.com:ip:axi_timer:2.0) from (Rev. 13) to (Rev. 11)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:20 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_quad_spi_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of PmodWIFI_axi_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2) from (Rev. 10) to (Rev. 8)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'C_DUAL_QUAD_MODE' is no longer present on the upgraded IP 'PmodWIFI_axi_quad_spi_0_0', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 -user_name PmodWIFI_axi_quad_spi_0_0
set_property -dict "\
  CONFIG.Async_Clk 0 \
  CONFIG.C_FAMILY artix7 \
  CONFIG.C_FIFO_DEPTH 16 \
  CONFIG.C_INSTANCE axi_quad_spi_inst \
  CONFIG.C_NUM_SS_BITS 1 \
  CONFIG.C_NUM_TRANSFER_BITS 8 \
  CONFIG.C_SCK_RATIO 8 \
  CONFIG.C_SCK_RATIO1 1 \
  CONFIG.C_SELECT_XPM 0 \
  CONFIG.C_SHARED_STARTUP 0 \
  CONFIG.C_SPI_MEMORY 1 \
  CONFIG.C_SPI_MEM_ADDR_BITS 24 \
  CONFIG.C_SPI_MODE 0 \
  CONFIG.C_SUB_FAMILY artix7 \
  CONFIG.C_S_AXI4_BASEADDR 0xFFFFFFFF \
  CONFIG.C_S_AXI4_HIGHADDR 0x00000000 \
  CONFIG.C_S_AXI4_ID_WIDTH 0 \
  CONFIG.C_TYPE_OF_AXI4_INTERFACE 0 \
  CONFIG.C_USE_STARTUP 0 \
  CONFIG.C_USE_STARTUP_INT 0 \
  CONFIG.C_XIP_MODE 0 \
  CONFIG.Component_Name PmodWIFI_axi_quad_spi_0_0 \
  CONFIG.FIFO_INCLUDED 1 \
  CONFIG.Master_mode 1 \
  CONFIG.Multiples16 1 \
  CONFIG.QSPI_BOARD_INTERFACE Custom \
  CONFIG.UC_FAMILY 0 \
  CONFIG.USE_BOARD_FLOW false " [get_ips PmodWIFI_axi_quad_spi_0_0]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:19 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_gpio_1_0'

1. Summary
----------

SUCCESS in the upgrade of PmodWIFI_axi_gpio_1_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 13) to (Rev. 11)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Mar 18 20:20:19 2017
| Host         : yy_ideapad running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'PmodWIFI_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the upgrade of PmodWIFI_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 13) to (Rev. 11)

