Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10_Standard_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 24.1]
Progress: Parameterizing module hps_0
Progress: Adding pio_0 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Info: soc_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system.qsys --synthesis=VHDL --output-directory=/home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10_Standard_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 24.1]
Progress: Parameterizing module hps_0
Progress: Adding pio_0 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 24.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Info: soc_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: soc_system: Generating "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: pio_0: Starting RTL generation for module 'soc_system_pio_0'
Info: pio_0:   Generation command is [exec /home/tdn/intelFPGA_lite/24.1std/quartus/linux64/perl/bin/perl -I /home/tdn/intelFPGA_lite/24.1std/quartus/linux64/perl/lib -I /home/tdn/intelFPGA_lite/24.1std/quartus/sopc_builder/bin/europa -I /home/tdn/intelFPGA_lite/24.1std/quartus/sopc_builder/bin -I /home/tdn/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/tdn/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tdn/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_0 --dir=/tmp/alt0179_3870549123356463513.dir/0002_pio_0_gen/ --quartus_dir=/home/tdn/intelFPGA_lite/24.1std/quartus --verilog --config=/tmp/alt0179_3870549123356463513.dir/0002_pio_0_gen//soc_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'soc_system_pio_0'
Info: pio_0: "soc_system" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: pio_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_0_s1_agent"
Info: pio_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: pio_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pio_0_s1_burst_adapter"
Info: Reusing file /home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: pio_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pio_0_s1_rsp_width_adapter"
Info: Reusing file /home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/tdn/Digital_Chess_Clock/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 24 modules, 82 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
