Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 09:01:56 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    56 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           33 |
| Yes          | No                    | No                     |             761 |          204 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             175 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                         Enable Signal                                                                                         |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                               |                                                                                                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv1_if_U/aw_hs                                                                                                                     |                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_state6                                                                | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/j_reg_270[4]_i_1_n_0             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_state8                                                                | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_NS_fsm1                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv1_if_U/SR[0]                                                                      |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aw_hs                                                                                                                     |                                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                 |                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/rdata[23]_i_2_n_0                                                                                                         | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/rdata[23]_i_1_n_0                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                   |                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                              |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_state3                                                                |                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/j_1_reg_715_reg[4]_0[1]                                                         |                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_state7                                                                |                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                               |                                                                                                                                                |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                 |                                                                                                                                                |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent2[15]_i_1_n_0                                                                                           |                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/rdata[23]_i_2_n_0                                                                                                         | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/rdata[15]_i_1_n_0                                                          |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent1[15]_i_1_n_0                                                                                           |                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                   |                                                                                                                                                |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                    |                                                                                                                                                |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/p_tmp_2_reg_753[23]_i_2_n_0                                                     | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/p_tmp_2_reg_753[23]_i_1_n_0      |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/GenerationGenerator_trueRandomIndex_V_reg[0][0]                                 |                                                                                                                                                |               12 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_consumeRandom_fu_146/grp_GenerationGenerator_consumeRandom_fu_146_GenerationGenerator_randomNumbers_V_we0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/GenerationGenerator_randomNumberIndex_V[23]_i_1_n_0                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv1_if_U/_random0                                                                                                                  |                                                                                                                                                |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv1_if_U/rdata[23]_i_2__0_n_0                                                                                                      | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv1_if_U/rdata[23]_i_1_n_0                                                          |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                          |                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0                                                                                         |                                                                                                                                                |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/ap_NS_fsm10_out                                                                                                           | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/storemerge_i_reg_661[23]_i_1_n_0 |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                         |                                                                                                                                                |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/E[0]                                                                            |                                                                                                                                                |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259                                                                     |                                                                                                                                                |               15 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/ap_CS_fsm_state4                                                                |                                                                                                                                                |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_116/v_V_1_reg_291                                                                   |                                                                                                                                                |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                       |                                                                                                                                                |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                       |                                                                                                                                                |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                               |                                                                                                                                                |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                 |                                                                                                                                                |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                 |                                                                                                                                                |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                               |                                                                                                                                                |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_consumeRandom_fu_146/ap_CS_fsm_state2                                                                     |                                                                                                                                                |               20 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                           |               13 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               |                                                                                                                                                |               43 |            124 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     4 |
| 5      |                     4 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     6 |
| 9      |                     1 |
| 10     |                     3 |
| 11     |                     1 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    30 |
+--------+-----------------------+


