INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DK2012TX/verilogprojs/fulladder_dataflow/fulladder_dataflow.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DK2012TX/verilogprojs/fulladder_dataflow/fulladder_dataflow.srcs/sim_1/new/ta_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ta_fa
