Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Jul  1 14:59:27 2020
| Host             : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command          : report_power -file mDOM_pin_verification_top_power_routed.rpt -pb mDOM_pin_verification_top_power_summary_routed.pb -rpx mDOM_pin_verification_top_power_routed.rpx
| Design           : mDOM_pin_verification_top
| Device           : xc7s100fgga676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.525        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.423        |
| Device Static (W)        | 0.103        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.019 |       17 |       --- |             --- |
| Slice Logic    |    <0.001 |      421 |       --- |             --- |
|   LUT as Logic |    <0.001 |      216 |     64000 |            0.34 |
|   Others       |     0.000 |      200 |       --- |             --- |
| Signals        |    <0.001 |      830 |       --- |             --- |
| MMCM           |     0.239 |        2 |         8 |           25.00 |
| I/O            |     0.165 |      231 |       400 |           57.75 |
| Static Power   |     0.103 |          |           |                 |
| Total          |     0.525 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.065 |       0.050 |      0.015 |
| Vccaux    |       1.800 |     0.211 |       0.190 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.010 |       0.006 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.020 |       0.016 |      0.004 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                   |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                          |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                          |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                          |
| Device models               | High       | Device models are Production                           |                                                                                                          |
|                             |            |                                                        |                                                                                                          |
| Overall confidence level    | Low        |                                                        |                                                                                                          |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-----------------------------------------------------------+-----------------+
| Clock                           | Domain                                                    | Constraint (ns) |
+---------------------------------+-----------------------------------------------------------+-----------------+
| clk_out1_idelay_discr_clk_wiz   | IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz |             5.0 |
| clk_out1_idelay_discr_clk_wiz_1 | IDELAY_DISCR_CLK_WIZ_0/inst/clk_out1_idelay_discr_clk_wiz |             5.0 |
| clk_out1_lclk_adcclk_wiz        | LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz           |             8.0 |
| clk_out1_lclk_adcclk_wiz_1      | LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz           |             8.0 |
| clk_out2_idelay_discr_clk_wiz   | IDELAY_DISCR_CLK_WIZ_0/inst/clk_out2_idelay_discr_clk_wiz |             2.0 |
| clk_out2_idelay_discr_clk_wiz_1 | IDELAY_DISCR_CLK_WIZ_0/inst/clk_out2_idelay_discr_clk_wiz |             2.0 |
| clk_out2_lclk_adcclk_wiz        | LCLK_ADCCLK_WIZ_0/inst/clk_out2_lclk_adcclk_wiz           |             2.7 |
| clk_out2_lclk_adcclk_wiz_1      | LCLK_ADCCLK_WIZ_0/inst/clk_out2_lclk_adcclk_wiz           |             2.7 |
| clkfbout_idelay_discr_clk_wiz   | IDELAY_DISCR_CLK_WIZ_0/inst/clkfbout_idelay_discr_clk_wiz |            50.0 |
| clkfbout_idelay_discr_clk_wiz_1 | IDELAY_DISCR_CLK_WIZ_0/inst/clkfbout_idelay_discr_clk_wiz |            50.0 |
| clkfbout_lclk_adcclk_wiz        | LCLK_ADCCLK_WIZ_0/inst/clkfbout_lclk_adcclk_wiz           |            50.0 |
| clkfbout_lclk_adcclk_wiz_1      | LCLK_ADCCLK_WIZ_0/inst/clkfbout_lclk_adcclk_wiz           |            50.0 |
| fpga_clk                        | FPGA_CLOCK_P                                              |            50.0 |
| qosc_clk                        | QOSC_CLK                                                  |            50.0 |
+---------------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| mDOM_pin_verification_top |     0.423 |
|   ADC_DISCR_0A            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_0B            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_0C            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_0D            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_1A            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_1B            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_1C            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_1D            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_2A            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_2B            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_2C            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_2D            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_3A            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_3B            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_3C            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_3D            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_4A            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_4B            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_4C            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_4D            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_5A            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_5B            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_5C            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   ADC_DISCR_5D            |     0.006 |
|     ADC_SERDES_0          |     0.003 |
|       inst                |     0.003 |
|     ADC_SERDES_1          |     0.003 |
|       inst                |     0.003 |
|   IDELAY_DISCR_CLK_WIZ_0  |     0.108 |
|     inst                  |     0.108 |
|   LCLK_ADCCLK_WIZ_0       |     0.132 |
|     inst                  |     0.132 |
|   OBUF_ADC_CLOCK          |     0.013 |
+---------------------------+-----------+


