EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# ICM-20648
#
DEF ICM-20648 U 0 40 Y Y 1 L N
F0 "U" -501 826 50 H V L BNN
F1 "ICM-20648" -501 -902 50 H V L BNN
F2 "QFN40P300X300X95-24N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "https://www.digikey.in/product-detail/en/tdk-invensense/ICM-20648/1428-1061-1-ND/5872876?utm_source=snapeda&utm_medium=aggregator&utm_campaign=symbol" 0 0 50 H I L BNN "DIGI-KEY_PURCHASE_URL"
F5 "6-Axis Gyro/Accel Integrated Sol" 0 0 50 H I L BNN "DESCRIPTION"
F6 "TDK InvenSense" 0 0 50 H I L BNN "MF"
F7 "1428-1061-1-ND" 0 0 50 H I L BNN "DIGI-KEY_PART_NUMBER"
F8 "The center Exposed Pad (EP), for MPU devices is a No Connect (NC) pad. To avoid package stress, do not solder the EP to the PCB. Please refer to the document “AN-IVS-0002A-00”. As a result of these guidelines, the exposed pad has not been included on the PCB footprint. We’ve added a keep-out area under the exposed pad. Please don’t route traces or vias under the part, on the same side of the board" 0 0 50 H I L BNN "NOTES"
F9 "ICM-20648" 0 0 50 H I L BNN "MP"
F10 "QFN-24 InvenSense" 0 0 50 H I L BNN "PACKAGE"
DRAW
S -500 -800 500 800 0 0 10 f
X AUX_CL 7 -700 -200 200 R 40 40 0 0 B C
X VDDIO 8 700 600 200 L 40 40 0 0 W 
X AD0/SDO 9 -700 0 200 R 40 40 0 0 B 
X REGOUT 10 700 -400 200 L 40 40 0 0 P 
X INT1 12 700 200 200 L 40 40 0 0 O 
X FSYNC 11 -700 400 200 R 40 40 0 0 I 
X VDD 13 700 700 200 L 40 40 0 0 W 
X INT2 19 700 100 200 L 40 40 0 0 O 
X RESV 20 700 -200 200 L 40 40 0 0 P 
X GND 18 700 -700 200 L 40 40 0 0 W 
X AUX_DA 21 -700 -300 200 R 40 40 0 0 B 
X NCS 22 -700 300 200 R 40 40 0 0 I 
X SCL/SCLK 23 -700 200 200 R 40 40 0 0 I C
X SDA/SDI 24 -700 100 200 R 40 40 0 0 I 
ENDDRAW
ENDDEF
#
# End Library