// Seed: 2550031575
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    output tri0 id_7,
    input wor id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri0 id_13,
    input uwire id_14,
    input tri id_15,
    input wor id_16,
    input wor id_17,
    input wire id_18,
    output wire id_19,
    input wire id_20,
    output wire id_21,
    output tri0 id_22,
    input supply0 id_23
);
  if (id_12) begin
    wire id_25;
  end else
    always_comb @(*) begin
      id_6 = 1;
    end
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply1 id_2,
    input supply0 id_3
);
  assign id_1 = {1{1}};
  module_0(
      id_2,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0
  );
endmodule
