.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH specify_lib  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBspecify_lib\fR \-  Specify the name of the timing library file(s) for dynamic power analysis. This command allows you to run the dynamic power analysis flow without reading a dotlib into design database to reduce background memory consumption
.SH Syntax  \fBspecify_lib\fR  [-help] [<<in_file> <<file1>[<file2>]
...>>] [-reset]  
.P Specify the name of the timing library file(s) for dynamic power analysis. This command allows you to run the dynamic power analysis flow without reading a dotlib into design database to reduce background memory consumption. You must have an external TWF file to run this flow as the timing engine will not be invoked from within the software. This flow is recommended for large designs where front-end processing of timing libraries is high. Some of the database query commands will not work if specify_lib is used.
.P This command works in conjunction with the specify_def and specify_spef commands. 
.SH Parameters    "\fB-help\fR" Outputs a brief description that includes type and default information for each specify_lib parameter.  "\fB<in_file> <<file1>[<file2>]
...\fR" List of timing library files.  "\fB-reset\fR" Resets all specified options back to default values.
.P 
.SH Examples
.RS  "*" 2 The following Tcl shows the use model of the specify_lib command that works in conjunction with the specify_def/specify_spef flow to perform dynamic power analysis:   read_lib -lef tech1.lef tech2.lef  specify_lib /../library1.lib /../library2.lib  specify_def adder_routed.def  specify_spef {test.spef }  read_twf test.twf2  read_verilog test2.v  set_top_module test  set_default_switching_activity -comb_clockgate_ratio 1 -period 2.01ns -input_activity 0.2 -icg_ratio 1  set_power_analysis_mode -default_supply 1.1 -method dynamic_vectorless  report_power
.RE
.P
