
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 343.191 ; gain = 133.074
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (26#1) [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:76]
Finished RTL Elaboration : Time (s): cpu = 00:03:29 ; elapsed = 00:03:40 . Memory (MB): peak = 554.285 ; gain = 344.168
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:29 ; elapsed = 00:03:41 . Memory (MB): peak = 554.285 ; gain = 344.168
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 678.563 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:12 ; elapsed = 00:04:25 . Memory (MB): peak = 678.563 ; gain = 468.445
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:12 ; elapsed = 00:04:25 . Memory (MB): peak = 678.563 ; gain = 468.445
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:12 ; elapsed = 00:04:25 . Memory (MB): peak = 678.563 ; gain = 468.445
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:14 ; elapsed = 00:04:27 . Memory (MB): peak = 678.563 ; gain = 468.445
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:16 ; elapsed = 00:04:29 . Memory (MB): peak = 678.563 ; gain = 468.445
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:54 ; elapsed = 00:05:08 . Memory (MB): peak = 684.938 ; gain = 474.820
Finished Timing Optimization : Time (s): cpu = 00:04:55 ; elapsed = 00:05:08 . Memory (MB): peak = 695.629 ; gain = 485.512
Finished Technology Mapping : Time (s): cpu = 00:04:55 ; elapsed = 00:05:09 . Memory (MB): peak = 705.313 ; gain = 495.195
Finished IO Insertion : Time (s): cpu = 00:04:57 ; elapsed = 00:05:11 . Memory (MB): peak = 705.313 ; gain = 495.195
Finished Renaming Generated Instances : Time (s): cpu = 00:04:57 ; elapsed = 00:05:11 . Memory (MB): peak = 705.313 ; gain = 495.195
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:57 ; elapsed = 00:05:11 . Memory (MB): peak = 705.313 ; gain = 495.195
Finished Renaming Generated Ports : Time (s): cpu = 00:04:57 ; elapsed = 00:05:11 . Memory (MB): peak = 705.313 ; gain = 495.195
Finished Handling Custom Attributes : Time (s): cpu = 00:04:58 ; elapsed = 00:05:11 . Memory (MB): peak = 705.313 ; gain = 495.195
Finished Renaming Generated Nets : Time (s): cpu = 00:04:58 ; elapsed = 00:05:11 . Memory (MB): peak = 705.313 ; gain = 495.195

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |     7|
|3     |LUT3     |     5|
|4     |LUT4     |    34|
|5     |LUT5     |     4|
|6     |LUT6     |     8|
|7     |MUXCY    |    30|
|8     |RAMB36E1 |     1|
|9     |FDRE     |    61|
|10    |FDSE     |     7|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:58 ; elapsed = 00:05:11 . Memory (MB): peak = 705.313 ; gain = 495.195
synth_design: Time (s): cpu = 00:04:46 ; elapsed = 00:04:56 . Memory (MB): peak = 726.109 ; gain = 466.145
