Reading OpenROAD database at '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_19/26-openroad-resizertimingpostgrt/TOP_digital.odb'…
Reading library file at '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_19/tmp/95cc737d950546fb83ff0b35de3771a7.lib'…
Reading design constraints file at '/nix/store/ixkawr2rm870iw9p31jr6cicdswgpcx8-python3-3.10.9-env/lib/python3.10/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0337] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[WARNING STA-0337] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   TOP_digital
Die area:                 ( 0 0 ) ( 900000 900000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     12945
Number of terminals:      643
Number of snets:          2
Number of nets:           1301

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 99.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 61349.
[INFO DRT-0033] mcon shape region query size = 35188.
[INFO DRT-0033] met1 shape region query size = 28501.
[INFO DRT-0033] via shape region query size = 9690.
[INFO DRT-0033] met2 shape region query size = 6144.
[INFO DRT-0033] via2 shape region query size = 7752.
[INFO DRT-0033] met3 shape region query size = 6125.
[INFO DRT-0033] via3 shape region query size = 7752.
[INFO DRT-0033] met4 shape region query size = 1962.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 319 pins.
[INFO DRT-0081]   Complete 93 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1285 groups.
#scanned instances     = 12945
#unique  instances     = 99
#stdCellGenAp          = 2375
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1794
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1584
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:00, memory = 145.88 (MB), peak = 145.88 (MB)

Number of guides:     4213

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 130 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 130 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1516.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1004.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 580.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 128.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2097 vertical wires in 3 frboxes and 1132 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 60 vertical wires in 3 frboxes and 210 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 162.07 (MB), peak = 168.49 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.07 (MB), peak = 168.49 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 230.92 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 270.55 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:02, memory = 303.08 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:02, memory = 306.95 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:02, memory = 310.55 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:02, memory = 310.55 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:02, memory = 310.55 (MB).
    Completing 80% with 59 violations.
    elapsed time = 00:00:02, memory = 310.55 (MB).
    Completing 90% with 59 violations.
    elapsed time = 00:00:02, memory = 310.55 (MB).
    Completing 100% with 62 violations.
    elapsed time = 00:00:03, memory = 311.07 (MB).
[INFO DRT-0199]   Number of violations = 96.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1     21      5      3
Recheck              0     26      8      0
Short                0     32      0      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:03, memory = 655.82 (MB), peak = 655.82 (MB)
Total wire length = 35373 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16050 um.
Total wire length on LAYER met2 = 18411 um.
Total wire length on LAYER met3 = 911 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3793.
Up-via summary (total 3793):.

-----------------------
 FR_MASTERSLICE       0
            li1    1967
           met1    1698
           met2     128
           met3       0
           met4       0
-----------------------
                   3793


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 96 violations.
    elapsed time = 00:00:00, memory = 656.07 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:00, memory = 657.62 (MB).
    Completing 30% with 89 violations.
    elapsed time = 00:00:00, memory = 664.06 (MB).
    Completing 40% with 89 violations.
    elapsed time = 00:00:00, memory = 670.76 (MB).
    Completing 50% with 89 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:01, memory = 672.82 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:01, memory = 672.82 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:01, memory = 672.82 (MB).
    Completing 90% with 39 violations.
    elapsed time = 00:00:01, memory = 672.82 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:02, memory = 672.82 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1
Metal Spacing        8
Short               15
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:02, memory = 672.82 (MB), peak = 672.82 (MB)
Total wire length = 35316 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16054 um.
Total wire length on LAYER met2 = 18362 um.
Total wire length on LAYER met3 = 899 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3797.
Up-via summary (total 3797):.

-----------------------
 FR_MASTERSLICE       0
            li1    1967
           met1    1701
           met2     129
           met3       0
           met4       0
-----------------------
                   3797


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:00, memory = 672.82 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:02, memory = 673.03 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1
Metal Spacing       12
Short               32
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 673.03 (MB), peak = 683.65 (MB)
Total wire length = 35317 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16106 um.
Total wire length on LAYER met2 = 18312 um.
Total wire length on LAYER met3 = 898 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3778.
Up-via summary (total 3778):.

-----------------------
 FR_MASTERSLICE       0
            li1    1967
           met1    1682
           met2     129
           met3       0
           met4       0
-----------------------
                   3778


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 673.03 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:00, memory = 673.03 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:01, memory = 682.31 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:01, memory = 682.31 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:01, memory = 682.31 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 682.31 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 682.31 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 682.31 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 682.31 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 682.31 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 682.31 (MB), peak = 683.65 (MB)
Total wire length = 35311 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16051 um.
Total wire length on LAYER met2 = 18328 um.
Total wire length on LAYER met3 = 931 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3795.
Up-via summary (total 3795):.

-----------------------
 FR_MASTERSLICE       0
            li1    1967
           met1    1692
           met2     136
           met3       0
           met4       0
-----------------------
                   3795


[INFO DRT-0198] Complete detail routing.
Total wire length = 35311 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16051 um.
Total wire length on LAYER met2 = 18328 um.
Total wire length on LAYER met3 = 931 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3795.
Up-via summary (total 3795):.

-----------------------
 FR_MASTERSLICE       0
            li1    1967
           met1    1692
           met2     136
           met3       0
           met4       0
-----------------------
                   3795


[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:10, memory = 682.31 (MB), peak = 683.65 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_19/28-openroad-detailedrouting/TOP_digital.odb'…
Writing netlist to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_19/28-openroad-detailedrouting/TOP_digital.nl.v'…
Writing powered netlist to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_19/28-openroad-detailedrouting/TOP_digital.pnl.v'…
Writing layout to '/root/eda/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_12_10_19/28-openroad-detailedrouting/TOP_digital.def'…
