[file:.\..\src\TestBench_Top.v]
Enabled=1
[file:.\..\SineLUT.v]
Enabled=1
[file:.\..\OscPll.v]
Enabled=1
[file:.\..\src\top.v]
Enabled=1
[file:.\..\src\ADC_SPI_In.v]
Enabled=1
[file:.\..\src\DAC_SPI_Out.v]
Enabled=1
[file:.\..\src\Fraction.v]
Enabled=1
[file:.\..\src\sample_pos_RAM.v]
Enabled=1
[View]
Entity=TestBench_Top
Architecture=
TopLevelType=3
[file:.\..\src\SamplePosition.v]
Enabled=1
