$date
	Thu Oct 29 23:26:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ rst $end
$scope module fft $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ rst $end
$var wire 1 ! q $end
$scope module ffd1 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # enable $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#1
1%
0!
1$
#2
0$
#5
1"
#10
0"
#12
1#
#15
0%
1!
1"
#20
0"
#25
1%
0!
1"
#30
0"
#35
0%
1!
1"
#40
0"
#42
0#
#45
1"
#50
0"
#52
1%
0!
1$
#53
1#
0$
#55
0%
1!
1"
#60
0"
#65
1%
0!
1"
#70
0"
#73
0#
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#153
