<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu May 22 02:39:27 2025" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_Addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_BankAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_BankAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CKE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CKE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef" SIGNAME="processing_system7_0_DDR_ODT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_ODT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_RAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_RAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processing_system7_0_DDR_DRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_WEB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_WEB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_VRN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_VRP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_MIO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="MIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef" SIGNAME="processing_system7_0_PS_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef" SIGNAME="processing_system7_0_PS_PORB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_PORB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef" SIGNAME="processing_system7_0_PS_SRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_SRSTB"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR">
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
        <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="32" FULLNAME="/axi_mem_intercon" HWVERSION="2.1" INSTANCE="axi_mem_intercon" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_mem_intercon_0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="15"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awaddr" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awprot" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bresp" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wdata" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wstrb" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_araddr" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arburst" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arcache" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlen" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arprot" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arqos" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arsize" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rdata" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rresp" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="m_axi_gmem1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awaddr" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awburst" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awcache" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awlen" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awprot" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awqos" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awsize" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bresp" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wdata" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wstrb" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="m_axi_gmem1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awaddr" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awburst" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awcache" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awlen" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awprot" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awqos" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awsize" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bresp" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wdata" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wstrb" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S06_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S06_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem2_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S07_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S07_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem3_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S08_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S08_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S08_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S08_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S08_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S08_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S08_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S08_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="m_axi_gmem4_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S09_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S09_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S09_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S09_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S09_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S09_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S09_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S09_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S09_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S10_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S10_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S10_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S10_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S10_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S10_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awaddr" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awburst" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awcache" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awlen" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awprot" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awqos" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awsize" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_bresp" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S10_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_wdata" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S10_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_wstrb" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S10_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S11_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S11_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S11_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S11_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S11_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S11_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S11_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S11_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S11_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S11_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S11_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S11_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S11_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S11_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S11_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S11_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S11_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S11_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem2_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S12_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S12_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S12_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S12_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S12_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S12_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S12_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S12_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S12_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S12_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S12_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S12_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S12_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S12_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S12_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S12_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S12_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S12_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem3_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S13_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S13_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S13_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S13_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S13_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S13_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S13_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S13_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S13_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S13_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S13_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S13_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S13_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S13_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S13_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S13_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S13_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S13_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S13_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="S13_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S13_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S13_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S13_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S13_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S13_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S13_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem4_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S14_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S14_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S14_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S14_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S14_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S14_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S14_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S14_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S14_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S14_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S14_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S14_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S14_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S14_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S14_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S14_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S14_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="m_axi_gmem5_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="conv_1_accel_0_m_axi_gmem0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M00_AXI_wid"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_1_accel_0_m_axi_gmem1" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pnet_accel_0_m_axi_gmem0" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pnet_accel_0_m_axi_gmem1" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem0" DATAWIDTH="64" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S04_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S04_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S04_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S04_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem1" DATAWIDTH="32" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S05_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S05_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S05_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S05_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem2" DATAWIDTH="64" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S06_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S06_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S06_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S06_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S06_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S06_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S06_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem3" DATAWIDTH="64" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S07_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S07_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S07_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S07_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S07_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S07_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S07_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S07_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S07_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem4" DATAWIDTH="64" NAME="S08_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S08_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S08_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S08_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S08_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S08_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S08_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S08_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S08_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S08_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S08_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S08_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S08_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S08_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S08_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S08_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S08_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S08_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S08_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem0" DATAWIDTH="32" NAME="S09_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S09_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S09_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S09_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S09_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S09_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S09_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S09_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S09_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S09_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S09_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S09_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S09_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S09_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S09_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S09_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S09_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S09_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S09_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S09_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S09_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem1" DATAWIDTH="32" NAME="S10_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S10_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S10_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S10_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S10_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S10_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S10_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S10_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S10_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S10_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S10_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S10_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S10_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S10_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S10_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S10_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S10_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S10_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S10_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S10_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S10_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S10_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S10_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S10_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S10_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S10_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S10_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S10_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S10_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S10_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S10_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S10_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S10_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem2" DATAWIDTH="32" NAME="S11_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S11_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S11_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S11_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S11_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S11_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S11_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S11_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S11_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S11_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S11_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S11_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S11_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S11_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S11_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S11_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S11_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S11_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S11_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S11_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S11_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S11_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S11_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S11_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S11_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S11_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S11_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S11_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S11_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S11_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S11_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S11_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S11_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem3" DATAWIDTH="32" NAME="S12_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S12_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S12_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S12_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S12_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S12_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S12_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S12_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S12_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S12_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S12_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S12_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S12_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S12_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S12_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S12_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S12_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S12_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S12_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S12_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S12_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S12_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S12_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S12_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S12_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S12_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S12_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S12_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S12_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S12_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S12_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S12_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S12_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem4" DATAWIDTH="32" NAME="S13_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S13_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S13_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S13_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S13_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S13_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S13_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S13_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S13_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S13_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S13_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S13_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S13_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S13_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S13_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S13_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S13_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S13_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S13_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S13_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S13_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S13_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S13_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S13_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S13_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S13_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S13_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S13_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S13_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S13_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S13_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S13_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S13_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S13_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S13_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S13_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S13_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S13_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S13_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem5" DATAWIDTH="32" NAME="S14_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S14_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S14_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S14_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S14_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S14_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S14_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S14_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S14_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S14_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S14_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S14_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S14_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S14_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S14_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S14_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S14_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S14_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S14_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S14_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S14_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S14_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S14_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S14_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S14_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S14_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S14_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S14_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S14_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S14_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S14_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S14_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S14_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S14_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S14_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S14_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S14_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S14_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S14_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S14_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114093659" FULLNAME="/conv_1_accel_0" HWVERSION="1.0" INSTANCE="conv_1_accel_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="conv_1_accel" VLNV="xilinx.com:hls:conv_1_accel:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="input_r_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of input_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="input_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of input_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="input_r_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of input_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="input_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of input_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output_r_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of output_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output_r_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of output_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_GMEM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_conv_1_accel_0_0"/>
        <PARAMETER NAME="II" VALUE="1828224"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="1828363"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x4000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_WID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_1_accel_0_m_axi_gmem0" DATAWIDTH="32" NAME="m_axi_gmem0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem0_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem0_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem0_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem0_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem0_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem0_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem0_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem0_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem0_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem0_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem0_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem0_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem0_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem0_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem0_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem0_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem0_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem0_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem0_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem0_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem0_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem0_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem0_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem0_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem0_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem0_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem0_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem0_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem0_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem0_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem0_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem0_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_gmem0_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem0_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem0_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem0_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem0_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_1_accel_0_m_axi_gmem1" DATAWIDTH="32" NAME="m_axi_gmem1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem1_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem1_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem1_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem1_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem1_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem1_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem1_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem1_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem1_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem1_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem1_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem1_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem1_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem1_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem1_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem1_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem1_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem1_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem1_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem1_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem1_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem1_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem1_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem1_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem1_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem1_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem1_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem1_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem1_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem1_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem1_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem1_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem1_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem1_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem1_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="processing_system7_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114092442" FULLNAME="/onet_accel_0" HWVERSION="1.0" INSTANCE="onet_accel_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="onet_accel" VLNV="xilinx.com:hls:onet_accel:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="input_r_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of input_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="input_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of input_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="input_r_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of input_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="input_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of input_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_mp_2_weights_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_mp_2_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_mp_2_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of conv_mp_2_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_mp_2_weights_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_mp_2_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_mp_2_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of conv_mp_2_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_mp_3_weights_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_mp_3_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_mp_3_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of conv_mp_3_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_mp_3_weights_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_mp_3_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_mp_3_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of conv_mp_3_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_4_weights_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_4_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="52"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_4_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of conv_4_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_4_weights_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_4_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="56"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_4_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of conv_4_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dense_1_weights_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dense_1_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dense_1_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of dense_1_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dense_1_weights_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dense_1_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dense_1_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of dense_1_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output1_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="76"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of output1"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output1_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="80"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of output1"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output2_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="88"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of output2"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output2_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="92"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of output2"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output3_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of output3"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output3_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of output3"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_GMEM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM5_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_onet_accel_0_0"/>
        <PARAMETER NAME="II" VALUE="57860050"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="57860049"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x40030000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x4003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S10_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem2_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem2_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem2_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem2_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S11_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem3_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem3_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem3_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem3_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem3_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem3_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem3_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem3_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem3_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem3_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem3_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem3_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S12_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem4_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem4_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem4_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem4_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem4_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem4_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem4_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem4_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem4_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem4_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem4_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem4_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem4_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem4_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem4_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem4_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem4_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem4_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem4_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem4_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S13_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem5_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem5_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem5_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem5_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem5_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem5_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem5_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem5_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem5_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem5_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem5_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem5_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem5_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem5_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem5_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem5_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem5_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem5_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem5_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem5_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem5_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem5_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem5_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem5_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem5_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem5_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem5_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem5_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem5_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem5_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem5_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem5_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem5_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem5_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem5_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem5_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem5_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem5_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem5_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S14_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem0" DATAWIDTH="32" NAME="m_axi_gmem0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem0_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem0_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem0_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem0_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem0_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem0_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem0_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem0_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem0_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem0_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem0_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem0_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem0_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem0_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem0_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem0_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem0_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem0_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem0_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem0_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem0_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem0_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem0_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem0_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem0_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem0_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem0_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem0_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem0_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem0_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem0_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem0_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem0_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem0_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem0_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem1" DATAWIDTH="32" NAME="m_axi_gmem1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem1_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem1_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem1_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem1_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem1_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem1_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem1_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem1_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem1_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem1_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem1_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem1_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem1_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem1_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem1_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem1_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem1_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem1_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem1_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem1_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem1_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem1_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem1_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem1_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem1_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem1_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem1_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem1_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem1_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem1_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem1_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem1_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem1_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem1_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem1_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem2" DATAWIDTH="32" NAME="m_axi_gmem2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem2_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem2_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem2_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem2_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem2_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem2_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem2_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem2_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem2_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem2_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem2_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem2_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem2_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem2_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem2_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem2_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem2_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem2_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem2_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem2_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem2_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem2_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem2_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem2_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem2_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem2_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem2_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem2_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem2_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem2_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem2_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem2_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem2_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem2_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem2_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem2_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem2_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem2_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem3" DATAWIDTH="32" NAME="m_axi_gmem3" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem3_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem3_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem3_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem3_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem3_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem3_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem3_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem3_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem3_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem3_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem3_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem3_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem3_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem3_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem3_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem3_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem3_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem3_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem3_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem3_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem3_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem3_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem3_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem3_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem3_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem3_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem3_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem3_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem3_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem3_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem3_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem3_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem3_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem3_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem3_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem3_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem3_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem3_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem4" DATAWIDTH="32" NAME="m_axi_gmem4" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem4_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem4_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem4_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem4_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem4_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem4_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem4_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem4_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem4_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem4_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem4_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem4_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem4_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem4_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem4_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem4_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem4_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem4_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem4_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem4_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem4_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem4_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem4_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem4_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem4_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem4_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem4_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem4_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem4_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem4_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem4_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem4_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem4_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem4_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem4_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem4_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem4_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem4_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="onet_accel_0_m_axi_gmem5" DATAWIDTH="32" NAME="m_axi_gmem5" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem5_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem5_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem5_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem5_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem5_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem5_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem5_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem5_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem5_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem5_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem5_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem5_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem5_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem5_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem5_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem5_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem5_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem5_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem5_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem5_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem5_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem5_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem5_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem5_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem5_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem5_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem5_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem5_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem5_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem5_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem5_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem5_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem5_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem5_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem5_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem5_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem5_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem5_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem5_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem4" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem5" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="processing_system7_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114092105" FULLNAME="/pnet_accel_0" HWVERSION="1.0" INSTANCE="pnet_accel_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pnet_accel" VLNV="xilinx.com:hls:pnet_accel:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="input_r_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of input_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="input_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of input_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="input_r_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of input_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="input_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of input_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output1_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of output1"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output1_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of output1"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output2_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of output2"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output2_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of output2"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_GMEM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_pnet_accel_0_0"/>
        <PARAMETER NAME="II" VALUE="244217"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="244216"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x40010000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x4001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pnet_accel_0_m_axi_gmem0" DATAWIDTH="32" NAME="m_axi_gmem0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem0_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem0_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem0_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem0_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem0_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem0_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem0_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem0_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem0_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem0_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem0_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem0_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem0_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem0_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem0_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem0_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem0_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem0_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem0_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem0_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem0_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem0_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem0_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem0_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem0_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem0_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem0_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem0_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem0_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem0_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem0_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem0_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem0_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem0_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem0_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="pnet_accel_0_m_axi_gmem1" DATAWIDTH="32" NAME="m_axi_gmem1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem1_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem1_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem1_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem1_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem1_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem1_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem1_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem1_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem1_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem1_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem1_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem1_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem1_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem1_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem1_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem1_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem1_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem1_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem1_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem1_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem1_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem1_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem1_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem1_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem1_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem1_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem1_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem1_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem1_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem1_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem1_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem1_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem1_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem1_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem1_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem1_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="processing_system7_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="6" FULLNAME="/processing_system7_0" HWVERSION="5.5" INSTANCE="processing_system7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="C_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_processing_system7_0_0"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="666.666687"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.158730"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="666.666666"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="40"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="667"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="1333.333"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="33.333333"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="7"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="32"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1066.667"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x1FFFFFFF"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DUAL_PARALLEL_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DUAL_STACK_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="4"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_GP0_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP0_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_GP1_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="25"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="48"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="1600.000"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.089"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.075"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.085"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.092"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.025"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.014"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.009"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.033"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="part0"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PLL_BYPASSMODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFCFFFFFF"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SINGLE_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666666"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="533.333374"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="32 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="1024 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="105.056"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="66.904"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="89.1715"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="113.63"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="98.503"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="68.5855"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="90.295"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="103.977"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="8 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="533.333333"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="DDR 3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="MT41J128M8 JP-125"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="14"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="DDR3_1066F"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="30.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="35.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="48.75"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x1FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_BankAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CKE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="rst" SIGNAME="processing_system7_0_DDR_DRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef" SIGNAME="processing_system7_0_DDR_ODT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_RAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FIXED_IO_ddr_vrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FIXED_IO_ddr_vrp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef" SIGNAME="processing_system7_0_DDR_WEB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DDR_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK_CLK0" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ACLK"/>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_ACLK"/>
            <CONNECTION INSTANCE="onet_accel_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_MIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FIXED_IO_mio"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef" SIGNAME="processing_system7_0_PS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FIXED_IO_ps_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef" SIGNAME="processing_system7_0_PS_PORB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FIXED_IO_ps_porb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef" SIGNAME="processing_system7_0_PS_SRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FIXED_IO_ps_srstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_HP0_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP0_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="S_AXI_HP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_HP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_HP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_Addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_CKE"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_Clk"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_CS_n"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_DM"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_DQ"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_DQS"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_ODT"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_WEB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="DDR_VRN"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="DDR_VRP"/>
            <PORTMAP LOGICAL="MIO" PHYSICAL="MIO"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="PS_CLK"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="PS_PORB"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="PS_SRSTB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP0_FIFO_CTRL" TYPE="TARGET" VLNV="xilinx.com:display_processing_system7:hpstatusctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RACOUNT" PHYSICAL="S_AXI_HP0_RACOUNT"/>
            <PORTMAP LOGICAL="RCOUNT" PHYSICAL="S_AXI_HP0_RCOUNT"/>
            <PORTMAP LOGICAL="RDISSUECAPEN" PHYSICAL="S_AXI_HP0_RDISSUECAP1_EN"/>
            <PORTMAP LOGICAL="WACOUNT" PHYSICAL="S_AXI_HP0_WACOUNT"/>
            <PORTMAP LOGICAL="WCOUNT" PHYSICAL="S_AXI_HP0_WCOUNT"/>
            <PORTMAP LOGICAL="WRISSUECAPEN" PHYSICAL="S_AXI_HP0_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP0_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP0_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" DATAWIDTH="64" NAME="S_AXI_HP0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_HP0_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_HP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_HP0_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_HP0_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_HP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_HP0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_HP0_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_HP0_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_HP0_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_HP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_HP0_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_HP0_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_HP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_HP0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_HP0_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_HP0_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_HP0_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_HP0_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_HP0_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_HP0_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_HP0_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_HP0_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_HP0_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_HP0_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x4000FFFF" INSTANCE="conv_1_accel_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x40010000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x4001FFFF" INSTANCE="pnet_accel_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x40020000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x4002FFFF" INSTANCE="rnet_accel_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x40030000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x4003FFFF" INSTANCE="onet_accel_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="conv_1_accel_0"/>
        <PERIPHERAL INSTANCE="pnet_accel_0"/>
        <PERIPHERAL INSTANCE="rnet_accel_0"/>
        <PERIPHERAL INSTANCE="onet_accel_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="32" FULLNAME="/ps7_0_axi_periph" HWVERSION="2.1" INSTANCE="ps7_0_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ps7_0_axi_periph_0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="NUM_MI" VALUE="4"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="conv_1_accel_0_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="pnet_accel_0_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="onet_accel_0_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="onet_accel_0" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114092239" FULLNAME="/rnet_accel_0" HWVERSION="1.0" INSTANCE="rnet_accel_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rnet_accel" VLNV="xilinx.com:hls:rnet_accel:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="input_r_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of input_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="input_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of input_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="input_r_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of input_r"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="input_r">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of input_r"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_mp_2_weights_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_mp_2_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_mp_2_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of conv_mp_2_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_mp_2_weights_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_mp_2_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_mp_2_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of conv_mp_2_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_3_weights_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_3_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_3_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of conv_3_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="conv_3_weights_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of conv_3_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="conv_3_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of conv_3_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dense_1_weights_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dense_1_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="52"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dense_1_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of dense_1_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dense_1_weights_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dense_1_weights"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="56"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dense_1_weights">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of dense_1_weights"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output1_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of output1"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output1_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of output1"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output2_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="76"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of output2"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="output2_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of output2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="80"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="output2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of output2"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_GMEM0_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM0_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM1_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM2_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM3_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM4_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rnet_accel_0_0"/>
        <PARAMETER NAME="II" VALUE="8642209"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="8642208"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x40020000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x4002FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_gmem0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem0_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem0_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem1_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem1_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem1_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem1_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem2_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem2_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem2_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem2_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem2_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_gmem2_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem2_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem2_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem2_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem2_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem2_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem2_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem3_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem3_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem3_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem3_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem3_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem3_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem3_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem3_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem3_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem3_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem3_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_gmem3_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem3_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem3_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem3_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem3_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem3_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem3_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem4_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem4_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem4_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem4_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem4_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem4_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem4_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem4_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem4_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem4_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem4_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem4_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem4_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem4_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem4_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem4_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem4_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_gmem4_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem4_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem4_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem4_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem4_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem4_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem4_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="ps7_0_axi_periph_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem0" DATAWIDTH="64" NAME="m_axi_gmem0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem0_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem0_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem0_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem0_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem0_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem0_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem0_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem0_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem0_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem0_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem0_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem0_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem0_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem0_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem0_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem0_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem0_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem0_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem0_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem0_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem0_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem0_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem0_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem0_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem0_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem0_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem0_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem0_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem0_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem0_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem0_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem0_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem0_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem0_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem0_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem0_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem1" DATAWIDTH="32" NAME="m_axi_gmem1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem1_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem1_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem1_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem1_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem1_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem1_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem1_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem1_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem1_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem1_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem1_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem1_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem1_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem1_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem1_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem1_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem1_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem1_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem1_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem1_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem1_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem1_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem1_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem1_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem1_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem1_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem1_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem1_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem1_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem1_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem1_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem1_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem1_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem1_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem1_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem2" DATAWIDTH="64" NAME="m_axi_gmem2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem2_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem2_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem2_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem2_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem2_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem2_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem2_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem2_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem2_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem2_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem2_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem2_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem2_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem2_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem2_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem2_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem2_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem2_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem2_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem2_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem2_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem2_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem2_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem2_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem2_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem2_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem2_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem2_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem2_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem2_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem2_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem2_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem2_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem2_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem2_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem2_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem2_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem3" DATAWIDTH="64" NAME="m_axi_gmem3" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem3_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem3_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem3_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem3_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem3_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem3_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem3_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem3_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem3_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem3_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem3_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem3_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem3_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem3_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem3_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem3_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem3_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem3_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem3_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem3_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem3_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem3_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem3_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem3_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem3_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem3_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem3_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem3_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem3_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem3_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem3_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem3_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem3_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem3_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem3_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem3_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem3_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="rnet_accel_0_m_axi_gmem4" DATAWIDTH="64" NAME="m_axi_gmem4" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem4_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem4_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem4_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem4_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem4_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem4_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem4_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem4_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem4_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem4_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem4_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem4_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem4_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem4_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem4_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem4_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem4_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem4_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem4_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem4_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem4_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem4_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem4_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem4_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem4_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem4_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem4_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem4_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem4_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem4_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem4_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem4_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem4_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem4_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem4_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem4_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem4_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem4" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="processing_system7_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/rst_ps7_0_100M" HWVERSION="5.0" INSTANCE="rst_ps7_0_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rst_ps7_0_100M_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="conv_1_accel_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="ARESETN"/>
            <CONNECTION INSTANCE="pnet_accel_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ARESETN"/>
            <CONNECTION INSTANCE="rnet_accel_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S04_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S05_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S06_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S07_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S08_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S09_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S10_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S11_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S12_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S13_ARESETN"/>
            <CONNECTION INSTANCE="onet_accel_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S14_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
