src/video_capture/video_capture.o src/video_capture/video_capture.o: \
 ../src/video_capture/video_capture.c \
 ../src/video_capture/video_capture.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma_hw.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_io.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_printf.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/bspconfig.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xstatus.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_assert.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xpseudo_asm.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xreg_cortexa9.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xpseudo_asm_gcc.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma_i.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xdebug.h \
 ../src/video_capture/xvtc.h ../src/video_capture/xvtc_hw.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_io.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_assert.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xstatus.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xgpio.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xgpio_l.h \
 ../src/video_capture/../intc/intc.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xscugic.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xscugic_hw.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_exception.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_spinlock.h \
 D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xdebug.h
../src/video_capture/video_capture.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma_hw.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_types.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_io.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_printf.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/bspconfig.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xstatus.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_assert.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xpseudo_asm.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xreg_cortexa9.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xpseudo_asm_gcc.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xaxivdma_i.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xdebug.h:
../src/video_capture/xvtc.h:
../src/video_capture/xvtc_hw.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_io.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_assert.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xstatus.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xgpio.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xgpio_l.h:
../src/video_capture/../intc/intc.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xscugic.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xscugic_hw.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_exception.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xil_spinlock.h:
D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/CPU/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include/xdebug.h:
