Running: D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/cd/thiet ke he thong va vi mach/PONG CHU/VGA CONTROLLER I _ GRAPHIC/Image_Processing/tb_simulation_isim_beh.exe -prj D:/cd/thiet ke he thong va vi mach/PONG CHU/VGA CONTROLLER I _ GRAPHIC/Image_Processing/tb_simulation_beh.prj work.tb_simulation work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/cd/thiet ke he thong va vi mach/PONG CHU/VGA CONTROLLER I _ GRAPHIC/Image_Processing/image_write.v" into library work
Analyzing Verilog file "D:/cd/thiet ke he thong va vi mach/PONG CHU/VGA CONTROLLER I _ GRAPHIC/Image_Processing/image_read.v" into library work
WARNING:HDLCompiler:693 - "D:/cd/thiet ke he thong va vi mach/PONG CHU/VGA CONTROLLER I _ GRAPHIC/Image_Processing/image_read.v" Line 41: Parameter declaration becomes local in image_read with formal parameter declaration list
WARNING:HDLCompiler:693 - "D:/cd/thiet ke he thong va vi mach/PONG CHU/VGA CONTROLLER I _ GRAPHIC/Image_Processing/image_read.v" Line 42: Parameter declaration becomes local in image_read with formal parameter declaration list
Analyzing Verilog file "D:/cd/thiet ke he thong va vi mach/PONG CHU/VGA CONTROLLER I _ GRAPHIC/Image_Processing/tb.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module image_read
Compiling module image_write
Compiling module tb_simulation
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable D:/cd/thiet ke he thong va vi mach/PONG CHU/VGA CONTROLLER I _ GRAPHIC/Image_Processing/tb_simulation_isim_beh.exe
Fuse Memory Usage: 29272 KB
Fuse CPU Usage: 296 ms
