Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 17 03:43:37 2022
| Host         : DESKTOP-HK49RQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    498         
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (498)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1574)
5. checking no_input_delay (8)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (498)
--------------------------
 There are 348 register/latch pins with no clock driven by root clock pin: _mouse_screen/div/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _mouse_screen/div26/clk_div_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: _seven_segment_controler/_led_clock_divider/clk_div_reg/Q (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: _top_clock_divider/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1574)
---------------------------------------------------
 There are 1574 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.191        0.000                      0                  249        0.165        0.000                      0                  249        4.500        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.191        0.000                      0                  249        0.165        0.000                      0                  249        4.500        0.000                       0                   263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 2.904ns (29.952%)  route 6.792ns (70.048%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_x_reg[0]/Q
                         net (fo=202, routed)         0.864     6.406    bomb_position_x[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  nex_board[0]_i_26/O
                         net (fo=1, routed)           0.000     6.530    nex_board[0]_i_26_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.108 r  nex_board_reg[0]_i_17/O[2]
                         net (fo=16, routed)          0.866     7.975    nex_board_reg[0]_i_17_n_5
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.301     8.276 r  nex_board[2]_i_19/O
                         net (fo=28, routed)          0.859     9.135    nex_board[2]_i_19_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_S_O)       0.276     9.411 f  nex_board_reg[7]_i_84/O
                         net (fo=1, routed)           0.691    10.102    nex_board_reg[7]_i_84_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)        0.299    10.401 r  nex_board[7]_i_42/O
                         net (fo=1, routed)           0.263    10.664    nex_board[7]_i_42_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.788 f  nex_board[7]_i_23/O
                         net (fo=2, routed)           0.639    11.427    nex_board[7]_i_23_n_0
    SLICE_X42Y10         LUT2 (Prop_lut2_I0_O)        0.150    11.577 f  nex_board[7]_i_11/O
                         net (fo=60, routed)          1.373    12.950    nex_board[7]_i_11_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.348    13.298 r  nex_board[12]_i_5/O
                         net (fo=2, routed)           0.834    14.132    nex_board[12]_i_5_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  nex_board[12]_i_3/O
                         net (fo=1, routed)           0.401    14.658    nex_board[12]_i_3_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.782 r  nex_board[12]_i_1/O
                         net (fo=1, routed)           0.000    14.782    nex_board[12]_i_1_n_0
    SLICE_X15Y3          FDRE                                         r  nex_board_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X15Y3          FDRE                                         r  nex_board_reg[12]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X15Y3          FDRE (Setup_fdre_C_D)        0.029    14.973    nex_board_reg[12]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -14.782    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 2.904ns (30.022%)  route 6.769ns (69.978%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_x_reg[0]/Q
                         net (fo=202, routed)         0.864     6.406    bomb_position_x[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  nex_board[0]_i_26/O
                         net (fo=1, routed)           0.000     6.530    nex_board[0]_i_26_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.108 r  nex_board_reg[0]_i_17/O[2]
                         net (fo=16, routed)          0.866     7.975    nex_board_reg[0]_i_17_n_5
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.301     8.276 r  nex_board[2]_i_19/O
                         net (fo=28, routed)          0.859     9.135    nex_board[2]_i_19_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_S_O)       0.276     9.411 f  nex_board_reg[7]_i_84/O
                         net (fo=1, routed)           0.691    10.102    nex_board_reg[7]_i_84_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)        0.299    10.401 r  nex_board[7]_i_42/O
                         net (fo=1, routed)           0.263    10.664    nex_board[7]_i_42_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.788 f  nex_board[7]_i_23/O
                         net (fo=2, routed)           0.639    11.427    nex_board[7]_i_23_n_0
    SLICE_X42Y10         LUT2 (Prop_lut2_I0_O)        0.150    11.577 f  nex_board[7]_i_11/O
                         net (fo=60, routed)          1.020    12.597    nex_board[7]_i_11_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.348    12.945 r  nex_board[94]_i_7/O
                         net (fo=2, routed)           0.776    13.721    nex_board[94]_i_7_n_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.845 r  nex_board[95]_i_3/O
                         net (fo=1, routed)           0.791    14.635    nex_board[95]_i_3_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.759 r  nex_board[95]_i_1/O
                         net (fo=1, routed)           0.000    14.759    nex_board[95]_i_1_n_0
    SLICE_X41Y2          FDRE                                         r  nex_board_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  nex_board_reg[95]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y2          FDRE (Setup_fdre_C_D)        0.031    15.059    nex_board_reg[95]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 2.904ns (30.341%)  route 6.667ns (69.659%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_x_reg[0]/Q
                         net (fo=202, routed)         0.864     6.406    bomb_position_x[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  nex_board[0]_i_26/O
                         net (fo=1, routed)           0.000     6.530    nex_board[0]_i_26_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.108 r  nex_board_reg[0]_i_17/O[2]
                         net (fo=16, routed)          0.866     7.975    nex_board_reg[0]_i_17_n_5
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.301     8.276 r  nex_board[2]_i_19/O
                         net (fo=28, routed)          0.859     9.135    nex_board[2]_i_19_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_S_O)       0.276     9.411 f  nex_board_reg[7]_i_84/O
                         net (fo=1, routed)           0.691    10.102    nex_board_reg[7]_i_84_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)        0.299    10.401 r  nex_board[7]_i_42/O
                         net (fo=1, routed)           0.263    10.664    nex_board[7]_i_42_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.788 f  nex_board[7]_i_23/O
                         net (fo=2, routed)           0.639    11.427    nex_board[7]_i_23_n_0
    SLICE_X42Y10         LUT2 (Prop_lut2_I0_O)        0.150    11.577 f  nex_board[7]_i_11/O
                         net (fo=60, routed)          1.020    12.597    nex_board[7]_i_11_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.348    12.945 r  nex_board[94]_i_7/O
                         net (fo=2, routed)           0.622    13.567    nex_board[94]_i_7_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.691 r  nex_board[94]_i_3/O
                         net (fo=1, routed)           0.843    14.534    nex_board[94]_i_3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.124    14.658 r  nex_board[94]_i_1/O
                         net (fo=1, routed)           0.000    14.658    nex_board[94]_i_1_n_0
    SLICE_X39Y0          FDRE                                         r  nex_board_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  nex_board_reg[94]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X39Y0          FDRE (Setup_fdre_C_D)        0.029    15.041    nex_board_reg[94]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 bomb_position_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 2.016ns (21.117%)  route 7.531ns (78.883%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_y_reg[1]/Q
                         net (fo=194, routed)         1.190     6.732    bomb_position_y[1]
    SLICE_X42Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.856 r  nex_board[1]_i_43/O
                         net (fo=24, routed)          0.538     7.394    nex_board[1]_i_43_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I2_O)        0.124     7.518 f  nex_board[1]_i_39/O
                         net (fo=1, routed)           1.002     8.520    nex_board[1]_i_39_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.644 f  nex_board[1]_i_16/O
                         net (fo=1, routed)           0.598     9.242    nex_board[1]_i_16_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 f  nex_board[1]_i_8/O
                         net (fo=3, routed)           0.275     9.641    nex_board[1]_i_8_n_0
    SLICE_X45Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.765 f  nex_board[96]_i_13/O
                         net (fo=6, routed)           0.708    10.473    nex_board[96]_i_13_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.597 f  nex_board[53]_i_11/O
                         net (fo=2, routed)           0.558    11.156    nex_board[53]_i_11_n_0
    SLICE_X39Y15         LUT2 (Prop_lut2_I1_O)        0.118    11.274 f  nex_board[53]_i_7/O
                         net (fo=7, routed)           0.866    12.139    nex_board[53]_i_7_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.326    12.465 r  nex_board[68]_i_11/O
                         net (fo=1, routed)           0.594    13.059    nex_board[68]_i_11_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.183 r  nex_board[68]_i_6/O
                         net (fo=2, routed)           0.799    13.982    nex_board[68]_i_6_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.106 r  nex_board[69]_i_2/O
                         net (fo=1, routed)           0.403    14.509    nex_board[69]_i_2_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.633 r  nex_board[69]_i_1/O
                         net (fo=1, routed)           0.000    14.633    nex_board[69]_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  nex_board_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  nex_board_reg[69]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.029    15.040    nex_board_reg[69]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 2.904ns (30.641%)  route 6.574ns (69.359%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_x_reg[0]/Q
                         net (fo=202, routed)         0.864     6.406    bomb_position_x[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  nex_board[0]_i_26/O
                         net (fo=1, routed)           0.000     6.530    nex_board[0]_i_26_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.108 r  nex_board_reg[0]_i_17/O[2]
                         net (fo=16, routed)          0.866     7.975    nex_board_reg[0]_i_17_n_5
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.301     8.276 r  nex_board[2]_i_19/O
                         net (fo=28, routed)          0.859     9.135    nex_board[2]_i_19_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_S_O)       0.276     9.411 f  nex_board_reg[7]_i_84/O
                         net (fo=1, routed)           0.691    10.102    nex_board_reg[7]_i_84_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)        0.299    10.401 r  nex_board[7]_i_42/O
                         net (fo=1, routed)           0.263    10.664    nex_board[7]_i_42_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.788 f  nex_board[7]_i_23/O
                         net (fo=2, routed)           0.639    11.427    nex_board[7]_i_23_n_0
    SLICE_X42Y10         LUT2 (Prop_lut2_I0_O)        0.150    11.577 f  nex_board[7]_i_11/O
                         net (fo=60, routed)          1.150    12.726    nex_board[7]_i_11_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I3_O)        0.348    13.074 f  nex_board[72]_i_7/O
                         net (fo=1, routed)           0.595    13.669    nex_board[72]_i_7_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124    13.793 r  nex_board[72]_i_3/O
                         net (fo=1, routed)           0.647    14.440    nex_board[72]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.124    14.564 r  nex_board[72]_i_1/O
                         net (fo=1, routed)           0.000    14.564    nex_board[72]_i_1_n_0
    SLICE_X32Y2          FDRE                                         r  nex_board_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X32Y2          FDRE                                         r  nex_board_reg[72]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X32Y2          FDRE (Setup_fdre_C_D)        0.031    14.971    nex_board_reg[72]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 bomb_position_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 2.412ns (25.487%)  route 7.052ns (74.513%))
  Logic Levels:           10  (LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_y_reg[1]/Q
                         net (fo=194, routed)         1.190     6.732    bomb_position_y[1]
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.150     6.882 r  nex_board[25]_i_43/O
                         net (fo=24, routed)          0.643     7.525    nex_board[25]_i_43_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.328     7.853 f  nex_board[25]_i_48/O
                         net (fo=1, routed)           0.819     8.672    nex_board[25]_i_48_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.796 f  nex_board[25]_i_35/O
                         net (fo=1, routed)           0.000     8.796    nex_board[25]_i_35_n_0
    SLICE_X42Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     9.005 f  nex_board_reg[25]_i_25/O
                         net (fo=1, routed)           0.617     9.622    nex_board_reg[25]_i_25_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I5_O)        0.297     9.919 f  nex_board[25]_i_18/O
                         net (fo=2, routed)           0.505    10.424    nex_board[25]_i_18_n_0
    SLICE_X40Y4          LUT4 (Prop_lut4_I2_O)        0.150    10.574 f  nex_board[7]_i_21/O
                         net (fo=53, routed)          1.337    11.911    nex_board[7]_i_21_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I1_O)        0.326    12.237 f  nex_board[86]_i_8/O
                         net (fo=1, routed)           0.667    12.904    nex_board[86]_i_8_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I1_O)        0.124    13.028 r  nex_board[86]_i_5/O
                         net (fo=2, routed)           0.631    13.660    nex_board[86]_i_5_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.784 r  nex_board[86]_i_3/O
                         net (fo=1, routed)           0.642    14.426    nex_board[86]_i_3_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.550 r  nex_board[86]_i_1/O
                         net (fo=1, routed)           0.000    14.550    nex_board[86]_i_1_n_0
    SLICE_X29Y2          FDRE                                         r  nex_board_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  nex_board_reg[86]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X29Y2          FDRE (Setup_fdre_C_D)        0.029    14.971    nex_board_reg[86]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 2.904ns (30.742%)  route 6.542ns (69.258%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_x_reg[0]/Q
                         net (fo=202, routed)         0.864     6.406    bomb_position_x[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  nex_board[0]_i_26/O
                         net (fo=1, routed)           0.000     6.530    nex_board[0]_i_26_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.108 r  nex_board_reg[0]_i_17/O[2]
                         net (fo=16, routed)          0.866     7.975    nex_board_reg[0]_i_17_n_5
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.301     8.276 r  nex_board[2]_i_19/O
                         net (fo=28, routed)          0.859     9.135    nex_board[2]_i_19_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_S_O)       0.276     9.411 f  nex_board_reg[7]_i_84/O
                         net (fo=1, routed)           0.691    10.102    nex_board_reg[7]_i_84_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)        0.299    10.401 r  nex_board[7]_i_42/O
                         net (fo=1, routed)           0.263    10.664    nex_board[7]_i_42_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.788 f  nex_board[7]_i_23/O
                         net (fo=2, routed)           0.639    11.427    nex_board[7]_i_23_n_0
    SLICE_X42Y10         LUT2 (Prop_lut2_I0_O)        0.150    11.577 f  nex_board[7]_i_11/O
                         net (fo=60, routed)          1.034    12.611    nex_board[7]_i_11_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.348    12.959 r  nex_board[84]_i_5/O
                         net (fo=2, routed)           0.833    13.792    nex_board[84]_i_5_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124    13.916 r  nex_board[85]_i_2/O
                         net (fo=1, routed)           0.493    14.409    nex_board[85]_i_2_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.533 r  nex_board[85]_i_1/O
                         net (fo=1, routed)           0.000    14.533    nex_board[85]_i_1_n_0
    SLICE_X32Y4          FDRE                                         r  nex_board_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  nex_board_reg[85]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y4          FDRE (Setup_fdre_C_D)        0.029    14.968    nex_board_reg[85]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 2.904ns (30.572%)  route 6.595ns (69.428%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_x_reg[0]/Q
                         net (fo=202, routed)         0.864     6.406    bomb_position_x[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  nex_board[0]_i_26/O
                         net (fo=1, routed)           0.000     6.530    nex_board[0]_i_26_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.108 r  nex_board_reg[0]_i_17/O[2]
                         net (fo=16, routed)          0.866     7.975    nex_board_reg[0]_i_17_n_5
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.301     8.276 r  nex_board[2]_i_19/O
                         net (fo=28, routed)          0.859     9.135    nex_board[2]_i_19_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_S_O)       0.276     9.411 f  nex_board_reg[7]_i_84/O
                         net (fo=1, routed)           0.691    10.102    nex_board_reg[7]_i_84_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)        0.299    10.401 r  nex_board[7]_i_42/O
                         net (fo=1, routed)           0.263    10.664    nex_board[7]_i_42_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.788 f  nex_board[7]_i_23/O
                         net (fo=2, routed)           0.639    11.427    nex_board[7]_i_23_n_0
    SLICE_X42Y10         LUT2 (Prop_lut2_I0_O)        0.150    11.577 f  nex_board[7]_i_11/O
                         net (fo=60, routed)          1.154    12.730    nex_board[7]_i_11_n_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I3_O)        0.348    13.078 r  nex_board[82]_i_5/O
                         net (fo=2, routed)           0.762    13.840    nex_board[82]_i_5_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.964 r  nex_board[82]_i_3/O
                         net (fo=1, routed)           0.497    14.461    nex_board[82]_i_3_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.585 r  nex_board[82]_i_1/O
                         net (fo=1, routed)           0.000    14.585    nex_board[82]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  nex_board_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  nex_board_reg[82]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)        0.081    15.021    nex_board_reg[82]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.585    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 bomb_position_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 2.904ns (30.628%)  route 6.578ns (69.372%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_x_reg[0]/Q
                         net (fo=202, routed)         0.864     6.406    bomb_position_x[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.530 r  nex_board[0]_i_26/O
                         net (fo=1, routed)           0.000     6.530    nex_board[0]_i_26_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.108 r  nex_board_reg[0]_i_17/O[2]
                         net (fo=16, routed)          0.866     7.975    nex_board_reg[0]_i_17_n_5
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.301     8.276 r  nex_board[2]_i_19/O
                         net (fo=28, routed)          0.859     9.135    nex_board[2]_i_19_n_0
    SLICE_X43Y7          MUXF7 (Prop_muxf7_S_O)       0.276     9.411 f  nex_board_reg[7]_i_84/O
                         net (fo=1, routed)           0.691    10.102    nex_board_reg[7]_i_84_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I2_O)        0.299    10.401 r  nex_board[7]_i_42/O
                         net (fo=1, routed)           0.263    10.664    nex_board[7]_i_42_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.788 f  nex_board[7]_i_23/O
                         net (fo=2, routed)           0.639    11.427    nex_board[7]_i_23_n_0
    SLICE_X42Y10         LUT2 (Prop_lut2_I0_O)        0.150    11.577 f  nex_board[7]_i_11/O
                         net (fo=60, routed)          1.207    12.784    nex_board[7]_i_11_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.348    13.132 r  nex_board[80]_i_6/O
                         net (fo=2, routed)           0.703    13.835    nex_board[80]_i_6_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.959 r  nex_board[81]_i_2/O
                         net (fo=1, routed)           0.485    14.444    nex_board[81]_i_2_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I0_O)        0.124    14.568 r  nex_board[81]_i_1/O
                         net (fo=1, routed)           0.000    14.568    nex_board[81]_i_1_n_0
    SLICE_X37Y1          FDRE                                         r  nex_board_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  nex_board_reg[81]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y1          FDRE (Setup_fdre_C_D)        0.029    15.041    nex_board_reg[81]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bomb_position_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.414ns (25.492%)  route 7.056ns (74.508%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  bomb_position_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  bomb_position_y_reg[1]/Q
                         net (fo=194, routed)         1.190     6.732    bomb_position_y[1]
    SLICE_X42Y3          LUT4 (Prop_lut4_I0_O)        0.150     6.882 r  nex_board[25]_i_43/O
                         net (fo=24, routed)          0.643     7.525    nex_board[25]_i_43_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.328     7.853 r  nex_board[25]_i_48/O
                         net (fo=1, routed)           0.819     8.672    nex_board[25]_i_48_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.796 r  nex_board[25]_i_35/O
                         net (fo=1, routed)           0.000     8.796    nex_board[25]_i_35_n_0
    SLICE_X42Y2          MUXF7 (Prop_muxf7_I0_O)      0.209     9.005 r  nex_board_reg[25]_i_25/O
                         net (fo=1, routed)           0.617     9.622    nex_board_reg[25]_i_25_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I5_O)        0.297     9.919 r  nex_board[25]_i_18/O
                         net (fo=2, routed)           0.505    10.424    nex_board[25]_i_18_n_0
    SLICE_X40Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  nex_board[25]_i_9/O
                         net (fo=50, routed)          1.052    11.600    nex_board[25]_i_9_n_0
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.724 r  nex_board[70]_i_10/O
                         net (fo=1, routed)           1.037    12.762    nex_board[70]_i_10_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.124    12.886 r  nex_board[70]_i_8/O
                         net (fo=2, routed)           0.737    13.622    nex_board[70]_i_8_n_0
    SLICE_X38Y11         LUT3 (Prop_lut3_I1_O)        0.150    13.772 f  nex_board[71]_i_2/O
                         net (fo=1, routed)           0.455    14.228    nex_board[71]_i_2_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I1_O)        0.328    14.556 r  nex_board[71]_i_1/O
                         net (fo=1, routed)           0.000    14.556    nex_board[71]_i_1_n_0
    SLICE_X39Y11         FDRE                                         r  nex_board_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  nex_board_reg[71]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)        0.031    15.039    nex_board_reg[71]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 _l_debounce/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _l_debounce/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.591     1.474    _l_debounce/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  _l_debounce/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  _l_debounce/DFF_reg[0]/Q
                         net (fo=3, routed)           0.111     1.727    _l_debounce/DFF[0]
    SLICE_X61Y11         FDRE                                         r  _l_debounce/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.862     1.989    _l_debounce/clk_IBUF_BUFG
    SLICE_X61Y11         FDRE                                         r  _l_debounce/DFF_reg[1]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.070     1.561    _l_debounce/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 _r_debounce/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _r_debounce/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.590     1.473    _r_debounce/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  _r_debounce/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  _r_debounce/DFF_reg[0]/Q
                         net (fo=3, routed)           0.116     1.730    _r_debounce/DFF[0]
    SLICE_X59Y12         FDRE                                         r  _r_debounce/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.860     1.987    _r_debounce/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  _r_debounce/DFF_reg[1]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.066     1.555    _r_debounce/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 _r_debounce/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _r_debounce/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.591     1.474    _r_debounce/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  _r_debounce/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  _r_debounce/DFF_reg[2]/Q
                         net (fo=3, routed)           0.121     1.736    _r_debounce/DFF[2]
    SLICE_X58Y13         FDRE                                         r  _r_debounce/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.859     1.986    _r_debounce/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  _r_debounce/DFF_reg[3]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X58Y13         FDRE (Hold_fdre_C_D)         0.066     1.554    _r_debounce/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nex_board_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  nex_board_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nex_board_reg[96]/Q
                         net (fo=2, routed)           0.149     1.760    nex_board_reg_n_0_[96]
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  nex_board[96]_i_1/O
                         net (fo=1, routed)           0.000     1.805    nex_board[96]_i_1_n_0
    SLICE_X38Y2          FDRE                                         r  nex_board_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  nex_board_reg[96]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.121     1.568    nex_board_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nex_board_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.602%)  route 0.155ns (45.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  nex_board_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nex_board_reg[76]/Q
                         net (fo=2, routed)           0.155     1.743    nex_board_reg_n_0_[76]
    SLICE_X33Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  nex_board[76]_i_1/O
                         net (fo=1, routed)           0.000     1.788    nex_board[76]_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  nex_board_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  nex_board_reg[76]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.092     1.539    nex_board_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 next_animation_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_animation_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X50Y1          FDRE                                         r  next_animation_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  next_animation_counter_reg[0]/Q
                         net (fo=2, routed)           0.175     1.789    next_animation_counter_reg_n_0_[0]
    SLICE_X50Y1          LUT5 (Prop_lut5_I4_O)        0.043     1.832 r  next_animation_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    next_animation_counter[0]_i_1_n_0
    SLICE_X50Y1          FDRE                                         r  next_animation_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.838     1.965    clk_IBUF_BUFG
    SLICE_X50Y1          FDRE                                         r  next_animation_counter_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.133     1.583    next_animation_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nex_board_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  nex_board_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nex_board_reg[84]/Q
                         net (fo=2, routed)           0.156     1.744    nex_board_reg_n_0_[84]
    SLICE_X31Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  nex_board[84]_i_1/O
                         net (fo=1, routed)           0.000     1.789    nex_board[84]_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  nex_board_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  nex_board_reg[84]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.092     1.539    nex_board_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 _u_debounce/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _u_debounce/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.592     1.475    _u_debounce/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  _u_debounce/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  _u_debounce/DFF_reg[1]/Q
                         net (fo=3, routed)           0.170     1.786    _u_debounce/DFF[1]
    SLICE_X59Y11         FDRE                                         r  _u_debounce/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.862     1.989    _u_debounce/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  _u_debounce/DFF_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.061     1.536    _u_debounce/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 _r_debounce/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _r_debounce/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.591     1.474    _r_debounce/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  _r_debounce/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  _r_debounce/DFF_reg[1]/Q
                         net (fo=3, routed)           0.179     1.794    _r_debounce/DFF[1]
    SLICE_X59Y12         FDRE                                         r  _r_debounce/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.860     1.987    _r_debounce/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  _r_debounce/DFF_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.070     1.544    _r_debounce/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nex_board_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nex_board_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.236%)  route 0.163ns (43.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  nex_board_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nex_board_reg[61]/Q
                         net (fo=2, routed)           0.163     1.771    nex_board_reg_n_0_[61]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.816 r  nex_board[61]_i_1/O
                         net (fo=1, routed)           0.000     1.816    nex_board[61]_i_1_n_0
    SLICE_X42Y11         FDRE                                         r  nex_board_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  nex_board_reg[61]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.121     1.565    nex_board_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y8    bomb_position_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y7    bomb_position_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    bomb_position_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y11   bomb_position_y_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y8    bomb_position_y_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y10   bomb_position_y_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y8    bomb_position_y_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y8    bomb_position_y_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y5    last_mouse_position_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y8    bomb_position_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y8    bomb_position_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y7    bomb_position_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y7    bomb_position_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    bomb_position_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    bomb_position_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   bomb_position_y_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   bomb_position_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y8    bomb_position_y_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y8    bomb_position_y_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y8    bomb_position_x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y8    bomb_position_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y7    bomb_position_x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y7    bomb_position_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    bomb_position_x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    bomb_position_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   bomb_position_y_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y11   bomb_position_y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y8    bomb_position_y_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y8    bomb_position_y_reg[0]_rep/C



