// Seed: 1050903796
module module_0 #(
    parameter id_1 = 32'd64
);
  tri1 _id_1 = 1 == id_1 * -1'b0;
  wire [id_1 : id_1] id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd12,
    parameter id_7 = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire _id_7;
  output wire id_6;
  output logic [7:0] id_5;
  module_0 modCall_1 ();
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  assign id_5[(id_2)-id_7] = id_7 == 1;
endmodule
