#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun May 31 00:18:56 2015
# Process ID: 20596
# Log file: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/vivado.log
# Journal file: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.xpr
open_bd_design {B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets BoardInit_AXI_0_sels] [get_bd_nets DataSplit4_0_o1] [get_bd_nets DataSplit4_0_o2] [get_bd_cells DataSplit4_0]
delete_bd_objs [get_bd_cells DataCombin2_0]
delete_bd_objs [get_bd_nets RowsGenerator_0_out_ready] [get_bd_nets RowsGenerator_0_out_data] [get_bd_cells WindowGenerator_0]
delete_bd_objs [get_bd_nets FrameController_0_out_ready] [get_bd_nets FrameController_0_out_data] [get_bd_cells RowsGenerator_0]
delete_bd_objs [get_bd_nets BoardInit_AXI_0_rank] [get_bd_cells RankFifter_0]
delete_bd_objs [get_bd_nets WindowGenerator_0_out_ready] [get_bd_nets WindowGenerator_0_out_data] [get_bd_cells MeanFilter_0]
delete_bd_objs [get_bd_nets DataSplit4_0_o0] [get_bd_nets MeanFilter_0_out_ready] [get_bd_nets RankFifter_0_out_ready] [get_bd_nets Mux2_0_o] [get_bd_cells Mux2_0]
delete_bd_objs [get_bd_nets MeanFilter_0_out_data] [get_bd_nets RankFifter_0_out_data] [get_bd_nets Mux2_1_o] [get_bd_cells Mux2_1]
delete_bd_objs [get_bd_cells ThresholdLocal_0]
delete_bd_objs [get_bd_nets ThresholdLocal_0_out_ready] [get_bd_nets ThresholdLocal_0_out_data] [get_bd_nets RowsGenerator_1_out_ready] [get_bd_nets RowsGenerator_1_out_data] [get_bd_cells RowsGenerator_1]
delete_bd_objs [get_bd_nets WindowGenerator_1_out_ready] [get_bd_nets WindowGenerator_1_out_data] [get_bd_cells WindowGenerator_1]
delete_bd_objs [get_bd_nets BoardInit_AXI_0_ed_mode] [get_bd_nets BoardInit_AXI_0_ed_template] [get_bd_nets ErosionDilationBin_0_out_ready] [get_bd_nets ErosionDilationBin_0_out_data] [get_bd_cells ErosionDilationBin_0]
delete_bd_objs [get_bd_nets ColorBin2Channels_0_channels] [get_bd_cells ColorBin2Channels_0]
delete_bd_objs [get_bd_nets ColorBin2Channels_1_channels] [get_bd_cells ColorBin2Channels_1]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:Crop:1.0 Crop_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:Mirror:1.0 Mirror_0
create_bd_cell -type ip -vlnv dtysky:F-I-L:Pan:1.0 Pan_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:Rotate:1.0 Rotate_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:Scale:1.0 Scale_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:Shear:1.0 Shear_0
endgroup
set_property location {5.5 2731 536} [get_bd_cells Scale_0]
set_property location {6 2654 723} [get_bd_cells Rotate_0]
set_property location {6 2778 298} [get_bd_cells Shear_0]
set_property location {5 2299 679} [get_bd_cells Pan_0]
set_property location {4.5 2037 67} [get_bd_cells Crop_0]
set_property location {5 2081 402} [get_bd_cells Pan_0]
set_property location {5 2009 816} [get_bd_cells Mirror_0]
set_property location {5 2086 22} [get_bd_cells Crop_0]
set_property location {5 2058 393} [get_bd_cells Pan_0]
set_property location {5 2054 691} [get_bd_cells Mirror_0]
set_property location {5 2056 400} [get_bd_cells Pan_0]
set_property location {5 2049 371} [get_bd_cells Pan_0]
set_property location {5 2054 38} [get_bd_cells Crop_0]
set_property location {5 2056 431} [get_bd_cells Pan_0]
set_property location {5 2073 671} [get_bd_cells Mirror_0]
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:FrameController:1.0 FrameController_2
endgroup
delete_bd_objs [get_bd_cells FrameController_2]
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:CountGenerator:1.0 CountGenerator_0
endgroup
set_property location {5 1817 704} [get_bd_cells CountGenerator_0]
set_property location {6 1967 1054} [get_bd_cells CountGenerator_0]
set_property location {4.5 1715 1000} [get_bd_cells FrameController_0]
delete_bd_objs [get_bd_nets Bram8x320x240_0_doutb]
delete_bd_objs [get_bd_nets FrameController_0_ram_addr]
set_property location {5 1773 1000} [get_bd_cells FrameController_0]
set_property location {5 1812 1158} [get_bd_cells CountGenerator_0]
connect_bd_net [get_bd_pins FrameController_0/out_data] [get_bd_pins CountGenerator_0/in_data]
connect_bd_net [get_bd_pins FrameController_0/out_ready] [get_bd_pins CountGenerator_0/in_enable]
set_property location {6.5 2339 812} [get_bd_cells Mirror_0]
set_property location {7 2315 431} [get_bd_cells Pan_0]
set_property location {7 2335 158} [get_bd_cells Crop_0]
set_property location {5 1794 820} [get_bd_cells FrameController_0]
set_property location {5 1803 951} [get_bd_cells CountGenerator_0]
set_property location {5 1830 661} [get_bd_cells FrameController_0]
set_property location {5 1799 843} [get_bd_cells CountGenerator_0]
startgroup
create_bd_cell -type ip -vlnv dtysky:User:DataSplit4:1.0 DataSplit4_0
endgroup
startgroup
create_bd_cell -type ip -vlnv dtysky:Image:Mux8:1.0 Mux8_0
endgroup
ipx::edit_ip_in_project -upgrade true -name Mux8_v1_0_project -directory b:/Complex_Mind/FPGA-Imaging-Library/Master/Connector/Mux8/Mux8_v1_0_project b:/Complex_Mind/FPGA-Imaging-Library/Master/Connector/Mux8/component.xml
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file b:/complex_mind/fpga-imaging-library/master/connector/mux8/srcs/Mux8.v -top_module_name Mux8
ipx::merge_project_changes ports [ipx::current_core]
ipx::update_ip_instances -delete_project true
set_property location {10 3406 196} [get_bd_cells Mux8_0]
delete_bd_objs [get_bd_nets Mux4_0_o] [get_bd_nets DataCombin2_0_o] [get_bd_cells Mux4_0]
set_property -dict [list CONFIG.data_width {1}] [get_bd_cells Mux8_0]
copy_bd_objs /  [get_bd_cells {Mux8_0}]
set_property location {9 3421 1027} [get_bd_cells Mux8_1]
delete_bd_objs [get_bd_nets Mux4_1_o] [get_bd_cells Mux4_1]
set_property location {9 3456 720} [get_bd_cells Mux8_1]
set_property -dict [list CONFIG.data_width {7}] [get_bd_cells Mux8_1]
save_bd_design
set_property location {5 1730 937} [get_bd_cells DataSplit4_0]
set_property location {5 1721 770} [get_bd_cells DataSplit4_0]
connect_bd_net [get_bd_pins BoardInit_AXI_0/sels] [get_bd_pins DataSplit4_0/i]
set_property location {5 1713 791} [get_bd_cells DataSplit4_0]
set_property location {4 1512 904} [get_bd_cells DataSplit4_0]
startgroup
create_bd_cell -type ip -vlnv dtysky:user:Mux2:1.0 Mux2_0
endgroup
connect_bd_net [get_bd_pins DataSplit4_0/o0] [get_bd_pins Mux2_0/sel]
copy_bd_objs /  [get_bd_cells {Mux2_0}]
connect_bd_net -net [get_bd_nets DataSplit4_0_o0] [get_bd_pins Mux2_1/sel] [get_bd_pins DataSplit4_0/o0]
startgroup
set_property -dict [list CONFIG.data_width {1}] [get_bd_cells Mux2_0]
endgroup
set_property location {5 1674 843} [get_bd_cells Mux2_0]
set_property location {5 1733 945} [get_bd_cells Mux2_1]
set_property location {4.5 1562 1077} [get_bd_cells Bram8x320x240_0]
set_property location {4 1543 1101} [get_bd_cells Bram8x320x240_0]
set_property location {5 1900 493} [get_bd_cells Bram8x320x240_0]
set_property location {4 1527 876} [get_bd_cells DataSplit4_0]
set_property location {5 1944 679} [get_bd_cells Mux2_0]
set_property location {5 1955 778} [get_bd_cells Mux2_1]
set_property location {4.5 1812 485} [get_bd_cells Bram8x320x240_0]
set_property location {5 1780 293} [get_bd_cells Mux2_0]
set_property location {5 1819 684} [get_bd_cells Mux2_1]
set_property location {5.5 1912 485} [get_bd_cells Bram8x320x240_0]
set_property location {5 1821 465} [get_bd_cells Bram8x320x240_0]
set_property location {5.5 2126 543} [get_bd_cells FrameController_0]
set_property location {6 2178 708} [get_bd_cells CountGenerator_0]
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:FrameController2:1.0 FrameController2_0
endgroup
set_property location {6 2104 190} [get_bd_cells FrameController2_0]
set_property location {6 2127 253} [get_bd_cells FrameController2_0]
set_property location {6 2131 286} [get_bd_cells FrameController2_0]
set_property location {6 2131 257} [get_bd_cells FrameController2_0]
startgroup
set_property -dict [list CONFIG.data_width {16}] [get_bd_cells Mux2_1]
endgroup
startgroup
set_property -dict [list CONFIG.data_width {17}] [get_bd_cells Mux2_1]
endgroup
connect_bd_net [get_bd_pins FrameController2_0/ram_addr] [get_bd_pins Mux2_1/i1]
set_property location {6 2095 915} [get_bd_cells FrameController2_0]
set_property location {6 2117 259} [get_bd_cells FrameController_0]
set_property location {6 2135 478} [get_bd_cells CountGenerator_0]
set_property location {6 2140 704} [get_bd_cells FrameController2_0]
connect_bd_net [get_bd_pins FrameController_0/ram_addr] [get_bd_pins Mux2_1/i0]
connect_bd_net [get_bd_pins FrameController_0/in_data] [get_bd_pins Bram8x320x240_0/doutb]
connect_bd_net -net [get_bd_nets Bram8x320x240_0_doutb] [get_bd_pins FrameController2_0/in_data] [get_bd_pins Bram8x320x240_0/doutb]
delete_bd_objs [get_bd_nets FrameController_0_ram_addr] [get_bd_nets FrameController2_0_ram_addr] [get_bd_cells Mux2_1]
set_property location {5 1844 569} [get_bd_cells Bram8x320x240_0]
set_property location {5 1841 338} [get_bd_cells Mux2_0]
connect_bd_net [get_bd_pins Mux2_0/i0] [get_bd_pins FrameController_0/ram_addr]
connect_bd_net [get_bd_pins Mux2_0/i1] [get_bd_pins FrameController2_0/ram_addr]
startgroup
set_property -dict [list CONFIG.data_width {17}] [get_bd_cells Mux2_0]
endgroup
connect_bd_net [get_bd_pins Mux2_0/o] [get_bd_pins Bram8x320x240_0/addrb]
set_property location {7 2615 30} [get_bd_cells Crop_0]
set_property location {7 2623 376} [get_bd_cells Pan_0]
set_property location {7 2611 611} [get_bd_cells Mirror_0]
set_property location {7 2630 42} [get_bd_cells Crop_0]
set_property location {7 2625 369} [get_bd_cells Pan_0]
set_property location {7 2632 602} [get_bd_cells Mirror_0]
connect_bd_net [get_bd_pins CountGenerator_0/out_ready] [get_bd_pins Crop_0/in_enable]
connect_bd_net -net [get_bd_nets CountGenerator_0_out_ready] [get_bd_pins Pan_0/in_enable] [get_bd_pins CountGenerator_0/out_ready]
connect_bd_net -net [get_bd_nets CountGenerator_0_out_ready] [get_bd_pins Mirror_0/in_enable] [get_bd_pins CountGenerator_0/out_ready]
connect_bd_net [get_bd_pins CountGenerator_0/out_data] [get_bd_pins Mirror_0/in_data]
connect_bd_net -net [get_bd_nets CountGenerator_0_out_data] [get_bd_pins Pan_0/in_data] [get_bd_pins CountGenerator_0/out_data]
connect_bd_net -net [get_bd_nets CountGenerator_0_out_data] [get_bd_pins Crop_0/in_data] [get_bd_pins CountGenerator_0/out_data]
connect_bd_net [get_bd_pins CountGenerator_0/count_x] [get_bd_pins Crop_0/in_count_x]
connect_bd_net [get_bd_pins CountGenerator_0/count_y] [get_bd_pins Crop_0/in_count_y]
connect_bd_net -net [get_bd_nets CountGenerator_0_count_x] [get_bd_pins Pan_0/in_count_x] [get_bd_pins CountGenerator_0/count_x]
connect_bd_net -net [get_bd_nets CountGenerator_0_count_y] [get_bd_pins Pan_0/in_count_y] [get_bd_pins CountGenerator_0/count_y]
connect_bd_net -net [get_bd_nets CountGenerator_0_count_x] [get_bd_pins Mirror_0/in_count_x] [get_bd_pins CountGenerator_0/count_x]
connect_bd_net -net [get_bd_nets CountGenerator_0_count_y] [get_bd_pins Mirror_0/in_count_y] [get_bd_pins CountGenerator_0/count_y]
connect_bd_net [get_bd_pins Crop_0/top] [get_bd_pins BoardInit_AXI_0/crop_top]
connect_bd_net [get_bd_pins BoardInit_AXI_0/crop_bottom] [get_bd_pins Crop_0/bottom]
connect_bd_net [get_bd_pins Crop_0/left] [get_bd_pins BoardInit_AXI_0/crop_left]
connect_bd_net [get_bd_pins BoardInit_AXI_0/crop_right] [get_bd_pins Crop_0/right]
connect_bd_net [get_bd_pins Pan_0/offset_x] [get_bd_pins BoardInit_AXI_0/offset_x]
connect_bd_net [get_bd_pins BoardInit_AXI_0/offset_y] [get_bd_pins Pan_0/offset_y]
connect_bd_net [get_bd_pins Mirror_0/mode] [get_bd_pins BoardInit_AXI_0/mirror_mode]
save_bd_design
set_property location {7 2704 984} [get_bd_cells Shear_0]
set_property location {7 2741 807} [get_bd_cells Scale_0]
set_property location {7 2650 1103} [get_bd_cells Shear_0]
set_property location {7 2782 1337} [get_bd_cells Rotate_0]
connect_bd_net [get_bd_pins FrameController2_0/out_ready] [get_bd_pins Scale_0/in_enable]
connect_bd_net -net [get_bd_nets FrameController2_0_out_ready] [get_bd_pins Shear_0/in_enable] [get_bd_pins FrameController2_0/out_ready]
connect_bd_net -net [get_bd_nets FrameController2_0_out_ready] [get_bd_pins Rotate_0/in_enable] [get_bd_pins FrameController2_0/out_ready]
connect_bd_net [get_bd_pins FrameController2_0/out_data] [get_bd_pins Scale_0/frame_in_ready]
connect_bd_net -net [get_bd_nets FrameController2_0_out_data] [get_bd_pins Shear_0/frame_in_data] [get_bd_pins FrameController2_0/out_data]
connect_bd_net -net [get_bd_nets FrameController2_0_out_data] [get_bd_pins Rotate_0/frame_in_data] [get_bd_pins FrameController2_0/out_data]
delete_bd_objs [get_bd_nets FrameController2_0_out_ready]
connect_bd_net [get_bd_pins FrameController2_0/out_ready] [get_bd_pins Scale_0/frame_in_data]
connect_bd_net -net [get_bd_nets FrameController2_0_out_ready] [get_bd_pins Shear_0/frame_in_ready] [get_bd_pins FrameController2_0/out_ready]
connect_bd_net -net [get_bd_nets FrameController2_0_out_ready] [get_bd_pins Rotate_0/frame_in_ready] [get_bd_pins FrameController2_0/out_ready]
connect_bd_net [get_bd_pins Scale_0/frame_enable] [get_bd_pins FrameController2_0/in_enable]
delete_bd_objs [get_bd_nets Scale_0_frame_enable]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv dtysky:User:DataCombin3:1.0 DataCombin3_0
endgroup
ipx::edit_ip_in_project -upgrade true -name DataCombin3_v1_0_project -directory b:/Complex_Mind/FPGA-Imaging-Library/Master/Connector/DataCombin3/DataCombin3_v1_0_project b:/Complex_Mind/FPGA-Imaging-Library/Master/Connector/DataCombin3/component.xml
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances -delete_project true
connect_bd_net [get_bd_pins DataSplit4_0/o1] [get_bd_pins DataCombin3_0/i0]
connect_bd_net [get_bd_pins DataSplit4_0/o2] [get_bd_pins DataCombin3_0/i1]
connect_bd_net [get_bd_pins DataSplit4_0/o3] [get_bd_pins DataCombin3_0/i2]
ipx::edit_ip_in_project -upgrade true -name DataCombin3_v1_0_project -directory b:/Complex_Mind/FPGA-Imaging-Library/Master/Connector/DataCombin3/DataCombin3_v1_0_project b:/Complex_Mind/FPGA-Imaging-Library/Master/Connector/DataCombin3/component.xml
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::update_ip_instances -delete_project true
startgroup
create_bd_cell -type ip -vlnv dtysky:User:DataCombin2:1.0 DataCombin2_0
endgroup
connect_bd_net -net [get_bd_nets DataSplit4_0_o1] [get_bd_pins DataCombin2_0/i0] [get_bd_pins DataSplit4_0/o1]
connect_bd_net -net [get_bd_nets DataSplit4_0_o1] [get_bd_pins DataCombin2_0/i1] [get_bd_pins DataSplit4_0/o1]
startgroup
create_bd_cell -type ip -vlnv dtysky:Image:Mux4:1.0 Mux4_0
endgroup
connect_bd_net [get_bd_pins DataCombin2_0/o] [get_bd_pins Mux4_0/sel]
set_property location {6 2118 1247} [get_bd_cells Mux4_0]
copy_bd_objs /  [get_bd_cells {Mux4_0}]
copy_bd_objs /  [get_bd_cells {Mux4_0}]
set_property location {4.5 1712 1560} [get_bd_cells Mux4_2]
set_property location {7 2315 1580} [get_bd_cells Mux4_2]
set_property location {6 2277 1425} [get_bd_cells Mux4_1]
set_property -dict [list CONFIG.data_width {9}] [get_bd_cells Mux4_1]
set_property -dict [list CONFIG.data_width {9}] [get_bd_cells Mux4_2]
startgroup
set_property -dict [list CONFIG.data_width {1}] [get_bd_cells Mux4_0]
endgroup
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins Mux4_1/sel] [get_bd_pins DataCombin2_0/o]
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins Mux4_2/sel] [get_bd_pins DataCombin2_0/o]
connect_bd_net [get_bd_pins Scale_0/frame_enable] [get_bd_pins Mux4_0/i0]
connect_bd_net [get_bd_pins Shear_0/frame_enable] [get_bd_pins Mux4_0/i1]
connect_bd_net [get_bd_pins Rotate_0/frame_enable] [get_bd_pins Mux4_0/i2]
connect_bd_net -net [get_bd_nets Rotate_0_frame_enable] [get_bd_pins Mux4_0/i3] [get_bd_pins Rotate_0/frame_enable]
connect_bd_net [get_bd_pins Scale_0/frame_out_count_x] [get_bd_pins Mux4_1/i0]
connect_bd_net [get_bd_pins Scale_0/frame_out_count_y] [get_bd_pins Mux4_1/i2]
undo
connect_bd_net [get_bd_pins Scale_0/out_ready] [get_bd_pins Mux4_1/i2]
undo
connect_bd_net [get_bd_pins Shear_0/frame_out_count_x] [get_bd_pins Mux4_1/i1]
connect_bd_net [get_bd_pins Rotate_0/frame_out_count_x] [get_bd_pins Mux4_2/i0]
undo
connect_bd_net [get_bd_pins Rotate_0/frame_out_count_x] [get_bd_pins Mux4_1/i3]
connect_bd_net -net [get_bd_nets Rotate_0_frame_out_count_x] [get_bd_pins Mux4_1/i2] [get_bd_pins Rotate_0/frame_out_count_x]
connect_bd_net [get_bd_pins Scale_0/frame_out_count_y] [get_bd_pins Mux4_2/i0]
connect_bd_net [get_bd_pins Shear_0/frame_out_count_y] [get_bd_pins Mux4_2/i1]
connect_bd_net [get_bd_pins Rotate_0/frame_out_count_y] [get_bd_pins Mux4_2/i2]
connect_bd_net -net [get_bd_nets Rotate_0_frame_out_count_y] [get_bd_pins Mux4_2/i3] [get_bd_pins Rotate_0/frame_out_count_y]
connect_bd_net [get_bd_pins Mux4_0/o] [get_bd_pins FrameController2_0/in_enable]
connect_bd_net [get_bd_pins Mux4_1/o] [get_bd_pins FrameController2_0/in_count_x]
connect_bd_net [get_bd_pins FrameController2_0/in_count_y] [get_bd_pins Mux4_2/o]
save_bd_design
connect_bd_net [get_bd_pins Scale_0/scale_x] [get_bd_pins BoardInit_AXI_0/scale_x]
connect_bd_net [get_bd_pins BoardInit_AXI_0/scale_y] [get_bd_pins Scale_0/scale_y]
connect_bd_net [get_bd_pins Shear_0/sh_u] [get_bd_pins BoardInit_AXI_0/sh_u]
connect_bd_net [get_bd_pins BoardInit_AXI_0/sh_v] [get_bd_pins Shear_0/sh_v]
connect_bd_net [get_bd_pins Rotate_0/angle] [get_bd_pins BoardInit_AXI_0/angle]
save_bd_design
delete_bd_objs [get_bd_nets DataSplit4_0_o0]
connect_bd_net -net [get_bd_nets DataSplit4_0_o3] [get_bd_pins Mux2_0/sel] [get_bd_pins DataSplit4_0/o3]
delete_bd_objs [get_bd_nets DataSplit4_0_o2] [get_bd_cells DataCombin3_0]
delete_bd_objs [get_bd_nets DataSplit4_0_o1]
connect_bd_net [get_bd_pins DataSplit4_0/o1] [get_bd_pins DataCombin2_0/i0]
connect_bd_net [get_bd_pins DataSplit4_0/o2] [get_bd_pins DataCombin2_0/i1]
delete_bd_objs [get_bd_nets DataSplit4_0_o3]
delete_bd_objs [get_bd_nets DataSplit4_0_o1]
delete_bd_objs [get_bd_nets DataSplit4_0_o2]
connect_bd_net [get_bd_pins DataSplit4_0/o0] [get_bd_pins DataCombin2_0/i0]
connect_bd_net [get_bd_pins DataSplit4_0/o1] [get_bd_pins DataCombin2_0/i1]
connect_bd_net [get_bd_pins DataSplit4_0/o2] [get_bd_pins Mux2_0/sel]
save_bd_design
set_property location {6 2265 757} [get_bd_cells DataCombin2_0]
set_property location {5 2316 768} [get_bd_cells DataCombin2_0]
set_property location {4.5 2131 536} [get_bd_cells Mux2_0]
set_property location {5 2093 756} [get_bd_cells DataCombin2_0]
set_property location {5 2101 965} [get_bd_cells Bram8x320x240_0]
set_property location {5 2145 1224} [get_bd_cells Mux4_0]
set_property location {5 2162 1429} [get_bd_cells Mux4_1]
set_property location {5 2195 1630} [get_bd_cells Mux4_2]
delete_bd_objs [get_bd_cells Mux8_0]
delete_bd_objs [get_bd_cells Mux8_1]
copy_bd_objs /  [get_bd_cells {Mux4_0 Mux4_1 Mux2_0 Mux4_2}]
startgroup
set_property location {8 3560 1532} [get_bd_cells Mux2_1]
set_property location {8 3570 1392} [get_bd_cells Mux4_3]
set_property location {8 3570 1692} [get_bd_cells Mux4_4]
set_property location {3 1140 1662} [get_bd_cells Mux4_5]
endgroup
set_property location {8 3596 1132} [get_bd_cells Mux4_5]
set_property location {8 3563 985} [get_bd_cells Mux2_1]
set_property location {8 3577 1514} [get_bd_cells Mux4_4]
set_property location {8 3606 1688} [get_bd_cells Mux4_5]
delete_bd_objs [get_bd_nets FrameController_1_out_data]
delete_bd_objs [get_bd_nets FrameController_1_ram_addr]
copy_bd_objs /  [get_bd_cells {Mux2_1}]
set_property location {8 3635 1126} [get_bd_cells Mux2_2]
delete_bd_objs [get_bd_nets FrameController_1_out_ready]
set_property location {8 3611 562} [get_bd_cells FrameController_1]
set_property location {4.5 1886 431} [get_bd_cells Mux2_0]
set_property location {5 1870 614} [get_bd_cells DataCombin2_0]
set_property location {5 1914 801} [get_bd_cells Bram8x320x240_0]
set_property location {5 2015 1052} [get_bd_cells Mux4_0]
set_property location {5 2015 1291} [get_bd_cells Mux4_1]
set_property location {5 2065 1541} [get_bd_cells Mux4_2]
set_property location {5.5 2400 527} [get_bd_cells FrameController_0]
set_property location {6 2450 750} [get_bd_cells CountGenerator_0]
set_property location {6 2460 1144} [get_bd_cells FrameController2_0]
set_property location {6.5 2900 160} [get_bd_cells Crop_0]
set_property location {7 2831 526} [get_bd_cells Pan_0]
set_property location {7 2950 787} [get_bd_cells Mirror_0]
set_property location {7 2852 1093} [get_bd_cells Scale_0]
set_property location {7 2868 1349} [get_bd_cells Shear_0]
set_property location {7 2911 1669} [get_bd_cells Rotate_0]
set_property location {7.5 3294 470} [get_bd_cells Mux2_1]
set_property location {8.5 3448 743} [get_bd_cells Mux2_2]
set_property location {9 3439 438} [get_bd_cells Mux2_1]
set_property location {7.5 3272 548} [get_bd_cells FrameController_1]
set_property location {9.5 3553 479} [get_bd_cells Mux2_1]
set_property location {10 3587 741} [get_bd_cells Mux2_2]
set_property location {9 3612 995} [get_bd_cells Mux4_3]
set_property location {9 3623 1182} [get_bd_cells Mux4_4]
set_property location {9 3640 1399} [get_bd_cells Mux4_5]
set_property location {8 3265 637} [get_bd_cells FrameController_1]
set_property location {8 3299 967} [get_bd_cells FrameController_1]
set_property location {8 3280 1161} [get_bd_cells FrameController_1]
set_property location {8 3284 433} [get_bd_cells Mux4_3]
set_property location {8 3276 635} [get_bd_cells Mux4_4]
set_property location {8 3290 855} [get_bd_cells Mux4_5]
set_property location {8 3276 1326} [get_bd_cells FrameController_1]
set_property location {9 3623 888} [get_bd_cells Mux2_2]
set_property location {9 3621 709} [get_bd_cells Mux2_1]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:FrameController2:1.0 FrameController2_1
endgroup
set_property location {8 3274 1101} [get_bd_cells FrameController2_1]
connect_bd_net [get_bd_pins Pan_0/out_ready] [get_bd_pins Mux4_3/i0]
connect_bd_net [get_bd_pins Mirror_0/out_ready] [get_bd_pins Mux4_3/i1]
delete_bd_objs [get_bd_nets Mirror_0_out_ready]
delete_bd_objs [get_bd_nets Pan_0_out_ready]
connect_bd_net [get_bd_pins Crop_0/out_ready] [get_bd_pins Mux4_3/i0]
connect_bd_net [get_bd_pins Pan_0/out_ready] [get_bd_pins Mux4_3/i1]
connect_bd_net [get_bd_pins Mirror_0/out_ready] [get_bd_pins Mux4_3/i2]
connect_bd_net -net [get_bd_nets Mirror_0_out_ready] [get_bd_pins Mux4_3/i3] [get_bd_pins Mirror_0/out_ready]
set_property location {8 3254 282} [get_bd_cells Mux4_3]
set_property location {8 3274 490} [get_bd_cells Mux4_4]
set_property location {8 3276 689} [get_bd_cells Mux4_5]
copy_bd_objs /  [get_bd_cells {Mux4_5}]
set_property location {8 3345 905} [get_bd_cells Mux4_6]
set_property -dict [list CONFIG.data_width {8}] [get_bd_cells Mux4_4]
connect_bd_net [get_bd_pins Crop_0/out_data] [get_bd_pins Mux4_4/i0]
connect_bd_net [get_bd_pins Pan_0/out_data] [get_bd_pins Mux4_4/i1]
connect_bd_net [get_bd_pins Mirror_0/out_data] [get_bd_pins Mux4_4/i2]
connect_bd_net -net [get_bd_nets Mirror_0_out_data] [get_bd_pins Mux4_4/i3] [get_bd_pins Mirror_0/out_data]
connect_bd_net [get_bd_pins Crop_0/out_count_x] [get_bd_pins Mux4_5/i0]
connect_bd_net [get_bd_pins Mux4_5/i1] [get_bd_pins Pan_0/out_count_x]
connect_bd_net [get_bd_pins Mirror_0/out_count_x] [get_bd_pins Mux4_5/i2]
connect_bd_net -net [get_bd_nets Mirror_0_out_count_x] [get_bd_pins Mux4_5/i3] [get_bd_pins Mirror_0/out_count_x]
connect_bd_net [get_bd_pins Mux4_6/i0] [get_bd_pins Crop_0/out_count_y]
connect_bd_net [get_bd_pins Pan_0/out_count_y] [get_bd_pins Mux4_6/i1]
connect_bd_net [get_bd_pins Mux4_6/i2] [get_bd_pins Mirror_0/out_count_y]
connect_bd_net -net [get_bd_nets Mirror_0_out_count_y] [get_bd_pins Mux4_6/i3] [get_bd_pins Mirror_0/out_count_y]
save_bd_design
connect_bd_net [get_bd_pins Mux4_6/o] [get_bd_pins FrameController2_1/in_count_y]
connect_bd_net [get_bd_pins Mux4_5/o] [get_bd_pins FrameController2_1/in_count_x]
connect_bd_net [get_bd_pins Mux4_4/o] [get_bd_pins FrameController2_1/in_data]
connect_bd_net [get_bd_pins FrameController2_1/in_enable] [get_bd_pins Mux4_3/o]
save_bd_design
set_property location {8 3385 123} [get_bd_cells Mux4_3]
set_property location {8 3380 275} [get_bd_cells Mux4_4]
set_property location {8 3434 432} [get_bd_cells Mux4_5]
set_property location {8 3401 613} [get_bd_cells Mux4_6]
set_property location {8 3383 793} [get_bd_cells FrameController2_1]
set_property location {8 3415 1084} [get_bd_cells FrameController_1]
startgroup
create_bd_cell -type ip -vlnv dtysky:Image:Mux4:1.0 Mux4_7
endgroup
startgroup
create_bd_cell -type ip -vlnv dtysky:Image:Mux4:1.0 Mux4_8
endgroup
set_property location {8 3376 1473} [get_bd_cells Mux4_8]
set_property location {8 3385 1292} [get_bd_cells Mux4_7]
set_property -dict [list CONFIG.data_width {1}] [get_bd_cells Mux4_7]
connect_bd_net [get_bd_pins Scale_0/out_ready] [get_bd_pins Mux4_7/i0]
connect_bd_net [get_bd_pins Shear_0/out_ready] [get_bd_pins Mux4_7/i1]
connect_bd_net [get_bd_pins Rotate_0/out_ready] [get_bd_pins Mux4_7/i2]
connect_bd_net -net [get_bd_nets Rotate_0_out_ready] [get_bd_pins Mux4_7/i3] [get_bd_pins Rotate_0/out_ready]
connect_bd_net [get_bd_pins Rotate_0/out_data] [get_bd_pins Mux4_8/i3]
connect_bd_net -net [get_bd_nets Rotate_0_out_data] [get_bd_pins Mux4_8/i2] [get_bd_pins Rotate_0/out_data]
connect_bd_net [get_bd_pins Mux4_8/i1] [get_bd_pins Shear_0/out_data]
set_property location {8 3159 1661} [get_bd_cells Scale_0]
undo
connect_bd_net [get_bd_pins Scale_0/out_data] [get_bd_pins Mux4_8/i0]
save_bd_design
connect_bd_net [get_bd_pins Mux4_7/o] [get_bd_pins FrameController_1/in_enable]
connect_bd_net [get_bd_pins FrameController_1/in_data] [get_bd_pins Mux4_8/o]
set_property location {9 3713 1061} [get_bd_cells Mux2_2]
set_property location {9 3697 857} [get_bd_cells Mux2_1]
set_property -dict [list CONFIG.data_width {1}] [get_bd_cells Mux2_1]
connect_bd_net [get_bd_pins FrameController2_1/out_ready] [get_bd_pins Mux2_1/i0]
connect_bd_net [get_bd_pins FrameController_1/out_ready] [get_bd_pins Mux2_1/i1]
copy_bd_objs /  [get_bd_cells {Mux2_2}]
set_property location {9 3708 1252} [get_bd_cells Mux2_3]
set_property -dict [list CONFIG.data_width {8}] [get_bd_cells Mux2_2]
connect_bd_net [get_bd_pins FrameController_1/out_data] [get_bd_pins Mux2_2/i0]
undo
connect_bd_net [get_bd_pins FrameController2_1/out_data] [get_bd_pins Mux2_2/i0]
connect_bd_net [get_bd_pins FrameController_1/out_data] [get_bd_pins Mux2_2/i1]
connect_bd_net [get_bd_pins FrameController_1/ram_addr] [get_bd_pins Mux2_3/i1]
connect_bd_net [get_bd_pins Mux2_3/i0] [get_bd_pins FrameController2_1/ram_addr]
save_bd_design
connect_bd_net [get_bd_pins Mux2_1/o] [get_bd_pins Bram8x320x240_1/wea]
connect_bd_net [get_bd_pins Mux2_2/o] [get_bd_pins Bram8x320x240_1/dina]
connect_bd_net [get_bd_pins Bram8x320x240_1/addra] [get_bd_pins Mux2_3/o]
save_bd_design
startgroup
connect_bd_net -net [get_bd_nets DataSplit4_0_o2] [get_bd_pins Mux2_1/sel] [get_bd_pins DataSplit4_0/o2]
connect_bd_net -net [get_bd_nets DataSplit4_0_o2] [get_bd_pins Mux2_2/sel] [get_bd_pins DataSplit4_0/o2]
connect_bd_net -net [get_bd_nets DataSplit4_0_o2] [get_bd_pins Mux2_3/sel] [get_bd_pins DataSplit4_0/o2]
endgroup
startgroup
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins Mux4_8/sel] [get_bd_pins DataCombin2_0/o]
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins Mux4_7/sel] [get_bd_pins DataCombin2_0/o]
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins Mux4_6/sel] [get_bd_pins DataCombin2_0/o]
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins Mux4_5/sel] [get_bd_pins DataCombin2_0/o]
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins Mux4_4/sel] [get_bd_pins DataCombin2_0/o]
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins Mux4_3/sel] [get_bd_pins DataCombin2_0/o]
endgroup
save_bd_design
startgroup
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins CountGenerator_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins Crop_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins FrameController2_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins FrameController2_1/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins Mirror_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins Pan_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins Rotate_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins Scale_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins Shear_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
endgroup
startgroup
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins Crop_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins FrameController2_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins FrameController2_1/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins Mirror_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins Pan_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins Rotate_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins Rotate_0/in_enable] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins Scale_0/in_enable] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins Scale_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins Shear_0/in_enable] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins Shear_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins CountGenerator_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
endgroup
save_bd_design
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name BoardInit_AXI_v1_0_project -directory b:/Complex_Mind/FPGA-Imaging-Library/Master/BoardInit_AXI/BoardInit_AXI_v1_0_project b:/Complex_Mind/FPGA-Imaging-Library/Master/BoardInit_AXI/component.xml
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::update_ip_instances -delete_project true
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name BoardInit_AXI_v1_0_project -directory b:/Complex_Mind/FPGA-Imaging-Library/Master/BoardInit_AXI/BoardInit_AXI_v1_0_project b:/Complex_Mind/FPGA-Imaging-Library/Master/BoardInit_AXI/component.xml
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances -delete_project true
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_Rotate_0_0 design_1_Shear_0_0}]
report_ip_status -name ip_status 
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Geometry/Geometry.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs synth_1
wait_on_run synth_1
