#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Fri Nov 21 23:05:40 2014
# Process ID: 896
# Log file: C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.runs/synth_1/testbench.vds
# Journal file: C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source testbench.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.cache/wt [current_project]
# set_property parent.project_path C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# read_verilog -library xil_defaultlib {
#   C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v
#   C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/testbench.v
# }
# read_xdc C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc
# set_property used_in_implementation false [get_files C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc]
# catch { write_hwdef -file testbench.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top testbench -part xc7z020clg484-1
Command: synth_design -top testbench -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:67]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 239.488 ; gain = 81.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/testbench.v:23]
INFO: [Synth 8-638] synthesizing module 'custom_can_node' [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:23]
	Parameter EOF bound to: 7'b1111111 
	Parameter msg_length_base bound to: 44 - type: integer 
WARNING: [Synth 8-324] index 8 out of range [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:70]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:70]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:70]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:70]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:70]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:70]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:70]
WARNING: [Synth 8-567] referenced signal 'message_id' should be on the sensitivity list [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:60]
WARNING: [Synth 8-567] referenced signal 'data_length' should be on the sensitivity list [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:60]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:60]
WARNING: [Synth 8-567] referenced signal 'CRC' should be on the sensitivity list [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:60]
WARNING: [Synth 8-567] referenced signal 'can_hi_in' should be on the sensitivity list [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:60]
WARNING: [Synth 8-567] referenced signal 'can_lo_in' should be on the sensitivity list [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:60]
WARNING: [Synth 8-3848] Net CRC in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:49]
WARNING: [Synth 8-3848] Net data[7] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[6] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[5] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[4] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[3] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[2] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[1] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[0] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data_length in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:47]
WARNING: [Synth 8-3848] Net message_id in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:46]
INFO: [Synth 8-256] done synthesizing module 'custom_can_node' (1#1) [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:23]
INFO: [Synth 8-256] done synthesizing module 'testbench' (2#1) [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/testbench.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 256.535 ; gain = 98.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 256.535 ; gain = 98.895
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc]
WARNING: [Vivado 12-584] No ports matched 'can_lo_in'. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'can_lo_out'. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'can_hi_in'. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'can_hi_out'. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'can_clk'. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'can_clk'. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/constrs_1/new/IO.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 589.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'can_lo_out_reg' [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'can_hi_out_reg' [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'msg_length_reg' [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:68]
WARNING: [Synth 8-3848] Net data_length in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'bits_transmitted_reg' [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'message_reg' [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:67]
WARNING: [Synth 8-3848] Net data[0] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net message_id in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:46]
WARNING: [Synth 8-3848] Net data[1] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[2] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[3] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[4] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[5] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[6] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net data[7] in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:48]
WARNING: [Synth 8-3848] Net CRC in module/entity custom_can_node does not have driver. [C:/Users/splee_000/Documents/senior_design/CAN_module/CAN_module.srcs/sources_1/new/custom_can_node.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testbench 
Detailed RTL Component Info : 
Module custom_can_node 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 589.109 ; gain = 431.469

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\can0/msg_length_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\can0/msg_length_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[127] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[126] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[125] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[124] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[123] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[122] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[121] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[120] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[119] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[118] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[117] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[116] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[115] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[114] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[113] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[112] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[111] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[110] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[109] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[108] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[107] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[106] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[105] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[104] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[103] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[102] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[101] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[100] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[99] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[98] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[97] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[96] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[95] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[94] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[93] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[92] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[91] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[90] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[89] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[88] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[87] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[86] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[85] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[84] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[83] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[82] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[81] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[80] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[79] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[78] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[77] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[76] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[75] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[74] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[73] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[72] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[71] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[70] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[69] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[68] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[67] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[66] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[65] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[64] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[63] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[62] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[61] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[60] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[59] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[58] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[57] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[56] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[55] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[54] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[53] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[52] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[51] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[50] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[49] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[48] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[47] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[46] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[45] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[44] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[43] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[42] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[41] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[40] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[39] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[38] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[37] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[36] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[35] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[34] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[33] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[32] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[31] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[30] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[29] ) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (\can0/message_reg[28] ) is unused and will be removed from module testbench.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 589.109 ; gain = 431.469

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    16|
|5     |LUT3   |    67|
|6     |LUT4   |     4|
|7     |FDRE   |     2|
|8     |LD     |    34|
|9     |IBUF   |     1|
|10    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   142|
|2     |  can0   |custom_can_node |   137|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 589.109 ; gain = 431.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 589.109 ; gain = 75.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 589.109 ; gain = 431.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 148 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 589.109 ; gain = 412.668
# write_checkpoint testbench.dcp
# catch { report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 589.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 23:06:11 2014...
