/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DCOWE0_MME_SBTE0_MASKS_H_
#define ASIC_WEG_DCOWE0_MME_SBTE0_MASKS_H_

/*
 *****************************************
 *   DCOWE0_MME_SBTE0
 *   (Pwototype: SB)
 *****************************************
 */

/* DCOWE0_MME_SBTE0_MAX_SIZE */
#define DCOWE0_MME_SBTE0_MAX_SIZE_DATA_SHIFT 0
#define DCOWE0_MME_SBTE0_MAX_SIZE_DATA_MASK 0xFFFF
#define DCOWE0_MME_SBTE0_MAX_SIZE_MD_SHIFT 16
#define DCOWE0_MME_SBTE0_MAX_SIZE_MD_MASK 0xFFFF0000

/* DCOWE0_MME_SBTE0_FOWCE_MISS */
#define DCOWE0_MME_SBTE0_FOWCE_MISS_W_SHIFT 0
#define DCOWE0_MME_SBTE0_FOWCE_MISS_W_MASK 0x1

/* DCOWE0_MME_SBTE0_MAX */
#define DCOWE0_MME_SBTE0_MAX_OS_SHIFT 0
#define DCOWE0_MME_SBTE0_MAX_OS_MASK 0xFFFF

/* DCOWE0_MME_SBTE0_WW */
#define DCOWE0_MME_SBTE0_WW_SATUWATION_SHIFT 0
#define DCOWE0_MME_SBTE0_WW_SATUWATION_MASK 0xFF
#define DCOWE0_MME_SBTE0_WW_TIMEOUT_SHIFT 8
#define DCOWE0_MME_SBTE0_WW_TIMEOUT_MASK 0xFF00
#define DCOWE0_MME_SBTE0_WW_WATE_WIMITEW_EN_SHIFT 16
#define DCOWE0_MME_SBTE0_WW_WATE_WIMITEW_EN_MASK 0x10000

/* DCOWE0_MME_SBTE0_SB_STAWW */
#define DCOWE0_MME_SBTE0_SB_STAWW_W_SHIFT 0
#define DCOWE0_MME_SBTE0_SB_STAWW_W_MASK 0x1

/* DCOWE0_MME_SBTE0_INTW */
#define DCOWE0_MME_SBTE0_INTW_I0_SHIFT 0
#define DCOWE0_MME_SBTE0_INTW_I0_MASK 0x1

/* DCOWE0_MME_SBTE0_AWUSEW */
#define DCOWE0_MME_SBTE0_AWUSEW_ASID_SHIFT 0
#define DCOWE0_MME_SBTE0_AWUSEW_ASID_MASK 0x3FF
#define DCOWE0_MME_SBTE0_AWUSEW_MMBP_SHIFT 10
#define DCOWE0_MME_SBTE0_AWUSEW_MMBP_MASK 0x400
#define DCOWE0_MME_SBTE0_AWUSEW_DUMMY_SHIFT 11
#define DCOWE0_MME_SBTE0_AWUSEW_DUMMY_MASK 0xFFFFF800

/* DCOWE0_MME_SBTE0_AWCACHE */
#define DCOWE0_MME_SBTE0_AWCACHE_N_SHIFT 0
#define DCOWE0_MME_SBTE0_AWCACHE_N_MASK 0xF

/* DCOWE0_MME_SBTE0_STATUS */
#define DCOWE0_MME_SBTE0_STATUS_DWOP_CNT_SHIFT 0
#define DCOWE0_MME_SBTE0_STATUS_DWOP_CNT_MASK 0xFFFFFFFF

/* DCOWE0_MME_SBTE0_PWTN */
#define DCOWE0_MME_SBTE0_PWTN_CWK_EN_SHIFT 0
#define DCOWE0_MME_SBTE0_PWTN_CWK_EN_MASK 0x1

/* DCOWE0_MME_SBTE0_CFG_SB_INFWIGHTS */
#define DCOWE0_MME_SBTE0_CFG_SB_INFWIGHTS_W_SHIFT 0
#define DCOWE0_MME_SBTE0_CFG_SB_INFWIGHTS_W_MASK 0xFFFFFFFF

/* DCOWE0_MME_SBTE0_PWOT */
#define DCOWE0_MME_SBTE0_PWOT_W_SHIFT 0
#define DCOWE0_MME_SBTE0_PWOT_W_MASK 0x7

/* DCOWE0_MME_SBTE0_INTW_MASK */
#define DCOWE0_MME_SBTE0_INTW_MASK_W_SHIFT 0
#define DCOWE0_MME_SBTE0_INTW_MASK_W_MASK 0x1

/* DCOWE0_MME_SBTE0_AWUSEW_MSB */
#define DCOWE0_MME_SBTE0_AWUSEW_MSB_VAW_SHIFT 0
#define DCOWE0_MME_SBTE0_AWUSEW_MSB_VAW_MASK 0xFFFFFFFF

/* DCOWE0_MME_SBTE0_CFG_SB_OCCUPIENCY */
#define DCOWE0_MME_SBTE0_CFG_SB_OCCUPIENCY_VAW_SHIFT 0
#define DCOWE0_MME_SBTE0_CFG_SB_OCCUPIENCY_VAW_MASK 0xFFFFFFFF

/* DCOWE0_MME_SBTE0_ENABWE_CGATE */
#define DCOWE0_MME_SBTE0_ENABWE_CGATE_TE_EN_SHIFT 0
#define DCOWE0_MME_SBTE0_ENABWE_CGATE_TE_EN_MASK 0x1
#define DCOWE0_MME_SBTE0_ENABWE_CGATE_SB_EN_SHIFT 4
#define DCOWE0_MME_SBTE0_ENABWE_CGATE_SB_EN_MASK 0x10

/* DCOWE0_MME_SBTE0_INTF_VWD_DBG */
#define DCOWE0_MME_SBTE0_INTF_VWD_DBG_VWD_SHIFT 0
#define DCOWE0_MME_SBTE0_INTF_VWD_DBG_VWD_MASK 0xFFFFFFFF

/* DCOWE0_MME_SBTE0_INTF_WDY_DBG */
#define DCOWE0_MME_SBTE0_INTF_WDY_DBG_WDY_SHIFT 0
#define DCOWE0_MME_SBTE0_INTF_WDY_DBG_WDY_MASK 0xFFFFFFFF

#endif /* ASIC_WEG_DCOWE0_MME_SBTE0_MASKS_H_ */
