
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/pa.fromNcd.tcl
# create_project -name Asic -dir "C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/planAhead_run_1" -part xc7a100tcsg324-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic} }
# set_property target_constrs_file "asic2.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2.ucf' to fileset 'constrs_1'
# add_files [list {asic2.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design asic2.ngc ...
WARNING:NetListWriters:298 - No output is written to asic2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus dispatcher/n0035<5 : 0> on block asic2
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file asic2.edif ...
ngc2edif: Total memory usage is 4314256 kilobytes

Parsing EDIF File [./planAhead_run_1/Asic.data/cache/asic2_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Asic.data/cache/asic2_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 555 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'asic2' is not ideal for floorplanning, since the cellview 'asic2' defined in file 'asic2.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2.ucf]
Finished Parsing UCF File [C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 555 instances were transformed.
  FD => FDCE: 288 instances
  FDE => FDCE: 267 instances

Phase 0 | Netlist Checksum: e3897b8f
link_design: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 760.535 ; gain = 309.813
# read_xdl -file "C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '7a100t.nph' in environment E:\Xilinx\14.7\ISE_DS\ISE\.
   "asic2" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
Successfully converted design 'C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_2\Asic\asic2.ncd' to 'C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Asic_2\Asic\asic2.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2.ncd
INFO: [Designutils 20-671] Placed 1742 instances
read_xdl: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 803.457 ; gain = 40.652
# if {[catch {read_twx -name results_1 -file "C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2.twx\": $eInfo"
# }
startgroup
set_property package_pin E16 [get_ports {in_w[31]}]
endgroup
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Apr 18 19:36:54 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
