%TF.GenerationSoftware,KiCad,Pcbnew,9.0.6*%
%TF.CreationDate,2025-12-10T10:35:02-08:00*%
%TF.ProjectId,hackpad,6861636b-7061-4642-9e6b-696361645f70,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.6) date 2025-12-10 10:35:02*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,2.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,2.000000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,3.200000X2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.152400X-1.063600X-0.609600X1.063600X-0.609600X1.063600X0.609600X-1.063600X0.609600X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,1.524000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.152400X1.063600X0.609600X-1.063600X0.609600X-1.063600X-0.609600X1.063600X-0.609600X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD19C,0.800000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD20C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD21C,0.250000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD22C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,SW2,1,1*%
%TO.N,Net-(J1-Pin_1)*%
X85883750Y-156845000D03*
%TO.P,SW2,2,2*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X79533750Y-159385000D03*
%TD*%
%TO.P,SW6,1,1*%
%TO.N,Net-(J1-Pin_1)*%
X123983750Y-156845000D03*
%TO.P,SW6,2,2*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X117633750Y-159385000D03*
%TD*%
D11*
%TO.P,J1,1,Pin_1*%
%TO.N,Net-(J1-Pin_1)*%
X76200000Y-116840000D03*
D12*
%TO.P,J1,2,Pin_2*%
%TO.N,Net-(J1-Pin_2)*%
X76200000Y-119380000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,Net-(J1-Pin_3)*%
X76200000Y-121920000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,Net-(J1-Pin_4)*%
X76200000Y-124460000D03*
%TD*%
D10*
%TO.P,SW3,1,1*%
%TO.N,Net-(J1-Pin_1)*%
X104933750Y-137795000D03*
%TO.P,SW3,2,2*%
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X98583750Y-140335000D03*
%TD*%
%TO.P,SW4,1,1*%
%TO.N,Net-(J1-Pin_1)*%
X104933750Y-156845000D03*
%TO.P,SW4,2,2*%
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X98583750Y-159385000D03*
%TD*%
%TO.P,SW5,1,1*%
%TO.N,Net-(J1-Pin_1)*%
X123983750Y-137795000D03*
%TO.P,SW5,2,2*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X117633750Y-140335000D03*
%TD*%
D13*
%TO.P,SW7,A,A*%
%TO.N,Net-(U1-GPIO26{slash}ADC0{slash}A0)*%
X114300000Y-116920000D03*
D14*
%TO.P,SW7,B,B*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X114300000Y-121920000D03*
%TO.P,SW7,C,C*%
%TO.N,Net-(J1-Pin_1)*%
X114300000Y-119420000D03*
D15*
%TO.P,SW7,MP*%
%TO.N,N/C*%
X121800000Y-113820000D03*
X121800000Y-125020000D03*
D14*
%TO.P,SW7,S1,S1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X128800000Y-121920000D03*
%TO.P,SW7,S2,S2*%
%TO.N,Net-(J1-Pin_1)*%
X128800000Y-116920000D03*
%TD*%
D10*
%TO.P,SW1,1,1*%
%TO.N,Net-(J1-Pin_1)*%
X85883750Y-137795000D03*
%TO.P,SW1,2,2*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X79533750Y-140335000D03*
%TD*%
D16*
%TO.P,U1,1,GPIO26/ADC0/A0*%
%TO.N,Net-(U1-GPIO26{slash}ADC0{slash}A0)*%
X104975000Y-111760000D03*
D17*
X104140000Y-111760000D03*
D16*
%TO.P,U1,2,GPIO27/ADC1/A1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X104975000Y-114300000D03*
D17*
X104140000Y-114300000D03*
D16*
%TO.P,U1,3,GPIO28/ADC2/A2*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X104975000Y-116840000D03*
D17*
X104140000Y-116840000D03*
D16*
%TO.P,U1,4,GPIO29/ADC3/A3*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X104975000Y-119380000D03*
D17*
X104140000Y-119380000D03*
D16*
%TO.P,U1,5,GPIO6/SDA*%
%TO.N,Net-(J1-Pin_4)*%
X104975000Y-121920000D03*
D17*
X104140000Y-121920000D03*
D16*
%TO.P,U1,6,GPIO7/SCL*%
%TO.N,Net-(J1-Pin_3)*%
X104975000Y-124460000D03*
D17*
X104140000Y-124460000D03*
D16*
%TO.P,U1,7,GPIO0/TX*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X104975000Y-127000000D03*
D17*
X104140000Y-127000000D03*
%TO.P,U1,8,GPIO1/RX*%
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X88900000Y-127000000D03*
D18*
X88065000Y-127000000D03*
D17*
%TO.P,U1,9,GPIO2/SCK*%
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X88900000Y-124460000D03*
D18*
X88065000Y-124460000D03*
D17*
%TO.P,U1,10,GPIO4/MISO*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X88900000Y-121920000D03*
D18*
X88065000Y-121920000D03*
D17*
%TO.P,U1,11,GPIO3/MOSI*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X88900000Y-119380000D03*
D18*
X88065000Y-119380000D03*
D17*
%TO.P,U1,12,3V3*%
%TO.N,Net-(J1-Pin_2)*%
X88900000Y-116840000D03*
D18*
X88065000Y-116840000D03*
D17*
%TO.P,U1,13,GND*%
%TO.N,Net-(J1-Pin_1)*%
X88900000Y-114300000D03*
D18*
X88065000Y-114300000D03*
D17*
%TO.P,U1,14,VBUS*%
%TO.N,+5V*%
X88900000Y-111760000D03*
D18*
X88065000Y-111760000D03*
%TD*%
D19*
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X99060000Y-134620000D03*
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X81280000Y-124460000D03*
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X111760000Y-134620000D03*
%TO.N,Net-(J1-Pin_4)*%
X96520000Y-121920000D03*
D20*
X80217000Y-123397000D03*
D19*
%TO.N,Net-(J1-Pin_3)*%
X93980000Y-124460000D03*
%TD*%
D21*
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X93980000Y-144938750D02*
X93980000Y-136082370D01*
X93980000Y-136082370D02*
X103062370Y-127000000D01*
X79533750Y-159385000D02*
X93980000Y-144938750D01*
X103062370Y-127000000D02*
X104140000Y-127000000D01*
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X98583750Y-140335000D02*
X99060000Y-139858750D01*
X99060000Y-139858750D02*
X99060000Y-134620000D01*
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X88900000Y-124460000D02*
X81280000Y-124460000D01*
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X111918750Y-134620000D02*
X117633750Y-140335000D01*
X111760000Y-134620000D02*
X111918750Y-134620000D01*
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X89988000Y-118292000D02*
X106240982Y-118292000D01*
D22*
X109220000Y-150971250D02*
X117633750Y-159385000D01*
D21*
X106240982Y-118292000D02*
X109220000Y-121271018D01*
X88900000Y-119380000D02*
X89988000Y-118292000D01*
X109220000Y-121271018D02*
X109220000Y-121920000D01*
D22*
X109220000Y-121920000D02*
X109220000Y-150971250D01*
D21*
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X109220000Y-116840000D02*
X104975000Y-116840000D01*
X114300000Y-121920000D02*
X109220000Y-116840000D01*
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X100488750Y-119380000D02*
X104140000Y-119380000D01*
X79533750Y-140335000D02*
X100488750Y-119380000D01*
D22*
%TO.N,Net-(J1-Pin_4)*%
X91440000Y-121920000D02*
X96520000Y-121920000D01*
X80217000Y-123397000D02*
X89963000Y-123397000D01*
X89963000Y-123397000D02*
X91440000Y-121920000D01*
%TO.N,Net-(J1-Pin_3)*%
X79803000Y-125523000D02*
X90377000Y-125523000D01*
X78740000Y-124460000D02*
X79803000Y-125523000D01*
X90377000Y-125523000D02*
X91440000Y-124460000D01*
X91440000Y-124460000D02*
X93980000Y-124460000D01*
X76200000Y-121920000D02*
X78740000Y-124460000D01*
%TO.N,Net-(J1-Pin_2)*%
X78740000Y-116840000D02*
X88900000Y-116840000D01*
X76200000Y-119380000D02*
X78740000Y-116840000D01*
%TD*%
M02*
