
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117883                       # Number of seconds simulated
sim_ticks                                117883413429                       # Number of ticks simulated
final_tick                               687714706563                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194649                       # Simulator instruction rate (inst/s)
host_op_rate                                   250302                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6567280                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912112                       # Number of bytes of host memory used
host_seconds                                 17950.11                       # Real time elapsed on the host
sim_insts                                  3493971882                       # Number of instructions simulated
sim_ops                                    4492945122                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1654656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2828032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1139072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5626880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1524096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1524096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12927                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22094                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8899                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43960                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11907                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11907                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14036377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23990076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9662700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47732585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14116                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14116                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              43433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12928842                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12928842                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12928842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14036377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23990076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9662700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60661426                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               282694038                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21116995                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18753870                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829062                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11097724                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10813012                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340293                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52397                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227859959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119579499                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21116995                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12153305                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24174374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5592941                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2394204                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13946766                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258182970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.771190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234008596     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096749      0.42%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037229      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765080      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3577848      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4334665      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1044578      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566071      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9752154      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258182970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074699                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.423000                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226198529                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4073133                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24136708                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25023                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3749576                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060833                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4834                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134619665                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3749576                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226470047                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1987565                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1271847                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23879676                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       824257                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134506895                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87453                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       506621                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177565723                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608158716                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608158716                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30854524                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18452                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9232                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2571978                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23439220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74795                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928675                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134003514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127238661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80395                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20300045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42691380                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258182970                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492824                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203734713     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22825219      8.84%     87.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11703461      4.53%     92.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6747260      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7497799      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3757538      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499829      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350328      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66823      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258182970                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233488     47.77%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180319     36.90%     84.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74925     15.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99868011     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005839      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22233406     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4122185      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127238661                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450093                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488732                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003841                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513229419                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154322308                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124284826                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127727393                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225416                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3913411                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114345                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3749576                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1404085                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64719                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134021967                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6054                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23439220                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143253                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9232                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37316                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          538                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925436                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126120011                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21957822                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118650                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26079957                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19493041                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4122135                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446136                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124320004                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124284826                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71085235                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164034911                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439644                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433354                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21375740                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833467                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254433394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442745                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292564                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212216808     83.41%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995167      6.29%     89.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12512988      4.92%     94.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470515      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114562      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053574      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4529861      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008112      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1531807      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254433394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1531807                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386926539                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271799556                       # The number of ROB writes
system.switch_cpus0.timesIdled                6038673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24511068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.826940                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.826940                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.353739                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.353739                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584027022                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162095066                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142418561                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               282694038                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25566268                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20705985                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2341125                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10057061                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9625007                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2868584                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105566                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    215903165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             142151109                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25566268                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12493591                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31131210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7198542                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5237135                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13510897                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2339611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    257076484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.679529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.052374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225945274     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2900781      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2270947      0.88%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5361299      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1154572      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1794511      0.70%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1375648      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          868103      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15405349      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    257076484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090438                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.502844                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       213514526                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7696548                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31004861                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104203                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4756345                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4414163                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49320                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174344763                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        89581                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4756345                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       214104256                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1937236                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4104572                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30484009                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1690058                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     174180163                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28116                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        322208                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       625937                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       227611                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    245014605                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    812800581                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    812800581                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    198758522                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46256083                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43500                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24243                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5506182                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16934250                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8413772                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       157729                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1874243                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172934876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43483                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162371181                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       167483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29025465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60490247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4983                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    257076484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.631607                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302893                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187111927     72.78%     72.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29962119     11.65%     84.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14533777      5.65%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9726936      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9003798      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3024953      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3120581      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       441887      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150506      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257076484                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         465848     58.99%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162429     20.57%     79.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161417     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136381905     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2459227      1.51%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19250      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15164023      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8346776      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162371181                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.574371                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             789694                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004864                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    582776023                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    202004384                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    158201572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163160875                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       409113                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3854823                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       234297                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4756345                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1220428                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111748                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172978359                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11778                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16934250                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8413772                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          560                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1268884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1331099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2599983                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    159409713                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14639646                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2961468                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22985007                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22597458                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8345361                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.563895                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             158202472                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            158201572                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93683111                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        258711156                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559621                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362115                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116437558                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    142994451                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29985326                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2344564                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    252320139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566718                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371583                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    192288232     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28251205     11.20%     87.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12332063      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7004220      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5079157      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1991562      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1543004      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1111570      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2719126      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    252320139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116437558                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     142994451                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21258902                       # Number of memory references committed
system.switch_cpus1.commit.loads             13079427                       # Number of loads committed
system.switch_cpus1.commit.membars              19250                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20545354                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        128842948                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2910841                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2719126                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           422580790                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350716045                       # The number of ROB writes
system.switch_cpus1.timesIdled                3492119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25617554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116437558                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            142994451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116437558                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.427860                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.427860                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411885                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411885                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       717987076                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220306559                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160988521                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38500                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               282694038                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23146730                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18920048                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2260282                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9720150                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9106679                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2377540                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       102870                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    223263046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129913331                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23146730                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11484219                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27089027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6235054                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5590561                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13675195                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2262193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    259879229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.613171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.956082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       232790202     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1305216      0.50%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1986680      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2717216      1.05%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2785281      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2330050      0.90%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1318660      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1950639      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12695285      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    259879229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081879                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.459555                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       220713961                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8159961                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27017837                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51112                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3936355                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3823294                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159224314                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3936355                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       221335262                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1504734                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5086123                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26458495                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1558257                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     159122368                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2045                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        352170                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       621579                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1757                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    221120922                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    740516355                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    740516355                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    191504060                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29616862                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        44366                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        25672                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4518103                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15135534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8290705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146186                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1801747                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158906218                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        44336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150902282                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30829                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17802355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     42033329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6948                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    259879229                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580663                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269811                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    196039817     75.43%     75.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26044198     10.02%     85.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13478692      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10123346      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7870752      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3162036      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2012846      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1019938      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       127604      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    259879229                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          26949     10.08%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         98581     36.88%     46.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141803     53.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126427610     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2331571      1.55%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18694      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13894624      9.21%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8229783      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150902282                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533801                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             267333                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001772                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    561981955                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    176753295                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148624878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151169615                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       349196                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2498373                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       191388                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3936355                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1186022                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       140525                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158950555                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        73053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15135534                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8290705                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        25642                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        103808                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          386                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1319768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1277922                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2597690                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148841513                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13100301                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2060769                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21327927                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21050203                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8227626                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526511                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148624987                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148624878                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85552269                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229158277                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525745                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.373333                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    112156784                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    137844594                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21115073                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2297801                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    255942874                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538576                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    199582165     77.98%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27791531     10.86%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10561714      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5095786      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4218419      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2522802      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2131600      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       945865      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3092992      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    255942874                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    112156784                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     137844594                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20736478                       # Number of memory references committed
system.switch_cpus2.commit.loads             12637161                       # Number of loads committed
system.switch_cpus2.commit.membars              18694                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19770831                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        124247410                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2812610                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3092992                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           411809549                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          321855986                       # The number of ROB writes
system.switch_cpus2.timesIdled                3477412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               22814809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          112156784                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            137844594                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    112156784                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.520526                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.520526                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.396743                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.396743                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       670853837                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      206225633                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148169507                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37388                       # number of misc regfile writes
system.l20.replacements                         12941                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215907                       # Total number of references to valid blocks.
system.l20.sampled_refs                         23181                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.313964                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          241.234475                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.339844                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5222.433615                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4767.992066                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023558                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000814                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.510003                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.465624                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        38416                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  38416                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9442                       # number of Writeback hits
system.l20.Writeback_hits::total                 9442                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        38416                       # number of demand (read+write) hits
system.l20.demand_hits::total                   38416                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        38416                       # number of overall hits
system.l20.overall_hits::total                  38416                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12927                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12941                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12927                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12941                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12927                       # number of overall misses
system.l20.overall_misses::total                12941                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3439736                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3032183598                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3035623334                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3439736                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3032183598                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3035623334                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3439736                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3032183598                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3035623334                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51343                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51357                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9442                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9442                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51343                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51357                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51343                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51357                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251777                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251981                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.251777                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251981                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.251777                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251981                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234562.048271                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234574.092729                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234562.048271                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234574.092729                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245695.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234562.048271                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234574.092729                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2036                       # number of writebacks
system.l20.writebacks::total                     2036                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12927                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12941                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12927                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12941                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12927                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12941                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2231734899                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2234308324                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2231734899                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2234308324                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2573425                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2231734899                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2234308324                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251777                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251981                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.251777                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251981                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.251777                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251981                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172641.362961                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172653.452129                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172641.362961                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172653.452129                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183816.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172641.362961                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172653.452129                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22107                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          777307                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32347                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.030266                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          235.293404                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.455217                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3909.704212                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6087.547167                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022978                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000728                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.381807                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.594487                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        63214                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  63214                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23140                       # number of Writeback hits
system.l21.Writeback_hits::total                23140                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        63214                       # number of demand (read+write) hits
system.l21.demand_hits::total                   63214                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        63214                       # number of overall hits
system.l21.overall_hits::total                  63214                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22094                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22107                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22094                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22107                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22094                       # number of overall misses
system.l21.overall_misses::total                22107                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3488603                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5332848331                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5336336934                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3488603                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5332848331                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5336336934                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3488603                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5332848331                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5336336934                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        85308                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              85321                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23140                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23140                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        85308                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               85321                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        85308                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              85321                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.258991                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259104                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.258991                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259104                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.258991                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259104                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 268354.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 241370.884901                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 241386.752341                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 268354.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 241370.884901                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 241386.752341                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 268354.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 241370.884901                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 241386.752341                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3864                       # number of writebacks
system.l21.writebacks::total                     3864                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22094                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22107                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22094                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22107                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22094                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22107                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2683868                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3964816200                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3967500068                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2683868                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3964816200                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3967500068                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2683868                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3964816200                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3967500068                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258991                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259104                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.258991                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259104                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.258991                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259104                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206451.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 179452.168009                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 179468.044873                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 206451.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 179452.168009                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 179468.044873                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 206451.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 179452.168009                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 179468.044873                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8913                       # number of replacements
system.l22.tagsinuse                     12287.981931                       # Cycle average of tags in use
system.l22.total_refs                          646094                       # Total number of references to valid blocks.
system.l22.sampled_refs                         21201                       # Sample count of references to valid blocks.
system.l22.avg_refs                         30.474695                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          818.987937                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.934633                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4011.032815                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7450.026546                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.066649                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000646                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.326419                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.606285                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        49931                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  49931                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           29037                       # number of Writeback hits
system.l22.Writeback_hits::total                29037                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        49931                       # number of demand (read+write) hits
system.l22.demand_hits::total                   49931                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        49931                       # number of overall hits
system.l22.overall_hits::total                  49931                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8896                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8909                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8899                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8912                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8899                       # number of overall misses
system.l22.overall_misses::total                 8912                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3138401                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2071759840                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2074898241                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       634452                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       634452                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3138401                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2072394292                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2075532693                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3138401                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2072394292                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2075532693                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        58827                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              58840                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        29037                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            29037                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        58830                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               58843                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        58830                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              58843                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151223                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151411                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151266                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151454                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151266                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151454                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 241415.461538                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 232886.672662                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 232899.117858                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       211484                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       211484                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 241415.461538                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 232879.457467                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 232891.908999                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 241415.461538                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 232879.457467                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 232891.908999                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                6007                       # number of writebacks
system.l22.writebacks::total                     6007                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8896                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8909                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8899                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8912                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8899                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8912                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2333619                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1520840794                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1523174413                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       448262                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       448262                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2333619                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1521289056                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1523622675                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2333619                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1521289056                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1523622675                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151223                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151411                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151266                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151454                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151266                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151454                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 179509.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 170957.823067                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 170970.301156                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 149420.666667                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 149420.666667                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 179509.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 170950.562535                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 170963.047015                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 179509.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 170950.562535                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 170963.047015                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992275                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013978867                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874267.776340                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992275                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13946751                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13946751                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13946751                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13946751                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13946751                       # number of overall hits
system.cpu0.icache.overall_hits::total       13946751                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3963864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3963864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3963864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3963864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13946766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13946766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13946766                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13946766                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13946766                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13946766                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 264257.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 264257.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 264257.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3555936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3555936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3555936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 253995.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 253995.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51343                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246960037                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51599                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4786.139983                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.872227                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.127773                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.812001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.187999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20050748                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20050748                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9235                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9235                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24061182                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24061182                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24061182                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24061182                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185467                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185467                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185467                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185467                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185467                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185467                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24261033370                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24261033370                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24261033370                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24261033370                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24261033370                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24261033370                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20236215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20236215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24246649                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24246649                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24246649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24246649                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009165                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009165                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007649                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007649                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007649                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007649                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130810.512760                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130810.512760                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130810.512760                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130810.512760                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130810.512760                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130810.512760                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9442                       # number of writebacks
system.cpu0.dcache.writebacks::total             9442                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134124                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134124                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134124                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134124                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134124                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134124                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51343                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51343                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5641969015                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5641969015                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5641969015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5641969015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5641969015                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5641969015                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002118                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002118                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109887.794149                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109887.794149                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109887.794149                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109887.794149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109887.794149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109887.794149                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997561                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097166383                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234554.751527                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997561                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13510882                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13510882                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13510882                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13510882                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13510882                       # number of overall hits
system.cpu1.icache.overall_hits::total       13510882                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4166040                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4166040                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4166040                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4166040                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4166040                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4166040                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13510897                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13510897                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13510897                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13510897                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13510897                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13510897                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       277736                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       277736                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       277736                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       277736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       277736                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       277736                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3611703                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3611703                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3611703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3611703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3611703                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3611703                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 277823.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 277823.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 277823.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85308                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194918687                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85564                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2278.045521                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.317108                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.682892                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907489                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092511                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10966424                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10966424                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8140975                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8140975                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        23971                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23971                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19250                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19250                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19107399                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19107399                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19107399                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19107399                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       205425                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       205425                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       205425                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        205425                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       205425                       # number of overall misses
system.cpu1.dcache.overall_misses::total       205425                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25682351491                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25682351491                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25682351491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25682351491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25682351491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25682351491                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11171849                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11171849                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8140975                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8140975                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        23971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        23971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19312824                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19312824                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19312824                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19312824                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018388                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018388                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010637                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010637                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010637                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010637                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 125020.574375                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 125020.574375                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 125020.574375                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125020.574375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 125020.574375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125020.574375                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23140                       # number of writebacks
system.cpu1.dcache.writebacks::total            23140                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120117                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120117                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120117                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120117                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120117                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120117                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85308                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85308                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85308                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85308                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9668139184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9668139184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9668139184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9668139184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9668139184                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9668139184                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004417                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004417                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004417                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004417                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113332.151545                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113332.151545                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 113332.151545                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113332.151545                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 113332.151545                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113332.151545                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               492.998357                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1095412457                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2221931.961460                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.998357                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          480                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020831                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.769231                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13675181                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13675181                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13675181                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13675181                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13675181                       # number of overall hits
system.cpu2.icache.overall_hits::total       13675181                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3574603                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3574603                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3574603                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3574603                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3574603                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3574603                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13675195                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13675195                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13675195                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13675195                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13675195                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13675195                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 255328.785714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 255328.785714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 255328.785714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 255328.785714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 255328.785714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 255328.785714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3258972                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3258972                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3258972                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3258972                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3258972                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3258972                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 250690.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 250690.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 250690.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 250690.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 250690.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 250690.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 58830                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               186355736                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 59086                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3153.974478                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.564748                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.435252                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912362                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087638                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9612763                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9612763                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8057365                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8057365                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19854                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19854                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18694                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18694                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17670128                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17670128                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17670128                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17670128                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171561                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171561                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3496                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3496                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       175057                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        175057                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       175057                       # number of overall misses
system.cpu2.dcache.overall_misses::total       175057                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19249741106                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19249741106                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    693005646                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    693005646                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19942746752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19942746752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19942746752                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19942746752                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9784324                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9784324                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8060861                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8060861                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18694                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18694                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17845185                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17845185                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17845185                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17845185                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017534                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000434                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009810                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009810                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009810                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009810                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112203.479264                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112203.479264                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 198228.159611                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 198228.159611                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113921.447026                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113921.447026                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113921.447026                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113921.447026                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1167080                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 166725.714286                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        29037                       # number of writebacks
system.cpu2.dcache.writebacks::total            29037                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       112734                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       112734                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3493                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3493                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       116227                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       116227                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       116227                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       116227                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        58827                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        58827                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        58830                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        58830                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        58830                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        58830                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5422357614                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5422357614                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       659352                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       659352                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5423016966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5423016966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5423016966                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5423016966                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003297                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003297                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92174.641134                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92174.641134                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       219784                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       219784                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92181.148496                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92181.148496                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92181.148496                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92181.148496                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
