

================================================================
== Vitis HLS Report for 'send_data_burst_Pipeline_VITIS_LOOP_85_1'
================================================================
* Date:           Mon Nov 21 13:48:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ger-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8196|     8196|  81.960 us|  81.960 us|  8196|  8196|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_1  |     8194|     8194|         4|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     446|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     460|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     520|    -|
|Register         |        -|     -|     210|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     210|    1426|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U61  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U62  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U63  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U64  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U65  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U66  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U67  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U68  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U70  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U71  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U72  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U73  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U74  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U75  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U76  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U77  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U79  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U80  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U81  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U82  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U83  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U84  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U85  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U86  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U88  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U89  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U90  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U91  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U92  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U93  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U94  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U95  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_83_16_1_1_U69  |mux_83_16_1_1  |        0|   0|  0|  43|    0|
    |mux_83_16_1_1_U78  |mux_83_16_1_1  |        0|   0|  0|  43|    0|
    |mux_83_16_1_1_U87  |mux_83_16_1_1  |        0|   0|  0|  43|    0|
    |mux_83_16_1_1_U96  |mux_83_16_1_1  |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0| 460|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln107_fu_884_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln85_fu_829_p2         |         +|   0|  0|  21|          14|           1|
    |add_ln98_fu_992_p2         |         +|   0|  0|  19|          12|           1|
    |add_ln99_1_fu_1064_p2      |         +|   0|  0|  19|          12|           2|
    |add_ln99_fu_1028_p2        |         +|   0|  0|  19|          12|           2|
    |addr_fu_957_p2             |         +|   0|  0|  19|          12|          12|
    |i_1_fu_872_p2              |         +|   0|  0|  39|          32|           1|
    |j_1_fu_860_p2              |         +|   0|  0|  39|          32|           3|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_966           |       and|   0|  0|   2|           1|           1|
    |ap_condition_970           |       and|   0|  0|   2|           1|           1|
    |ap_condition_974           |       and|   0|  0|   2|           1|           1|
    |ap_condition_978           |       and|   0|  0|   2|           1|           1|
    |ap_condition_982           |       and|   0|  0|   2|           1|           1|
    |ap_condition_986           |       and|   0|  0|   2|           1|           1|
    |ap_condition_990           |       and|   0|  0|   2|           1|           1|
    |ap_condition_994           |       and|   0|  0|   2|           1|           1|
    |icmp_ln102_fu_866_p2       |      icmp|   0|  0|  20|          32|           7|
    |icmp_ln105_fu_878_p2       |      icmp|   0|  0|  20|          32|           7|
    |icmp_ln85_fu_823_p2        |      icmp|   0|  0|  12|          14|          15|
    |i_2_fu_890_p3              |    select|   0|  0|  32|           1|           1|
    |i_3_fu_906_p3              |    select|   0|  0|  32|           1|          32|
    |j_2_fu_922_p3              |    select|   0|  0|  32|           1|           1|
    |reg_id_1_fu_898_p3         |    select|   0|  0|  32|           1|          32|
    |reg_id_2_fu_914_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 446|         251|         161|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |data_blk_n_W             |   9|          2|    1|          2|
    |i_fu_110                 |   9|          2|   32|         64|
    |idx_fu_122               |   9|          2|   14|         28|
    |j_fu_118                 |   9|          2|   32|         64|
    |reg_file_0_0_address0    |  14|          3|   11|         33|
    |reg_file_0_0_address1    |  14|          3|   11|         33|
    |reg_file_0_1_address0    |  14|          3|   11|         33|
    |reg_file_0_1_address1    |  14|          3|   11|         33|
    |reg_file_1_0_address0    |  14|          3|   11|         33|
    |reg_file_1_0_address1    |  14|          3|   11|         33|
    |reg_file_1_1_address0    |  14|          3|   11|         33|
    |reg_file_1_1_address1    |  14|          3|   11|         33|
    |reg_file_2_0_address0    |  14|          3|   11|         33|
    |reg_file_2_0_address1    |  14|          3|   11|         33|
    |reg_file_2_1_address0    |  14|          3|   11|         33|
    |reg_file_2_1_address1    |  14|          3|   11|         33|
    |reg_file_3_0_address0    |  14|          3|   11|         33|
    |reg_file_3_0_address1    |  14|          3|   11|         33|
    |reg_file_3_1_address0    |  14|          3|   11|         33|
    |reg_file_3_1_address1    |  14|          3|   11|         33|
    |reg_file_4_0_address0    |  14|          3|   11|         33|
    |reg_file_4_0_address1    |  14|          3|   11|         33|
    |reg_file_4_1_address0    |  14|          3|   11|         33|
    |reg_file_4_1_address1    |  14|          3|   11|         33|
    |reg_file_5_0_address0    |  14|          3|   11|         33|
    |reg_file_5_0_address1    |  14|          3|   11|         33|
    |reg_file_5_1_address0    |  14|          3|   11|         33|
    |reg_file_5_1_address1    |  14|          3|   11|         33|
    |reg_file_6_0_address0    |  14|          3|   11|         33|
    |reg_file_6_0_address1    |  14|          3|   11|         33|
    |reg_file_6_1_address0    |  14|          3|   11|         33|
    |reg_file_6_1_address1    |  14|          3|   11|         33|
    |reg_file_7_0_address0    |  14|          3|   11|         33|
    |reg_file_7_0_address1    |  14|          3|   11|         33|
    |reg_file_7_1_address0    |  14|          3|   11|         33|
    |reg_file_7_1_address1    |  14|          3|   11|         33|
    |reg_id_fu_114            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 520|        112|  466|       1284|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |i_fu_110                             |  32|   0|   32|          0|
    |icmp_ln85_reg_1535                   |   1|   0|    1|          0|
    |icmp_ln85_reg_1535_pp0_iter2_reg     |   1|   0|    1|          0|
    |idx_fu_122                           |  14|   0|   14|          0|
    |j_fu_118                             |  32|   0|   32|          0|
    |reg_id_fu_114                        |  32|   0|   32|          0|
    |tmp_16_reg_1923                      |  16|   0|   16|          0|
    |tmp_25_reg_1928                      |  16|   0|   16|          0|
    |tmp_34_reg_1933                      |  16|   0|   16|          0|
    |tmp_8_reg_1918                       |  16|   0|   16|          0|
    |trunc_ln11_1_reg_1549                |   1|   0|    1|          0|
    |trunc_ln11_1_reg_1549_pp0_iter2_reg  |   1|   0|    1|          0|
    |trunc_ln11_reg_1544                  |   6|   0|    6|          0|
    |trunc_ln85_reg_1539                  |  12|   0|   12|          0|
    |trunc_ln98_reg_1585                  |   3|   0|    3|          0|
    |trunc_ln98_reg_1585_pp0_iter2_reg    |   3|   0|    3|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 210|   0|  210|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  send_data_burst_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  send_data_burst_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  send_data_burst_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  send_data_burst_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  send_data_burst_Pipeline_VITIS_LOOP_85_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  send_data_burst_Pipeline_VITIS_LOOP_85_1|  return value|
|m_axi_data_AWVALID     |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_AWREADY     |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_AWADDR      |  out|   64|       m_axi|                                      data|       pointer|
|m_axi_data_AWID        |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_AWLEN       |  out|   32|       m_axi|                                      data|       pointer|
|m_axi_data_AWSIZE      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_AWBURST     |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_AWLOCK      |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_AWCACHE     |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_AWPROT      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_AWQOS       |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_AWREGION    |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_AWUSER      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WVALID      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WREADY      |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WDATA       |  out|   64|       m_axi|                                      data|       pointer|
|m_axi_data_WSTRB       |  out|    8|       m_axi|                                      data|       pointer|
|m_axi_data_WLAST       |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WID         |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_WUSER       |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARVALID     |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARREADY     |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARADDR      |  out|   64|       m_axi|                                      data|       pointer|
|m_axi_data_ARID        |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_ARLEN       |  out|   32|       m_axi|                                      data|       pointer|
|m_axi_data_ARSIZE      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_ARBURST     |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_ARLOCK      |  out|    2|       m_axi|                                      data|       pointer|
|m_axi_data_ARCACHE     |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_ARPROT      |  out|    3|       m_axi|                                      data|       pointer|
|m_axi_data_ARQOS       |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_ARREGION    |  out|    4|       m_axi|                                      data|       pointer|
|m_axi_data_ARUSER      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RVALID      |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RREADY      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RDATA       |   in|   64|       m_axi|                                      data|       pointer|
|m_axi_data_RLAST       |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RID         |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RFIFONUM    |   in|    9|       m_axi|                                      data|       pointer|
|m_axi_data_RUSER       |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_RRESP       |   in|    2|       m_axi|                                      data|       pointer|
|m_axi_data_BVALID      |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_BREADY      |  out|    1|       m_axi|                                      data|       pointer|
|m_axi_data_BRESP       |   in|    2|       m_axi|                                      data|       pointer|
|m_axi_data_BID         |   in|    1|       m_axi|                                      data|       pointer|
|m_axi_data_BUSER       |   in|    1|       m_axi|                                      data|       pointer|
|sext_ln85              |   in|   61|     ap_none|                                 sext_ln85|        scalar|
|reg_file_0_0_address0  |  out|   11|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_q0        |   in|   16|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_address1  |  out|   11|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_ce1       |  out|    1|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_0_q1        |   in|   16|   ap_memory|                              reg_file_0_0|         array|
|reg_file_0_1_address0  |  out|   11|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_ce0       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_q0        |   in|   16|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_address1  |  out|   11|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_ce1       |  out|    1|   ap_memory|                              reg_file_0_1|         array|
|reg_file_0_1_q1        |   in|   16|   ap_memory|                              reg_file_0_1|         array|
|reg_file_1_0_address0  |  out|   11|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_ce0       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_q0        |   in|   16|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_address1  |  out|   11|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_ce1       |  out|    1|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_0_q1        |   in|   16|   ap_memory|                              reg_file_1_0|         array|
|reg_file_1_1_address0  |  out|   11|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_ce0       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_q0        |   in|   16|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_address1  |  out|   11|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_ce1       |  out|    1|   ap_memory|                              reg_file_1_1|         array|
|reg_file_1_1_q1        |   in|   16|   ap_memory|                              reg_file_1_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|                              reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|                              reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|                              reg_file_2_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_address1  |  out|   11|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_ce1       |  out|    1|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_0_q1        |   in|   16|   ap_memory|                              reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_address1  |  out|   11|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_ce1       |  out|    1|   ap_memory|                              reg_file_3_1|         array|
|reg_file_3_1_q1        |   in|   16|   ap_memory|                              reg_file_3_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|                              reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|                              reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|                              reg_file_4_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_q0        |   in|   16|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|                              reg_file_5_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_q0        |   in|   16|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                              reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|                              reg_file_5_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_0_q1        |   in|   16|   ap_memory|                              reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|                              reg_file_6_1|         array|
|reg_file_6_1_q1        |   in|   16|   ap_memory|                              reg_file_6_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_q0        |   in|   16|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_0_q1        |   in|   16|   ap_memory|                              reg_file_7_0|         array|
|reg_file_7_1_address0  |  out|   11|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_q0        |   in|   16|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|                              reg_file_7_1|         array|
|reg_file_7_1_q1        |   in|   16|   ap_memory|                              reg_file_7_1|         array|
+-----------------------+-----+-----+------------+------------------------------------------+--------------+

