{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 00:37:37 2024 " "Info: Processing started: Tue May 14 00:37:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_input " "Info: Assuming node \"clk_input\" is an undefined clock" {  } { { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 7 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_input" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "spd_input " "Info: Assuming node \"spd_input\" is an undefined clock" {  } { { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 8 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "spd_input" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rvs_input " "Info: Assuming node \"rvs_input\" is an undefined clock" {  } { { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 9 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rvs_input" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_input register lpm_counter:clock_counter_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] register state\[2\] 50.51 MHz 19.8 ns Internal " "Info: Clock \"clk_input\" has Internal fmax of 50.51 MHz between source register \"lpm_counter:clock_counter_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" and destination register \"state\[2\]\" (period= 19.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.800 ns + Longest register register " "Info: + Longest register to register delay is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:clock_counter_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 1 REG LC6_I28 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_I28; Fanout = 5; REG Node = 'lpm_counter:clock_counter_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns LessThan0~0 2 COMB LC2_I28 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC2_I28; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] LessThan0~0 } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns LessThan0~1 3 COMB LC8_I28 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_I28; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { LessThan0~0 LessThan0~1 } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.000 ns LessThan0~2 4 COMB LC1_I28 6 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC1_I28; Fanout = 6; COMB Node = 'LessThan0~2'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { LessThan0~1 LessThan0~2 } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 14.100 ns state\[2\]~7 5 COMB LC7_I27 3 " "Info: 5: + IC(2.700 ns) + CELL(2.400 ns) = 14.100 ns; Loc. = LC7_I27; Fanout = 3; COMB Node = 'state\[2\]~7'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { LessThan0~2 state[2]~7 } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.200 ns) 15.800 ns state\[2\] 6 REG LC2_I27 9 " "Info: 6: + IC(0.500 ns) + CELL(1.200 ns) = 15.800 ns; Loc. = LC2_I27; Fanout = 9; REG Node = 'state\[2\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { state[2]~7 state[2] } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.100 ns ( 70.25 % ) " "Info: Total cell delay = 11.100 ns ( 70.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 29.75 % ) " "Info: Total interconnect delay = 4.700 ns ( 29.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] LessThan0~0 LessThan0~1 LessThan0~2 state[2]~7 state[2] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} LessThan0~0 {} LessThan0~1 {} LessThan0~2 {} state[2]~7 {} state[2] {} } { 0.000ns 0.500ns 0.500ns 0.500ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.400ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_input destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_input\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_input 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'clk_input'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_input } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns state\[2\] 2 REG LC2_I27 9 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_I27; Fanout = 9; REG Node = 'state\[2\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_input state[2] } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_input state[2] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_input {} clk_input~out {} state[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_input source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk_input\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_input 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'clk_input'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_input } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:clock_counter_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 2 REG LC6_I28 5 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_I28; Fanout = 5; REG Node = 'lpm_counter:clock_counter_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_input lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_input lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_input {} clk_input~out {} lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_input state[2] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_input {} clk_input~out {} state[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_input lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_input {} clk_input~out {} lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "e:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] LessThan0~0 LessThan0~1 LessThan0~2 state[2]~7 state[2] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} LessThan0~0 {} LessThan0~1 {} LessThan0~2 {} state[2]~7 {} state[2] {} } { 0.000ns 0.500ns 0.500ns 0.500ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.400ns 1.200ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_input state[2] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_input {} clk_input~out {} state[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_input lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_input {} clk_input~out {} lpm_counter:clock_counter_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "spd_input register register delay\[4\] delay\[4\] 125.0 MHz Internal " "Info: Clock \"spd_input\" Internal fmax is restricted to 125.0 MHz between source register \"delay\[4\]\" and destination register \"delay\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.200 ns + Longest register register " "Info: + Longest register to register delay is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay\[4\] 1 REG LC1_I50 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_I50; Fanout = 3; REG Node = 'delay\[4\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay[4] } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 2.200 ns delay\[4\] 2 REG LC1_I50 3 " "Info: 2: + IC(0.500 ns) + CELL(1.700 ns) = 2.200 ns; Loc. = LC1_I50; Fanout = 3; REG Node = 'delay\[4\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { delay[4] delay[4] } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 77.27 % ) " "Info: Total cell delay = 1.700 ns ( 77.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 22.73 % ) " "Info: Total interconnect delay = 0.500 ns ( 22.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { delay[4] delay[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { delay[4] {} delay[4] {} } { 0.000ns 0.500ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spd_input destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"spd_input\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns spd_input 1 CLK PIN_211 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 1; CLK Node = 'spd_input'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { spd_input } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns delay\[4\] 2 REG LC1_I50 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_I50; Fanout = 3; REG Node = 'delay\[4\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { spd_input delay[4] } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { spd_input delay[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { spd_input {} spd_input~out {} delay[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spd_input source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"spd_input\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns spd_input 1 CLK PIN_211 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 1; CLK Node = 'spd_input'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { spd_input } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns delay\[4\] 2 REG LC1_I50 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_I50; Fanout = 3; REG Node = 'delay\[4\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { spd_input delay[4] } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { spd_input delay[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { spd_input {} spd_input~out {} delay[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { spd_input delay[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { spd_input {} spd_input~out {} delay[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { delay[4] delay[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { delay[4] {} delay[4] {} } { 0.000ns 0.500ns } { 0.000ns 1.700ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { spd_input delay[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { spd_input {} spd_input~out {} delay[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "" { delay[4] {} } {  } {  } "" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 32 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "rvs_input register register reverse_state reverse_state 125.0 MHz Internal " "Info: Clock \"rvs_input\" Internal fmax is restricted to 125.0 MHz between source register \"reverse_state\" and destination register \"reverse_state\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.200 ns + Longest register register " "Info: + Longest register to register delay is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reverse_state 1 REG LC3_I27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_I27; Fanout = 4; REG Node = 'reverse_state'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reverse_state } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 2.200 ns reverse_state 2 REG LC3_I27 4 " "Info: 2: + IC(0.500 ns) + CELL(1.700 ns) = 2.200 ns; Loc. = LC3_I27; Fanout = 4; REG Node = 'reverse_state'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { reverse_state reverse_state } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 77.27 % ) " "Info: Total cell delay = 1.700 ns ( 77.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 22.73 % ) " "Info: Total interconnect delay = 0.500 ns ( 22.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { reverse_state reverse_state } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { reverse_state {} reverse_state {} } { 0.000ns 0.500ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rvs_input destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"rvs_input\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns rvs_input 1 CLK PIN_212 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 1; CLK Node = 'rvs_input'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rvs_input } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns reverse_state 2 REG LC3_I27 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_I27; Fanout = 4; REG Node = 'reverse_state'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { rvs_input reverse_state } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { rvs_input reverse_state } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { rvs_input {} rvs_input~out {} reverse_state {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rvs_input source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"rvs_input\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns rvs_input 1 CLK PIN_212 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 1; CLK Node = 'rvs_input'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rvs_input } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns reverse_state 2 REG LC3_I27 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_I27; Fanout = 4; REG Node = 'reverse_state'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { rvs_input reverse_state } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { rvs_input reverse_state } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { rvs_input {} rvs_input~out {} reverse_state {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { rvs_input reverse_state } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { rvs_input {} rvs_input~out {} reverse_state {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { reverse_state reverse_state } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { reverse_state {} reverse_state {} } { 0.000ns 0.500ns } { 0.000ns 1.700ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { rvs_input reverse_state } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { rvs_input {} rvs_input~out {} reverse_state {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reverse_state } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "" { reverse_state {} } {  } {  } "" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_input left_out\[5\] state\[1\] 23.800 ns register " "Info: tco from clock \"clk_input\" to destination pin \"left_out\[5\]\" through register \"state\[1\]\" is 23.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_input source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_input\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_input 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'clk_input'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_input } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns state\[1\] 2 REG LC1_I27 10 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_I27; Fanout = 10; REG Node = 'state\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_input state[1] } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_input state[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_input {} clk_input~out {} state[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.400 ns + Longest register pin " "Info: + Longest register to pin delay is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[1\] 1 REG LC1_I27 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_I27; Fanout = 10; REG Node = 'state\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.700 ns) 6.700 ns Mux1~0 2 COMB LC2_I45 1 " "Info: 2: + IC(4.000 ns) + CELL(2.700 ns) = 6.700 ns; Loc. = LC2_I45; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { state[1] Mux1~0 } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(5.000 ns) 15.400 ns left_out\[5\] 3 PIN PIN_129 0 " "Info: 3: + IC(3.700 ns) + CELL(5.000 ns) = 15.400 ns; Loc. = PIN_129; Fanout = 0; PIN Node = 'left_out\[5\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { Mux1~0 left_out[5] } "NODE_NAME" } } { "fpga.vhd" "" { Text "C:/AGH/Cyfrowka/lab4/fpga.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 50.00 % ) " "Info: Total cell delay = 7.700 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 50.00 % ) " "Info: Total interconnect delay = 7.700 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { state[1] Mux1~0 left_out[5] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { state[1] {} Mux1~0 {} left_out[5] {} } { 0.000ns 4.000ns 3.700ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_input state[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_input {} clk_input~out {} state[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { state[1] Mux1~0 left_out[5] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { state[1] {} Mux1~0 {} left_out[5] {} } { 0.000ns 4.000ns 3.700ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 00:37:37 2024 " "Info: Processing ended: Tue May 14 00:37:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
