-- Project:   C:\Users\marthnick\Desktop\firm_F1-TestFixture\F1-TestFixture.cydsn\F1-TestFixture.cyprj
-- Generated: 12/31/2020 14:52:53
-- PSoC Creator  4.3

ENTITY \F1-TestFixture\ IS
    PORT(
        CTest_USB_DEBUG_RX(0)_PAD : IN std_ulogic;
        RTest_RS485_CONT_TX(0)_PAD : OUT std_ulogic;
        RTest_RS485_CONT_RX(0)_PAD : IN std_ulogic;
        RTest_UART_SIREN_RX(0)_PAD : IN std_ulogic;
        CTest_RS485_RELAY_RX(0)_PAD : IN std_ulogic;
        RTest_UART_SIREN_TX(0)_PAD : OUT std_ulogic;
        RTest_RS485_DLink1_RX(0)_PAD : IN std_ulogic;
        RTest_RS485_DLink2_RX(0)_PAD : IN std_ulogic;
        PB_NextAction(0)_PAD : IN std_ulogic;
        DIAG_UART_TX(0)_PAD : OUT std_ulogic;
        QUAD_DATA_8(0)_PAD : IN std_ulogic;
        QUAD_DATA_1(0)_PAD : IN std_ulogic;
        QUAD_DATA_2(0)_PAD : IN std_ulogic;
        QUAD_DATA_3(0)_PAD : IN std_ulogic;
        QUAD_DATA_4(0)_PAD : IN std_ulogic;
        QUAD_DATA_5(0)_PAD : IN std_ulogic;
        QUAD_DATA_6(0)_PAD : IN std_ulogic;
        QUAD_DATA_7(0)_PAD : IN std_ulogic;
        RTest_RS485_QUAD_TX(0)_PAD : OUT std_ulogic;
        LED_EN(0)_PAD : OUT std_ulogic;
        RTest_SIREN_EN(0)_PAD : IN std_ulogic;
        RTest_BLOCK_4_EN(0)_PAD : OUT std_ulogic;
        RTest_BLOCK_3_EN(0)_PAD : OUT std_ulogic;
        RTest_BLOCK_2_EN(0)_PAD : OUT std_ulogic;
        RTest_BLOCK_1_EN(0)_PAD : OUT std_ulogic;
        RTest_DEMUX_C(0)_PAD : OUT std_ulogic;
        RTest_DEMUX_B(0)_PAD : OUT std_ulogic;
        RTest_DEMUX_A(0)_PAD : OUT std_ulogic;
        RTest_DEMUX_COM(0)_PAD : IN std_ulogic;
        LED1(0)_PAD : OUT std_ulogic;
        LED2(0)_PAD : OUT std_ulogic;
        RTest_HSide1(0)_PAD : OUT std_ulogic;
        RTest_HSide2(0)_PAD : OUT std_ulogic;
        RTest_HSide3(0)_PAD : OUT std_ulogic;
        RTest_HSide4(0)_PAD : OUT std_ulogic;
        RTest_HSide5(0)_PAD : OUT std_ulogic;
        RTest_HSide6(0)_PAD : OUT std_ulogic;
        RTest_HSide7(0)_PAD : OUT std_ulogic;
        RTest_HSide8(0)_PAD : OUT std_ulogic;
        CTest_USB_5V_EN(0)_PAD : OUT std_ulogic;
        CTest_CONT_VBATT_EN(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \F1-TestFixture\;

ARCHITECTURE __DEFAULT__ OF \F1-TestFixture\ IS
    SIGNAL CTest_CONT_VBATT_EN(0)__PA : bit;
    SIGNAL CTest_RS485_RELAY_RX(0)__PA : bit;
    SIGNAL CTest_USB_5V_EN(0)__PA : bit;
    SIGNAL CTest_USB_DEBUG_RX(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_DividedClock : bit;
    ATTRIBUTE global_signal OF ClockBlock_DividedClock : SIGNAL IS true;
    SIGNAL ClockBlock_DividedClock_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DIAG_UART_TX(0)__PA : bit;
    SIGNAL LED1(0)__PA : bit;
    SIGNAL LED2(0)__PA : bit;
    SIGNAL LED_EN(0)__PA : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(1,4,B)2";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(1,5,B)1";
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    ATTRIBUTE placement_force OF MODIN5_0 : SIGNAL IS "U(1,0,B)2";
    SIGNAL MODIN5_1 : bit;
    ATTRIBUTE placement_force OF MODIN5_1 : SIGNAL IS "U(1,0,B)1";
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_5518 : bit;
    ATTRIBUTE placement_force OF Net_5518 : SIGNAL IS "U(0,0,A)1";
    ATTRIBUTE soft OF Net_5518 : SIGNAL IS 1;
    SIGNAL Net_5612_0 : bit;
    SIGNAL Net_5612_1 : bit;
    SIGNAL Net_5623 : bit;
    SIGNAL Net_568 : bit;
    ATTRIBUTE placement_force OF Net_568 : SIGNAL IS "U(1,4,B)0";
    ATTRIBUTE soft OF Net_568 : SIGNAL IS 1;
    SIGNAL Net_5742 : bit;
    SIGNAL Net_5743 : bit;
    SIGNAL Net_5773 : bit;
    SIGNAL Net_5774 : bit;
    SIGNAL Net_5846 : bit;
    SIGNAL Net_5849 : bit;
    SIGNAL Net_5974_0 : bit;
    SIGNAL Net_5974_1 : bit;
    SIGNAL Net_5977_0 : bit;
    SIGNAL Net_5977_1 : bit;
    SIGNAL Net_5985 : bit;
    SIGNAL Net_5985_SYNCOUT : bit;
    SIGNAL Net_6000 : bit;
    ATTRIBUTE placement_force OF Net_6000 : SIGNAL IS "U(0,5,A)1";
    SIGNAL Net_6001 : bit;
    ATTRIBUTE placement_force OF Net_6001 : SIGNAL IS "U(0,5,A)0";
    SIGNAL Net_6016 : bit;
    SIGNAL Net_6121 : bit;
    SIGNAL Net_6134 : bit;
    SIGNAL Net_6155 : bit;
    SIGNAL Net_6188 : bit;
    SIGNAL Net_6193 : bit;
    SIGNAL Net_6197 : bit;
    SIGNAL Net_6198 : bit;
    SIGNAL Net_6199 : bit;
    SIGNAL Net_6200 : bit;
    SIGNAL Net_6201 : bit;
    SIGNAL Net_6202 : bit;
    SIGNAL Net_6203 : bit;
    SIGNAL Net_6210 : bit;
    ATTRIBUTE placement_force OF Net_6210 : SIGNAL IS "U(0,4,B)2";
    SIGNAL Net_6230 : bit;
    SIGNAL Net_6230_SYNCOUT : bit;
    SIGNAL Net_6243 : bit;
    ATTRIBUTE placement_force OF Net_6243 : SIGNAL IS "U(3,3,B)0";
    SIGNAL Net_6271 : bit;
    SIGNAL Net_6342 : bit;
    SIGNAL Net_6343 : bit;
    SIGNAL Net_6344 : bit;
    SIGNAL Net_6361 : bit;
    ATTRIBUTE global_signal OF Net_6361 : SIGNAL IS true;
    SIGNAL Net_6361_local : bit;
    SIGNAL Net_6400 : bit;
    SIGNAL Net_6403 : bit;
    SIGNAL Net_822 : bit;
    ATTRIBUTE placement_force OF Net_822 : SIGNAL IS "U(0,2,B)1";
    ATTRIBUTE soft OF Net_822 : SIGNAL IS 1;
    SIGNAL PB_NextAction(0)__PA : bit;
    SIGNAL QUAD_DATA_1(0)__PA : bit;
    SIGNAL QUAD_DATA_2(0)__PA : bit;
    SIGNAL QUAD_DATA_3(0)__PA : bit;
    SIGNAL QUAD_DATA_4(0)__PA : bit;
    SIGNAL QUAD_DATA_5(0)__PA : bit;
    SIGNAL QUAD_DATA_6(0)__PA : bit;
    SIGNAL QUAD_DATA_7(0)__PA : bit;
    SIGNAL QUAD_DATA_8(0)__PA : bit;
    SIGNAL RTest_BLOCK_1_EN(0)__PA : bit;
    SIGNAL RTest_BLOCK_2_EN(0)__PA : bit;
    SIGNAL RTest_BLOCK_3_EN(0)__PA : bit;
    SIGNAL RTest_BLOCK_4_EN(0)__PA : bit;
    SIGNAL RTest_DEMUX_A(0)__PA : bit;
    SIGNAL RTest_DEMUX_B(0)__PA : bit;
    SIGNAL RTest_DEMUX_C(0)__PA : bit;
    SIGNAL RTest_DEMUX_COM(0)__PA : bit;
    SIGNAL RTest_HSide1(0)__PA : bit;
    SIGNAL RTest_HSide2(0)__PA : bit;
    SIGNAL RTest_HSide3(0)__PA : bit;
    SIGNAL RTest_HSide4(0)__PA : bit;
    SIGNAL RTest_HSide5(0)__PA : bit;
    SIGNAL RTest_HSide6(0)__PA : bit;
    SIGNAL RTest_HSide7(0)__PA : bit;
    SIGNAL RTest_HSide8(0)__PA : bit;
    SIGNAL RTest_RS485_CONT_RX(0)__PA : bit;
    SIGNAL RTest_RS485_CONT_TX(0)__PA : bit;
    SIGNAL RTest_RS485_DLink1_RX(0)__PA : bit;
    SIGNAL RTest_RS485_DLink2_RX(0)__PA : bit;
    SIGNAL RTest_RS485_QUAD_TX(0)__PA : bit;
    SIGNAL RTest_SIREN_EN(0)__PA : bit;
    SIGNAL RTest_UART_SIREN_RX(0)__PA : bit;
    SIGNAL RTest_UART_SIREN_TX(0)__PA : bit;
    SIGNAL STest_RRB(0)__PA : bit;
    SIGNAL \ADC_AudioStream:Net_207_0\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_10\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_11\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_1\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_2\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_3\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_4\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_5\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_6\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_7\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_8\ : bit;
    SIGNAL \ADC_AudioStream:Net_207_9\ : bit;
    SIGNAL \ADC_AudioStream:Net_252\ : bit;
    SIGNAL \ADC_AudioStream:Net_381\ : bit;
    SIGNAL \ADC_AudioStream:Net_381_local\ : bit;
    SIGNAL \ADC_AudioStream:Net_385\ : bit;
    ATTRIBUTE global_signal OF \ADC_AudioStream:Net_385\ : SIGNAL IS true;
    SIGNAL \ADC_AudioStream:Net_385_local\ : bit;
    SIGNAL \DEMUX_CTRL_230400:control_2\ : bit;
    SIGNAL \DEMUX_CTRL_230400:control_3\ : bit;
    SIGNAL \DEMUX_CTRL_230400:control_4\ : bit;
    SIGNAL \DEMUX_CTRL_230400:control_5\ : bit;
    SIGNAL \DEMUX_CTRL_230400:control_6\ : bit;
    SIGNAL \DEMUX_CTRL_230400:control_7\ : bit;
    SIGNAL \DEMUX_CTRL_460800:control_2\ : bit;
    SIGNAL \DEMUX_CTRL_460800:control_3\ : bit;
    SIGNAL \DEMUX_CTRL_460800:control_4\ : bit;
    SIGNAL \DEMUX_CTRL_460800:control_5\ : bit;
    SIGNAL \DEMUX_CTRL_460800:control_6\ : bit;
    SIGNAL \DEMUX_CTRL_460800:control_7\ : bit;
    SIGNAL \MUX_CTRL_115200:control_2\ : bit;
    SIGNAL \MUX_CTRL_115200:control_3\ : bit;
    SIGNAL \MUX_CTRL_115200:control_4\ : bit;
    SIGNAL \MUX_CTRL_115200:control_5\ : bit;
    SIGNAL \MUX_CTRL_115200:control_6\ : bit;
    SIGNAL \MUX_CTRL_115200:control_7\ : bit;
    SIGNAL \MUX_CTRL_230400:control_2\ : bit;
    SIGNAL \MUX_CTRL_230400:control_3\ : bit;
    SIGNAL \MUX_CTRL_230400:control_4\ : bit;
    SIGNAL \MUX_CTRL_230400:control_5\ : bit;
    SIGNAL \MUX_CTRL_230400:control_6\ : bit;
    SIGNAL \MUX_CTRL_230400:control_7\ : bit;
    SIGNAL \MUX_CTRL_460800:control_4\ : bit;
    SIGNAL \MUX_CTRL_460800:control_5\ : bit;
    SIGNAL \MUX_CTRL_460800:control_6\ : bit;
    SIGNAL \MUX_CTRL_460800:control_7\ : bit;
    SIGNAL \Timer_10ms:Net_261\ : bit;
    SIGNAL \Timer_10ms:Net_57\ : bit;
    SIGNAL \Timer_20ms:Net_261\ : bit;
    SIGNAL \Timer_20ms:Net_57\ : bit;
    SIGNAL \Timer_50ms:Net_261\ : bit;
    SIGNAL \Timer_50ms:Net_57\ : bit;
    SIGNAL \Timer_DAC:Net_261\ : bit;
    SIGNAL \Timer_DAC:Net_57\ : bit;
    SIGNAL \UART_115200:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:counter_load_not\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \UART_115200:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \UART_115200:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_115200:BUART:rx_count_0\ : bit;
    SIGNAL \UART_115200:BUART:rx_count_1\ : bit;
    SIGNAL \UART_115200:BUART:rx_count_2\ : bit;
    SIGNAL \UART_115200:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \UART_115200:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_115200:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_115200:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_last\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \UART_115200:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_load_fifo\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \UART_115200:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_postpoll\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART_115200:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_state_0\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UART_115200:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_state_2\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UART_115200:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_state_3\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART_115200:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \UART_115200:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_status_3\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART_115200:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_status_4\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART_115200:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:rx_status_5\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART_115200:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:tx_bitclk\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \UART_115200:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_115200:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_115200:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART_115200:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_115200:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_115200:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_115200:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:tx_state_0\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \UART_115200:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:tx_state_1\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \UART_115200:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:tx_state_2\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \UART_115200:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:tx_status_0\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \UART_115200:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:tx_status_2\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \UART_115200:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_115200:BUART:txn\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \UART_115200:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_115200:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_115200:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_115200:Net_9_local\ : bit;
    SIGNAL \UART_230400:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:counter_load_not\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \UART_230400:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \UART_230400:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_230400:BUART:rx_count_0\ : bit;
    SIGNAL \UART_230400:BUART:rx_count_1\ : bit;
    SIGNAL \UART_230400:BUART:rx_count_2\ : bit;
    SIGNAL \UART_230400:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_counter_load\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \UART_230400:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_230400:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_230400:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_last\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \UART_230400:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_load_fifo\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \UART_230400:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_postpoll\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \UART_230400:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_state_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \UART_230400:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_state_2\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \UART_230400:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_state_3\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \UART_230400:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \UART_230400:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_status_3\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \UART_230400:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_status_4\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \UART_230400:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:rx_status_5\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \UART_230400:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:tx_bitclk\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \UART_230400:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_230400:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_230400:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART_230400:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_230400:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_230400:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_230400:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:tx_state_0\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \UART_230400:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:tx_state_1\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \UART_230400:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:tx_state_2\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \UART_230400:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:tx_status_0\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \UART_230400:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:tx_status_2\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \UART_230400:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_230400:BUART:txn\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \UART_230400:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_230400:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_230400:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_230400:Net_9_local\ : bit;
    SIGNAL \UART_460800:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:counter_load_not\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \UART_460800:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:pollcount_0\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \UART_460800:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:pollcount_1\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \UART_460800:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \UART_460800:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_460800:BUART:rx_count_0\ : bit;
    SIGNAL \UART_460800:BUART:rx_count_1\ : bit;
    SIGNAL \UART_460800:BUART:rx_count_2\ : bit;
    SIGNAL \UART_460800:BUART:rx_count_3\ : bit;
    SIGNAL \UART_460800:BUART:rx_count_4\ : bit;
    SIGNAL \UART_460800:BUART:rx_count_5\ : bit;
    SIGNAL \UART_460800:BUART:rx_count_6\ : bit;
    SIGNAL \UART_460800:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_counter_load\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \UART_460800:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_460800:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_460800:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_last\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \UART_460800:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_load_fifo\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \UART_460800:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_postpoll\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \UART_460800:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_state_0\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \UART_460800:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_state_2\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \UART_460800:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_state_3\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \UART_460800:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \UART_460800:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_status_3\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \UART_460800:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_status_4\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \UART_460800:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:rx_status_5\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \UART_460800:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:tx_bitclk\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \UART_460800:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_460800:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_460800:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \UART_460800:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_460800:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_460800:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_460800:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:tx_state_0\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \UART_460800:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:tx_state_1\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \UART_460800:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:tx_state_2\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \UART_460800:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:tx_status_0\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \UART_460800:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:tx_status_2\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \UART_460800:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_460800:BUART:txn\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \UART_460800:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_460800:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_460800:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_460800:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(3,2,B)0";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL mywire_1_0 : bit;
    SIGNAL mywire_1_1 : bit;
    SIGNAL mywire_1_2 : bit;
    SIGNAL mywire_1_3 : bit;
    SIGNAL mywire_5_0 : bit;
    SIGNAL mywire_5_1 : bit;
    SIGNAL tmpOE__CTest_USB_DEBUG_RX_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__CTest_USB_DEBUG_RX_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_4__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_5__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF CTest_USB_DEBUG_RX(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF CTest_USB_DEBUG_RX(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF RTest_RS485_CONT_TX(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF RTest_RS485_CONT_TX(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF RTest_RS485_CONT_RX(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF RTest_RS485_CONT_RX(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF RTest_UART_SIREN_RX(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF RTest_UART_SIREN_RX(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF CTest_RS485_RELAY_RX(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF CTest_RS485_RELAY_RX(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF RTest_UART_SIREN_TX(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF RTest_UART_SIREN_TX(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF RTest_RS485_DLink1_RX(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF RTest_RS485_DLink1_RX(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF RTest_RS485_DLink2_RX(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF RTest_RS485_DLink2_RX(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF PB_NextAction(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF PB_NextAction(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF DIAG_UART_TX(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF DIAG_UART_TX(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF QUAD_DATA_8(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF QUAD_DATA_8(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF QUAD_DATA_1(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF QUAD_DATA_1(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF QUAD_DATA_2(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF QUAD_DATA_2(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF QUAD_DATA_3(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF QUAD_DATA_3(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF QUAD_DATA_4(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF QUAD_DATA_4(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF QUAD_DATA_5(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF QUAD_DATA_5(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF QUAD_DATA_6(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF QUAD_DATA_6(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF QUAD_DATA_7(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF QUAD_DATA_7(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF RTest_RS485_QUAD_TX(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF RTest_RS485_QUAD_TX(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF LED_EN(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF LED_EN(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF RTest_SIREN_EN(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF RTest_SIREN_EN(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF STest_RRB(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF STest_RRB(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF RTest_BLOCK_4_EN(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF RTest_BLOCK_4_EN(0) : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF RTest_BLOCK_3_EN(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF RTest_BLOCK_3_EN(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF RTest_BLOCK_2_EN(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF RTest_BLOCK_2_EN(0) : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF RTest_BLOCK_1_EN(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF RTest_BLOCK_1_EN(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF RTest_DEMUX_C(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF RTest_DEMUX_C(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF RTest_DEMUX_B(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF RTest_DEMUX_B(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF RTest_DEMUX_A(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF RTest_DEMUX_A(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF RTest_DEMUX_COM(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF RTest_DEMUX_COM(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF LED1(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF LED1(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF LED2(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF LED2(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF RTest_HSide1(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF RTest_HSide1(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF RTest_HSide2(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF RTest_HSide2(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF RTest_HSide3(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF RTest_HSide3(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF RTest_HSide4(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF RTest_HSide4(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF RTest_HSide5(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF RTest_HSide5(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF RTest_HSide6(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF RTest_HSide6(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF RTest_HSide7(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF RTest_HSide7(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF RTest_HSide8(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF RTest_HSide8(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF CTest_USB_5V_EN(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF CTest_USB_5V_EN(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF CTest_CONT_VBATT_EN(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF CTest_CONT_VBATT_EN(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \UART_230400:BUART:counter_load_not\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \UART_230400:BUART:counter_load_not\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:tx_status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \UART_230400:BUART:tx_status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:tx_status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_230400:BUART:tx_status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_counter_load\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_counter_load\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_postpoll\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_postpoll\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_status_4\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_status_4\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_status_5\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_status_5\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_6001 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_6001 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_6000 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_6000 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_6243 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_6243 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:counter_load_not\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UART_115200:BUART:counter_load_not\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:tx_status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UART_115200:BUART:tx_status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:tx_status_2\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \UART_115200:BUART:tx_status_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_counter_load\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_postpoll\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_postpoll\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_status_4\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_status_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_status_5\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_status_5\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_568 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_568 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_822 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_822 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:counter_load_not\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \UART_460800:BUART:counter_load_not\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:tx_status_0\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \UART_460800:BUART:tx_status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:tx_status_2\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \UART_460800:BUART:tx_status_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF RTest_RS485_CONT_RX(0)_SYNC : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_counter_load\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_counter_load\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_postpoll\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_postpoll\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_status_4\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_status_4\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_status_5\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_status_5\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_5518 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_5518 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_6210 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_6210 : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF isr_UART_230400 : LABEL IS "[IntrContainer=(0)][IntrId=(9)]";
    ATTRIBUTE Location OF \UART_230400:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_230400:BUART:sTX:TxShifter:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_230400:BUART:sTX:TxSts\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_230400:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF \UART_230400:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_230400:BUART:sRX:RxSts\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \DEMUX_CTRL_230400:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \DEMUX_CTRL_230400:Sync:ctrl_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \UART_115200:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \UART_115200:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UART_115200:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART_115200:BUART:sTX:TxSts\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \UART_115200:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \UART_115200:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UART_115200:BUART:sRX:RxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \MUX_CTRL_230400:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \MUX_CTRL_230400:Sync:ctrl_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \MUX_CTRL_115200:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \MUX_CTRL_115200:Sync:ctrl_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF isr_UART_115200 : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF \Timer_20ms:TimerHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF isr_Timer_20ms : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \Timer_10ms:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF isr_Timer_10ms : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF isr_UART_460800 : LABEL IS "[IntrContainer=(0)][IntrId=(10)]";
    ATTRIBUTE Location OF \UART_460800:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \UART_460800:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \UART_460800:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \UART_460800:BUART:sTX:TxSts\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \UART_460800:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \UART_460800:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \UART_460800:BUART:sRX:RxSts\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \MUX_CTRL_460800:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \MUX_CTRL_460800:Sync:ctrl_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \DEMUX_CTRL_460800:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \DEMUX_CTRL_460800:Sync:ctrl_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \Timer_50ms:TimerHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE Location OF isr_Timer_50ms : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE lib_model OF \WaveDAC:Wave1_DMA\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \WaveDAC:Wave1_DMA\ : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE lib_model OF \WaveDAC:Wave2_DMA\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \WaveDAC:Wave2_DMA\ : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE Location OF \WaveDAC:VDAC8:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \Timer_DAC:TimerHW\ : LABEL IS "F(Timer,3)";
    ATTRIBUTE Location OF isr_ADC_AudioStream : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \ADC_AudioStream:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \ADC_AudioStream:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:txn\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \UART_230400:BUART:txn\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:tx_state_1\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UART_230400:BUART:tx_state_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:tx_state_0\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UART_230400:BUART:tx_state_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:tx_state_2\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART_230400:BUART:tx_state_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:tx_bitclk\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART_230400:BUART:tx_bitclk\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART_230400:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_state_0\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_state_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_load_fifo\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_load_fifo\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_state_3\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_state_3\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_state_2\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_bitclk_enable\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_bitclk_enable\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_status_3\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_status_3\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_230400:BUART:rx_last\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \UART_230400:BUART:rx_last\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:txn\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART_115200:BUART:txn\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:tx_state_1\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UART_115200:BUART:tx_state_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:tx_state_0\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \UART_115200:BUART:tx_state_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:tx_state_2\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \UART_115200:BUART:tx_state_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:tx_bitclk\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \UART_115200:BUART:tx_bitclk\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UART_115200:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_state_0\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_state_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_load_fifo\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_load_fifo\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_state_3\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_state_2\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_state_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_bitclk_enable\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_bitclk_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF MODIN5_1 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF MODIN5_0 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_status_3\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_115200:BUART:rx_last\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \UART_115200:BUART:rx_last\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:txn\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \UART_460800:BUART:txn\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:tx_state_1\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \UART_460800:BUART:tx_state_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:tx_state_0\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \UART_460800:BUART:tx_state_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:tx_state_2\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \UART_460800:BUART:tx_state_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:tx_bitclk\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \UART_460800:BUART:tx_bitclk\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \UART_460800:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_state_0\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_state_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_load_fifo\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_load_fifo\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_state_3\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_state_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_state_2\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_state_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_bitclk_enable\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_bitclk_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:pollcount_1\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART_460800:BUART:pollcount_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:pollcount_0\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART_460800:BUART:pollcount_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_status_3\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_status_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF RTest_UART_SIREN_RX(0)_SYNC : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_460800:BUART:rx_last\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \UART_460800:BUART:rx_last\ : LABEL IS "U(0,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => ClockBlock_DividedClock,
            dclk_0 => ClockBlock_DividedClock_local,
            dclk_glb_1 => \UART_460800:Net_9\,
            dclk_1 => \UART_460800:Net_9_local\,
            dclk_glb_2 => \UART_230400:Net_9\,
            dclk_2 => \UART_230400:Net_9_local\,
            aclk_glb_0 => \ADC_AudioStream:Net_385\,
            aclk_0 => \ADC_AudioStream:Net_385_local\,
            clk_a_dig_glb_0 => \ADC_AudioStream:Net_381\,
            clk_a_dig_0 => \ADC_AudioStream:Net_381_local\,
            dclk_glb_3 => \UART_115200:Net_9\,
            dclk_3 => \UART_115200:Net_9_local\,
            dclk_glb_4 => Net_6361,
            dclk_4 => Net_6361_local,
            dclk_glb_5 => Net_10,
            dclk_5 => Net_10_local,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            dclk_glb_ff_4 => \ClockBlock.dclk_glb_ff_4__sig\,
            dclk_glb_ff_5 => \ClockBlock.dclk_glb_ff_5__sig\);

    CTest_USB_DEBUG_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d8d4ee4d-c5b1-4be0-969a-f7b1f8fa0020",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CTest_USB_DEBUG_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CTest_USB_DEBUG_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CTest_USB_DEBUG_RX(0)__PA,
            oe => open,
            fb => Net_6016,
            pad_in => CTest_USB_DEBUG_RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_RS485_CONT_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9a30024d-4384-464d-b7fb-2d27184ae74d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_RS485_CONT_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_RS485_CONT_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTest_RS485_CONT_TX(0)__PA,
            oe => open,
            pin_input => Net_6001,
            pad_out => RTest_RS485_CONT_TX(0)_PAD,
            pad_in => RTest_RS485_CONT_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_RS485_CONT_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c6b8e221-6434-4380-a226-2afcdc59aa21",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RTest_RS485_CONT_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_RS485_CONT_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTest_RS485_CONT_RX(0)__PA,
            oe => open,
            fb => Net_6230,
            pad_in => RTest_RS485_CONT_RX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_UART_SIREN_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ac2a8c38-5fdc-4dac-a03c-bd0b9574aa12",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RTest_UART_SIREN_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_UART_SIREN_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTest_UART_SIREN_RX(0)__PA,
            oe => open,
            fb => Net_5985,
            pad_in => RTest_UART_SIREN_RX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CTest_RS485_RELAY_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "51ed1c56-e6f8-47de-b235-2653701a17d5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CTest_RS485_RELAY_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CTest_RS485_RELAY_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CTest_RS485_RELAY_RX(0)__PA,
            oe => open,
            fb => Net_6121,
            pad_in => CTest_RS485_RELAY_RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_UART_SIREN_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9f513791-d792-4395-bd3a-7b514c4012e1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_UART_SIREN_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_UART_SIREN_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTest_UART_SIREN_TX(0)__PA,
            oe => open,
            pin_input => Net_6000,
            pad_out => RTest_UART_SIREN_TX(0)_PAD,
            pad_in => RTest_UART_SIREN_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_RS485_DLink1_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c5de7b90-de65-4318-b834-2c331e3027cd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_RS485_DLink1_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_RS485_DLink1_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTest_RS485_DLink1_RX(0)__PA,
            oe => open,
            fb => Net_5849,
            pad_in => RTest_RS485_DLink1_RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_RS485_DLink2_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "136b9529-1b34-4120-9ae9-a1539af17229",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_RS485_DLink2_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_RS485_DLink2_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTest_RS485_DLink2_RX(0)__PA,
            oe => open,
            fb => Net_5846,
            pad_in => RTest_RS485_DLink2_RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PB_NextAction:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "9d090d12-2d8e-4d17-95ce-5a9ea8df9376",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PB_NextAction(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PB_NextAction",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => PB_NextAction(0)__PA,
            oe => open,
            pad_in => PB_NextAction(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIAG_UART_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "083769fa-4b89-44ed-8d93-1b9d2b2aa646",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIAG_UART_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIAG_UART_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIAG_UART_TX(0)__PA,
            oe => open,
            pin_input => Net_6243,
            pad_out => DIAG_UART_TX(0)_PAD,
            pad_in => DIAG_UART_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    QUAD_DATA_8:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c5b4bc86-be9e-4ae5-a26c-eaae336e2091",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    QUAD_DATA_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "QUAD_DATA_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => QUAD_DATA_8(0)__PA,
            oe => open,
            fb => Net_6203,
            pad_in => QUAD_DATA_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    QUAD_DATA_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "89be569c-c416-42e1-bdee-1efbf12f6f82",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    QUAD_DATA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "QUAD_DATA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => QUAD_DATA_1(0)__PA,
            oe => open,
            fb => Net_6197,
            pad_in => QUAD_DATA_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    QUAD_DATA_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "50b0baf2-5b5c-4863-a53e-580a1ab10ed1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    QUAD_DATA_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "QUAD_DATA_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => QUAD_DATA_2(0)__PA,
            oe => open,
            fb => Net_6198,
            pad_in => QUAD_DATA_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    QUAD_DATA_3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6972ceba-e202-4927-96a8-c26f1660abd2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    QUAD_DATA_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "QUAD_DATA_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => QUAD_DATA_3(0)__PA,
            oe => open,
            fb => Net_6199,
            pad_in => QUAD_DATA_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    QUAD_DATA_4:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d6ecab15-d387-4c2d-b741-eaf90e00ab13",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    QUAD_DATA_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "QUAD_DATA_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => QUAD_DATA_4(0)__PA,
            oe => open,
            fb => Net_6200,
            pad_in => QUAD_DATA_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    QUAD_DATA_5:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "7e8bf06a-3a16-4119-a81e-5b953fd1f0a5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    QUAD_DATA_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "QUAD_DATA_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => QUAD_DATA_5(0)__PA,
            oe => open,
            fb => Net_6201,
            pad_in => QUAD_DATA_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    QUAD_DATA_6:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "61455326-3731-49b5-8f62-e6307b699729",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    QUAD_DATA_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "QUAD_DATA_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => QUAD_DATA_6(0)__PA,
            oe => open,
            fb => Net_6202,
            pad_in => QUAD_DATA_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    QUAD_DATA_7:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "fc196029-eadf-41ff-819c-ba12d6b44cfa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    QUAD_DATA_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "QUAD_DATA_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => QUAD_DATA_7(0)__PA,
            oe => open,
            fb => Net_6193,
            pad_in => QUAD_DATA_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_RS485_QUAD_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c6d99bfa-0849-411b-b4aa-979876d01ffb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_RS485_QUAD_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_RS485_QUAD_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTest_RS485_QUAD_TX(0)__PA,
            oe => open,
            pin_input => Net_6210,
            pad_out => RTest_RS485_QUAD_TX(0)_PAD,
            pad_in => RTest_RS485_QUAD_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "86969b19-12ee-431b-979f-f6172fe2f363",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_EN(0)__PA,
            oe => open,
            pad_in => LED_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_SIREN_EN:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "b63494b1-c5c5-4106-8855-fe837c62bd68",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_SIREN_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_SIREN_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_SIREN_EN(0)__PA,
            oe => open,
            pad_in => RTest_SIREN_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    STest_RRB:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    STest_RRB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "STest_RRB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => STest_RRB(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_BLOCK_4_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "88219e11-5e88-42e0-8be7-ece3d9a0ecb1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_BLOCK_4_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_BLOCK_4_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_BLOCK_4_EN(0)__PA,
            oe => open,
            pad_in => RTest_BLOCK_4_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_BLOCK_3_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a23705da-06cc-49e4-ad71-792a50a6976b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_BLOCK_3_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_BLOCK_3_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_BLOCK_3_EN(0)__PA,
            oe => open,
            pad_in => RTest_BLOCK_3_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_BLOCK_2_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0153ddbc-a654-42c6-bdc1-c4f26cf1a7f9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_BLOCK_2_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_BLOCK_2_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_BLOCK_2_EN(0)__PA,
            oe => open,
            pad_in => RTest_BLOCK_2_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_BLOCK_1_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d54d55f9-b061-485e-8d7c-25dd7ac95220",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_BLOCK_1_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_BLOCK_1_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_BLOCK_1_EN(0)__PA,
            oe => open,
            pad_in => RTest_BLOCK_1_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_DEMUX_C:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8ccae8e2-45e2-4644-85bc-a593c815e807",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_DEMUX_C(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_DEMUX_C",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_DEMUX_C(0)__PA,
            oe => open,
            pad_in => RTest_DEMUX_C(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_DEMUX_B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4278ea50-5b0a-4cf0-8f39-94e147578322",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_DEMUX_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_DEMUX_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_DEMUX_B(0)__PA,
            oe => open,
            pad_in => RTest_DEMUX_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_DEMUX_A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9e61042b-5389-4a81-91e5-5ead42d69f5c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_DEMUX_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_DEMUX_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_DEMUX_A(0)__PA,
            oe => open,
            pad_in => RTest_DEMUX_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_DEMUX_COM:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "0bccaaed-c74d-47f8-95a4-9e09d29548de",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_DEMUX_COM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_DEMUX_COM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_DEMUX_COM(0)__PA,
            oe => open,
            pad_in => RTest_DEMUX_COM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b2dc04c6-57c5-4052-88c9-ca5871a081a9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED1(0)__PA,
            oe => open,
            pad_in => LED1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1ee9c85e-9aaf-4c07-81cd-171efa59f4f5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED2(0)__PA,
            oe => open,
            pad_in => LED2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_HSide1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "11fa4737-f2b4-47a0-b543-ccb1ec1ac212",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_HSide1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_HSide1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_HSide1(0)__PA,
            oe => open,
            pad_in => RTest_HSide1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_HSide2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d1e0f951-0205-42e7-a235-8db503302f96",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_HSide2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_HSide2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_HSide2(0)__PA,
            oe => open,
            pad_in => RTest_HSide2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_HSide3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9dd383a0-1683-4c16-8ed2-3f2315bb269a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_HSide3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_HSide3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_HSide3(0)__PA,
            oe => open,
            pad_in => RTest_HSide3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_HSide4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e89c1ee4-077f-4d38-9408-85f255ccb0e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_HSide4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_HSide4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_HSide4(0)__PA,
            oe => open,
            pad_in => RTest_HSide4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_HSide5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3483bd91-96dd-4188-b51e-e41a5d08539c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_HSide5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_HSide5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_HSide5(0)__PA,
            oe => open,
            pad_in => RTest_HSide5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_HSide6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d0f2808a-2de8-419a-a995-423111c0fa99",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_HSide6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_HSide6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_HSide6(0)__PA,
            oe => open,
            pad_in => RTest_HSide6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_HSide7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6bb906d4-485a-4c94-863b-96f693eb8cee",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_HSide7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_HSide7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_HSide7(0)__PA,
            oe => open,
            pad_in => RTest_HSide7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTest_HSide8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "48a1a9bc-294e-4d37-b959-56add3a914a4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTest_HSide8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTest_HSide8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTest_HSide8(0)__PA,
            oe => open,
            pad_in => RTest_HSide8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CTest_USB_5V_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1468352a-8a3b-4695-bf3e-7ce6762910d4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CTest_USB_5V_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CTest_USB_5V_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CTest_USB_5V_EN(0)__PA,
            oe => open,
            pad_in => CTest_USB_5V_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CTest_CONT_VBATT_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "28712804-db2a-4e1a-9c74-e9bab996653f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CTest_CONT_VBATT_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CTest_CONT_VBATT_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CTest_CONT_VBATT_EN(0)__PA,
            oe => open,
            pad_in => CTest_CONT_VBATT_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \UART_230400:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:counter_load_not\,
            main_0 => \UART_230400:BUART:tx_state_1\,
            main_1 => \UART_230400:BUART:tx_state_0\,
            main_2 => \UART_230400:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_230400:BUART:tx_state_2\);

    \UART_230400:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:tx_status_0\,
            main_0 => \UART_230400:BUART:tx_state_1\,
            main_1 => \UART_230400:BUART:tx_state_0\,
            main_2 => \UART_230400:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_230400:BUART:tx_fifo_empty\,
            main_4 => \UART_230400:BUART:tx_state_2\);

    \UART_230400:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:tx_status_2\,
            main_0 => \UART_230400:BUART:tx_fifo_notfull\);

    \UART_230400:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_counter_load\,
            main_0 => \UART_230400:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_230400:BUART:rx_state_0\,
            main_2 => \UART_230400:BUART:rx_state_3\,
            main_3 => \UART_230400:BUART:rx_state_2\);

    \UART_230400:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_postpoll\,
            main_0 => Net_568,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0);

    \UART_230400:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_status_4\,
            main_0 => \UART_230400:BUART:rx_load_fifo\,
            main_1 => \UART_230400:BUART:rx_fifofull\);

    \UART_230400:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_status_5\,
            main_0 => \UART_230400:BUART:rx_fifonotempty\,
            main_1 => \UART_230400:BUART:rx_state_stop1_reg\);

    Net_6001:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_6001,
            main_0 => \UART_230400:BUART:txn\,
            main_1 => Net_5977_1,
            main_2 => Net_5977_0);

    Net_6000:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_6000,
            main_0 => \UART_230400:BUART:txn\,
            main_1 => Net_5977_1,
            main_2 => Net_5977_0);

    Net_6243:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_6243,
            main_0 => \UART_115200:BUART:txn\);

    \UART_115200:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:counter_load_not\,
            main_0 => \UART_115200:BUART:tx_state_1\,
            main_1 => \UART_115200:BUART:tx_state_0\,
            main_2 => \UART_115200:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_115200:BUART:tx_state_2\);

    \UART_115200:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:tx_status_0\,
            main_0 => \UART_115200:BUART:tx_state_1\,
            main_1 => \UART_115200:BUART:tx_state_0\,
            main_2 => \UART_115200:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_115200:BUART:tx_fifo_empty\,
            main_4 => \UART_115200:BUART:tx_state_2\);

    \UART_115200:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:tx_status_2\,
            main_0 => \UART_115200:BUART:tx_fifo_notfull\);

    \UART_115200:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_counter_load\,
            main_0 => \UART_115200:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_115200:BUART:rx_state_0\,
            main_2 => \UART_115200:BUART:rx_state_3\,
            main_3 => \UART_115200:BUART:rx_state_2\);

    \UART_115200:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_postpoll\,
            main_0 => Net_822,
            main_1 => MODIN5_1,
            main_2 => MODIN5_0);

    \UART_115200:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_status_4\,
            main_0 => \UART_115200:BUART:rx_load_fifo\,
            main_1 => \UART_115200:BUART:rx_fifofull\);

    \UART_115200:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_status_5\,
            main_0 => \UART_115200:BUART:rx_fifonotempty\,
            main_1 => \UART_115200:BUART:rx_state_stop1_reg\);

    Net_568:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_1 * !main_2) + (!main_1 * main_2 * main_3) + (main_1 * !main_2 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_568,
            main_0 => Net_6121,
            main_1 => Net_5974_1,
            main_2 => Net_5974_0,
            main_3 => Net_6230_SYNCOUT,
            main_4 => Net_5985_SYNCOUT);

    Net_822:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_2 * !main_3) + (main_1 * !main_2 * !main_3) + (!main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_822,
            main_0 => Net_6016,
            main_1 => Net_5849,
            main_2 => mywire_5_1,
            main_3 => mywire_5_0,
            main_4 => Net_5846);

    \UART_460800:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:counter_load_not\,
            main_0 => \UART_460800:BUART:tx_state_1\,
            main_1 => \UART_460800:BUART:tx_state_0\,
            main_2 => \UART_460800:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_460800:BUART:tx_state_2\);

    \UART_460800:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:tx_status_0\,
            main_0 => \UART_460800:BUART:tx_state_1\,
            main_1 => \UART_460800:BUART:tx_state_0\,
            main_2 => \UART_460800:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_460800:BUART:tx_fifo_empty\,
            main_4 => \UART_460800:BUART:tx_state_2\);

    \UART_460800:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:tx_status_2\,
            main_0 => \UART_460800:BUART:tx_fifo_notfull\);

    RTest_RS485_CONT_RX(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_6230,
            out => Net_6230_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART_460800:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_counter_load\,
            main_0 => \UART_460800:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_460800:BUART:rx_state_0\,
            main_2 => \UART_460800:BUART:rx_state_3\,
            main_3 => \UART_460800:BUART:rx_state_2\);

    \UART_460800:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_postpoll\,
            main_0 => \UART_460800:BUART:pollcount_1\,
            main_1 => Net_5518,
            main_2 => \UART_460800:BUART:pollcount_0\);

    \UART_460800:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_status_4\,
            main_0 => \UART_460800:BUART:rx_load_fifo\,
            main_1 => \UART_460800:BUART:rx_fifofull\);

    \UART_460800:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_status_5\,
            main_0 => \UART_460800:BUART:rx_fifonotempty\,
            main_1 => \UART_460800:BUART:rx_state_stop1_reg\);

    Net_5518:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * !main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_8) + (!main_0 * main_1 * main_2 * main_3 * main_9) + (main_0 * !main_1 * !main_2 * !main_3 * main_10) + (main_0 * !main_1 * !main_2 * main_3 * main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_5518,
            main_0 => mywire_1_3,
            main_1 => mywire_1_2,
            main_2 => mywire_1_1,
            main_3 => mywire_1_0,
            main_4 => Net_6197,
            main_5 => Net_6198,
            main_6 => Net_6199,
            main_7 => Net_6200,
            main_8 => Net_6201,
            main_9 => Net_6202,
            main_10 => Net_6193,
            main_11 => Net_6203);

    Net_6210:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_6210,
            main_0 => \UART_460800:BUART:txn\,
            main_1 => Net_5612_1,
            main_2 => Net_5612_0);

    isr_UART_230400:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5743,
            clock => ClockBlock_BUS_CLK);

    \UART_230400:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5742,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \UART_230400:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_230400:Net_9\,
            cs_addr_2 => \UART_230400:BUART:tx_state_1\,
            cs_addr_1 => \UART_230400:BUART:tx_state_0\,
            cs_addr_0 => \UART_230400:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_230400:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_230400:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_230400:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_230400:Net_9\,
            cs_addr_0 => \UART_230400:BUART:counter_load_not\,
            ce0_reg => \UART_230400:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_230400:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_230400:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_230400:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_230400:BUART:tx_fifo_notfull\,
            status_2 => \UART_230400:BUART:tx_status_2\,
            status_1 => \UART_230400:BUART:tx_fifo_empty\,
            status_0 => \UART_230400:BUART:tx_status_0\,
            interrupt => Net_5742);

    \UART_230400:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_230400:Net_9\,
            cs_addr_2 => \UART_230400:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_230400:BUART:rx_state_0\,
            cs_addr_0 => \UART_230400:BUART:rx_bitclk_enable\,
            route_si => \UART_230400:BUART:rx_postpoll\,
            f0_load => \UART_230400:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_230400:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_230400:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_230400:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_230400:Net_9\,
            reset => open,
            load => \UART_230400:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \UART_230400:BUART:rx_count_2\,
            count_1 => \UART_230400:BUART:rx_count_1\,
            count_0 => \UART_230400:BUART:rx_count_0\,
            tc => \UART_230400:BUART:rx_count7_tc\);

    \UART_230400:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_230400:Net_9\,
            status_6 => open,
            status_5 => \UART_230400:BUART:rx_status_5\,
            status_4 => \UART_230400:BUART:rx_status_4\,
            status_3 => \UART_230400:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_5743);

    \DEMUX_CTRL_230400:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \DEMUX_CTRL_230400:control_7\,
            control_6 => \DEMUX_CTRL_230400:control_6\,
            control_5 => \DEMUX_CTRL_230400:control_5\,
            control_4 => \DEMUX_CTRL_230400:control_4\,
            control_3 => \DEMUX_CTRL_230400:control_3\,
            control_2 => \DEMUX_CTRL_230400:control_2\,
            control_1 => Net_5977_1,
            control_0 => Net_5977_0,
            busclk => ClockBlock_BUS_CLK);

    \UART_115200:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5773,
            clock => ClockBlock_BUS_CLK);

    \UART_115200:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_115200:Net_9\,
            cs_addr_2 => \UART_115200:BUART:tx_state_1\,
            cs_addr_1 => \UART_115200:BUART:tx_state_0\,
            cs_addr_0 => \UART_115200:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_115200:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_115200:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_115200:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_115200:Net_9\,
            cs_addr_0 => \UART_115200:BUART:counter_load_not\,
            ce0_reg => \UART_115200:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_115200:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_115200:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_115200:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_115200:BUART:tx_fifo_notfull\,
            status_2 => \UART_115200:BUART:tx_status_2\,
            status_1 => \UART_115200:BUART:tx_fifo_empty\,
            status_0 => \UART_115200:BUART:tx_status_0\,
            interrupt => Net_5773);

    \UART_115200:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_115200:Net_9\,
            cs_addr_2 => \UART_115200:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_115200:BUART:rx_state_0\,
            cs_addr_0 => \UART_115200:BUART:rx_bitclk_enable\,
            route_si => \UART_115200:BUART:rx_postpoll\,
            f0_load => \UART_115200:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_115200:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_115200:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_115200:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_115200:Net_9\,
            reset => open,
            load => \UART_115200:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \UART_115200:BUART:rx_count_2\,
            count_1 => \UART_115200:BUART:rx_count_1\,
            count_0 => \UART_115200:BUART:rx_count_0\,
            tc => \UART_115200:BUART:rx_count7_tc\);

    \UART_115200:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_115200:Net_9\,
            status_6 => open,
            status_5 => \UART_115200:BUART:rx_status_5\,
            status_4 => \UART_115200:BUART:rx_status_4\,
            status_3 => \UART_115200:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_5774);

    \MUX_CTRL_230400:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MUX_CTRL_230400:control_7\,
            control_6 => \MUX_CTRL_230400:control_6\,
            control_5 => \MUX_CTRL_230400:control_5\,
            control_4 => \MUX_CTRL_230400:control_4\,
            control_3 => \MUX_CTRL_230400:control_3\,
            control_2 => \MUX_CTRL_230400:control_2\,
            control_1 => Net_5974_1,
            control_0 => Net_5974_0,
            busclk => ClockBlock_BUS_CLK);

    \MUX_CTRL_115200:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MUX_CTRL_115200:control_7\,
            control_6 => \MUX_CTRL_115200:control_6\,
            control_5 => \MUX_CTRL_115200:control_5\,
            control_4 => \MUX_CTRL_115200:control_4\,
            control_3 => \MUX_CTRL_115200:control_3\,
            control_2 => \MUX_CTRL_115200:control_2\,
            control_1 => mywire_5_1,
            control_0 => mywire_5_0,
            busclk => ClockBlock_BUS_CLK);

    isr_UART_115200:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5774,
            clock => ClockBlock_BUS_CLK);

    \Timer_20ms:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_6134,
            cmp => \Timer_20ms:Net_261\,
            irq => \Timer_20ms:Net_57\);

    isr_Timer_20ms:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6134,
            clock => ClockBlock_BUS_CLK);

    \Timer_10ms:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_6155,
            cmp => \Timer_10ms:Net_261\,
            irq => \Timer_10ms:Net_57\);

    isr_Timer_10ms:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6155,
            clock => ClockBlock_BUS_CLK);

    isr_UART_460800:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5623,
            clock => ClockBlock_BUS_CLK);

    \UART_460800:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6188,
            clock => ClockBlock_BUS_CLK);

    \UART_460800:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_460800:Net_9\,
            cs_addr_2 => \UART_460800:BUART:tx_state_1\,
            cs_addr_1 => \UART_460800:BUART:tx_state_0\,
            cs_addr_0 => \UART_460800:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_460800:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_460800:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_460800:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_460800:Net_9\,
            cs_addr_0 => \UART_460800:BUART:counter_load_not\,
            ce0_reg => \UART_460800:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_460800:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_460800:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_460800:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_460800:BUART:tx_fifo_notfull\,
            status_2 => \UART_460800:BUART:tx_status_2\,
            status_1 => \UART_460800:BUART:tx_fifo_empty\,
            status_0 => \UART_460800:BUART:tx_status_0\,
            interrupt => Net_6188);

    \UART_460800:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_460800:Net_9\,
            cs_addr_2 => \UART_460800:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_460800:BUART:rx_state_0\,
            cs_addr_0 => \UART_460800:BUART:rx_bitclk_enable\,
            route_si => \UART_460800:BUART:rx_postpoll\,
            f0_load => \UART_460800:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_460800:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_460800:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_460800:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_460800:Net_9\,
            reset => open,
            load => \UART_460800:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_460800:BUART:rx_count_6\,
            count_5 => \UART_460800:BUART:rx_count_5\,
            count_4 => \UART_460800:BUART:rx_count_4\,
            count_3 => \UART_460800:BUART:rx_count_3\,
            count_2 => \UART_460800:BUART:rx_count_2\,
            count_1 => \UART_460800:BUART:rx_count_1\,
            count_0 => \UART_460800:BUART:rx_count_0\,
            tc => \UART_460800:BUART:rx_count7_tc\);

    \UART_460800:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_460800:Net_9\,
            status_6 => open,
            status_5 => \UART_460800:BUART:rx_status_5\,
            status_4 => \UART_460800:BUART:rx_status_4\,
            status_3 => \UART_460800:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_5623);

    \MUX_CTRL_460800:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MUX_CTRL_460800:control_7\,
            control_6 => \MUX_CTRL_460800:control_6\,
            control_5 => \MUX_CTRL_460800:control_5\,
            control_4 => \MUX_CTRL_460800:control_4\,
            control_3 => mywire_1_3,
            control_2 => mywire_1_2,
            control_1 => mywire_1_1,
            control_0 => mywire_1_0,
            busclk => ClockBlock_BUS_CLK);

    \DEMUX_CTRL_460800:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \DEMUX_CTRL_460800:control_7\,
            control_6 => \DEMUX_CTRL_460800:control_6\,
            control_5 => \DEMUX_CTRL_460800:control_5\,
            control_4 => \DEMUX_CTRL_460800:control_4\,
            control_3 => \DEMUX_CTRL_460800:control_3\,
            control_2 => \DEMUX_CTRL_460800:control_2\,
            control_1 => Net_5612_1,
            control_0 => Net_5612_0,
            busclk => ClockBlock_BUS_CLK);

    \Timer_50ms:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_6271,
            cmp => \Timer_50ms:Net_261\,
            irq => \Timer_50ms:Net_57\);

    isr_Timer_50ms:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6271,
            clock => ClockBlock_BUS_CLK);

    \WaveDAC:Wave1_DMA\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_6342,
            termin => '0',
            termout => Net_6343,
            clock => ClockBlock_BUS_CLK);

    \WaveDAC:Wave2_DMA\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => open,
            termin => '0',
            termout => Net_6344,
            clock => ClockBlock_BUS_CLK);

    \WaveDAC:VDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open,
            strobe_udb => Net_6342);

    \Timer_DAC:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_6342,
            cmp => \Timer_DAC:Net_261\,
            irq => \Timer_DAC:Net_57\);

    isr_ADC_AudioStream:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6400,
            clock => ClockBlock_BUS_CLK);

    \ADC_AudioStream:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6400,
            clock => ClockBlock_BUS_CLK);

    \ADC_AudioStream:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_0__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_0__sig\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_AudioStream:Net_252\,
            next => Net_6403,
            data_out_udb_11 => \ADC_AudioStream:Net_207_11\,
            data_out_udb_10 => \ADC_AudioStream:Net_207_10\,
            data_out_udb_9 => \ADC_AudioStream:Net_207_9\,
            data_out_udb_8 => \ADC_AudioStream:Net_207_8\,
            data_out_udb_7 => \ADC_AudioStream:Net_207_7\,
            data_out_udb_6 => \ADC_AudioStream:Net_207_6\,
            data_out_udb_5 => \ADC_AudioStream:Net_207_5\,
            data_out_udb_4 => \ADC_AudioStream:Net_207_4\,
            data_out_udb_3 => \ADC_AudioStream:Net_207_3\,
            data_out_udb_2 => \ADC_AudioStream:Net_207_2\,
            data_out_udb_1 => \ADC_AudioStream:Net_207_1\,
            data_out_udb_0 => \ADC_AudioStream:Net_207_0\,
            eof_udb => Net_6400);

    \UART_230400:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:txn\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:txn\,
            main_1 => \UART_230400:BUART:tx_state_1\,
            main_2 => \UART_230400:BUART:tx_state_0\,
            main_3 => \UART_230400:BUART:tx_shift_out\,
            main_4 => \UART_230400:BUART:tx_state_2\,
            main_5 => \UART_230400:BUART:tx_counter_dp\,
            main_6 => \UART_230400:BUART:tx_bitclk\);

    \UART_230400:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:tx_state_1\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_state_1\,
            main_1 => \UART_230400:BUART:tx_state_0\,
            main_2 => \UART_230400:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_230400:BUART:tx_state_2\,
            main_4 => \UART_230400:BUART:tx_counter_dp\,
            main_5 => \UART_230400:BUART:tx_bitclk\);

    \UART_230400:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:tx_state_0\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_state_1\,
            main_1 => \UART_230400:BUART:tx_state_0\,
            main_2 => \UART_230400:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_230400:BUART:tx_fifo_empty\,
            main_4 => \UART_230400:BUART:tx_state_2\,
            main_5 => \UART_230400:BUART:tx_bitclk\);

    \UART_230400:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:tx_state_2\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_state_1\,
            main_1 => \UART_230400:BUART:tx_state_0\,
            main_2 => \UART_230400:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_230400:BUART:tx_state_2\,
            main_4 => \UART_230400:BUART:tx_counter_dp\,
            main_5 => \UART_230400:BUART:tx_bitclk\);

    \UART_230400:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:tx_bitclk\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_state_1\,
            main_1 => \UART_230400:BUART:tx_state_0\,
            main_2 => \UART_230400:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_230400:BUART:tx_state_2\);

    \UART_230400:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_230400:Net_9\);

    \UART_230400:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_state_0\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_230400:BUART:rx_state_0\,
            main_2 => \UART_230400:BUART:rx_bitclk_enable\,
            main_3 => \UART_230400:BUART:rx_state_3\,
            main_4 => \UART_230400:BUART:rx_state_2\,
            main_5 => Net_568,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0,
            main_8 => MODIN4_6,
            main_9 => MODIN4_5,
            main_10 => MODIN4_4);

    \UART_230400:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_load_fifo\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_230400:BUART:rx_state_0\,
            main_2 => \UART_230400:BUART:rx_bitclk_enable\,
            main_3 => \UART_230400:BUART:rx_state_3\,
            main_4 => \UART_230400:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_230400:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_state_3\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_230400:BUART:rx_state_0\,
            main_2 => \UART_230400:BUART:rx_bitclk_enable\,
            main_3 => \UART_230400:BUART:rx_state_3\,
            main_4 => \UART_230400:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \UART_230400:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_state_2\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_230400:BUART:rx_state_0\,
            main_2 => \UART_230400:BUART:rx_bitclk_enable\,
            main_3 => \UART_230400:BUART:rx_state_3\,
            main_4 => \UART_230400:BUART:rx_state_2\,
            main_5 => Net_568,
            main_6 => \UART_230400:BUART:rx_last\,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4);

    \UART_230400:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_bitclk_enable\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:rx_count_2\,
            main_1 => \UART_230400:BUART:rx_count_1\,
            main_2 => \UART_230400:BUART:rx_count_0\);

    \UART_230400:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_230400:BUART:rx_state_0\,
            main_2 => \UART_230400:BUART:rx_state_3\,
            main_3 => \UART_230400:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:rx_count_2\,
            main_1 => \UART_230400:BUART:rx_count_1\,
            main_2 => Net_568,
            main_3 => MODIN1_1,
            main_4 => MODIN1_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:rx_count_2\,
            main_1 => \UART_230400:BUART:rx_count_1\,
            main_2 => Net_568,
            main_3 => MODIN1_0);

    \UART_230400:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_status_3\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => \UART_230400:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_230400:BUART:rx_state_0\,
            main_2 => \UART_230400:BUART:rx_bitclk_enable\,
            main_3 => \UART_230400:BUART:rx_state_3\,
            main_4 => \UART_230400:BUART:rx_state_2\,
            main_5 => Net_568,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0);

    \UART_230400:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2) + (!main_1 * main_2 * main_3) + (main_1 * !main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_230400:BUART:rx_last\,
            clock_0 => \UART_230400:Net_9\,
            main_0 => Net_6121,
            main_1 => Net_5974_1,
            main_2 => Net_5974_0,
            main_3 => Net_6230_SYNCOUT,
            main_4 => Net_5985_SYNCOUT);

    \UART_115200:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:txn\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:txn\,
            main_1 => \UART_115200:BUART:tx_state_1\,
            main_2 => \UART_115200:BUART:tx_state_0\,
            main_3 => \UART_115200:BUART:tx_shift_out\,
            main_4 => \UART_115200:BUART:tx_state_2\,
            main_5 => \UART_115200:BUART:tx_counter_dp\,
            main_6 => \UART_115200:BUART:tx_bitclk\);

    \UART_115200:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:tx_state_1\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_state_1\,
            main_1 => \UART_115200:BUART:tx_state_0\,
            main_2 => \UART_115200:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_115200:BUART:tx_state_2\,
            main_4 => \UART_115200:BUART:tx_counter_dp\,
            main_5 => \UART_115200:BUART:tx_bitclk\);

    \UART_115200:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:tx_state_0\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_state_1\,
            main_1 => \UART_115200:BUART:tx_state_0\,
            main_2 => \UART_115200:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_115200:BUART:tx_fifo_empty\,
            main_4 => \UART_115200:BUART:tx_state_2\,
            main_5 => \UART_115200:BUART:tx_bitclk\);

    \UART_115200:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:tx_state_2\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_state_1\,
            main_1 => \UART_115200:BUART:tx_state_0\,
            main_2 => \UART_115200:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_115200:BUART:tx_state_2\,
            main_4 => \UART_115200:BUART:tx_counter_dp\,
            main_5 => \UART_115200:BUART:tx_bitclk\);

    \UART_115200:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:tx_bitclk\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_state_1\,
            main_1 => \UART_115200:BUART:tx_state_0\,
            main_2 => \UART_115200:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_115200:BUART:tx_state_2\);

    \UART_115200:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_115200:Net_9\);

    \UART_115200:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_state_0\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_115200:BUART:rx_state_0\,
            main_2 => \UART_115200:BUART:rx_bitclk_enable\,
            main_3 => \UART_115200:BUART:rx_state_3\,
            main_4 => \UART_115200:BUART:rx_state_2\,
            main_5 => Net_822,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0,
            main_8 => MODIN8_6,
            main_9 => MODIN8_5,
            main_10 => MODIN8_4);

    \UART_115200:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_load_fifo\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_115200:BUART:rx_state_0\,
            main_2 => \UART_115200:BUART:rx_bitclk_enable\,
            main_3 => \UART_115200:BUART:rx_state_3\,
            main_4 => \UART_115200:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \UART_115200:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_state_3\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_115200:BUART:rx_state_0\,
            main_2 => \UART_115200:BUART:rx_bitclk_enable\,
            main_3 => \UART_115200:BUART:rx_state_3\,
            main_4 => \UART_115200:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \UART_115200:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_state_2\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_115200:BUART:rx_state_0\,
            main_2 => \UART_115200:BUART:rx_bitclk_enable\,
            main_3 => \UART_115200:BUART:rx_state_3\,
            main_4 => \UART_115200:BUART:rx_state_2\,
            main_5 => Net_822,
            main_6 => \UART_115200:BUART:rx_last\,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4);

    \UART_115200:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_bitclk_enable\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:rx_count_2\,
            main_1 => \UART_115200:BUART:rx_count_1\,
            main_2 => \UART_115200:BUART:rx_count_0\);

    \UART_115200:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_115200:BUART:rx_state_0\,
            main_2 => \UART_115200:BUART:rx_state_3\,
            main_3 => \UART_115200:BUART:rx_state_2\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_1,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:rx_count_2\,
            main_1 => \UART_115200:BUART:rx_count_1\,
            main_2 => Net_822,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:rx_count_2\,
            main_1 => \UART_115200:BUART:rx_count_1\,
            main_2 => Net_822,
            main_3 => MODIN5_0);

    \UART_115200:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_status_3\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => \UART_115200:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_115200:BUART:rx_state_0\,
            main_2 => \UART_115200:BUART:rx_bitclk_enable\,
            main_3 => \UART_115200:BUART:rx_state_3\,
            main_4 => \UART_115200:BUART:rx_state_2\,
            main_5 => Net_822,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0);

    \UART_115200:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * !main_3) + (main_1 * !main_2 * !main_3) + (!main_2 * main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_115200:BUART:rx_last\,
            clock_0 => \UART_115200:Net_9\,
            main_0 => Net_6016,
            main_1 => Net_5849,
            main_2 => mywire_5_1,
            main_3 => mywire_5_0,
            main_4 => Net_5846);

    \UART_460800:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:txn\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:txn\,
            main_1 => \UART_460800:BUART:tx_state_1\,
            main_2 => \UART_460800:BUART:tx_state_0\,
            main_3 => \UART_460800:BUART:tx_shift_out\,
            main_4 => \UART_460800:BUART:tx_state_2\,
            main_5 => \UART_460800:BUART:tx_counter_dp\,
            main_6 => \UART_460800:BUART:tx_bitclk\);

    \UART_460800:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:tx_state_1\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_state_1\,
            main_1 => \UART_460800:BUART:tx_state_0\,
            main_2 => \UART_460800:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_460800:BUART:tx_state_2\,
            main_4 => \UART_460800:BUART:tx_counter_dp\,
            main_5 => \UART_460800:BUART:tx_bitclk\);

    \UART_460800:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:tx_state_0\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_state_1\,
            main_1 => \UART_460800:BUART:tx_state_0\,
            main_2 => \UART_460800:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_460800:BUART:tx_fifo_empty\,
            main_4 => \UART_460800:BUART:tx_state_2\,
            main_5 => \UART_460800:BUART:tx_bitclk\);

    \UART_460800:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:tx_state_2\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_state_1\,
            main_1 => \UART_460800:BUART:tx_state_0\,
            main_2 => \UART_460800:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_460800:BUART:tx_state_2\,
            main_4 => \UART_460800:BUART:tx_counter_dp\,
            main_5 => \UART_460800:BUART:tx_bitclk\);

    \UART_460800:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:tx_bitclk\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_state_1\,
            main_1 => \UART_460800:BUART:tx_state_0\,
            main_2 => \UART_460800:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_460800:BUART:tx_state_2\);

    \UART_460800:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_460800:Net_9\);

    \UART_460800:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_state_0\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_460800:BUART:rx_state_0\,
            main_2 => \UART_460800:BUART:rx_bitclk_enable\,
            main_3 => \UART_460800:BUART:rx_state_3\,
            main_4 => \UART_460800:BUART:rx_state_2\,
            main_5 => \UART_460800:BUART:rx_count_6\,
            main_6 => \UART_460800:BUART:rx_count_5\,
            main_7 => \UART_460800:BUART:rx_count_4\,
            main_8 => \UART_460800:BUART:pollcount_1\,
            main_9 => Net_5518,
            main_10 => \UART_460800:BUART:pollcount_0\);

    \UART_460800:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_load_fifo\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_460800:BUART:rx_state_0\,
            main_2 => \UART_460800:BUART:rx_bitclk_enable\,
            main_3 => \UART_460800:BUART:rx_state_3\,
            main_4 => \UART_460800:BUART:rx_state_2\,
            main_5 => \UART_460800:BUART:rx_count_6\,
            main_6 => \UART_460800:BUART:rx_count_5\,
            main_7 => \UART_460800:BUART:rx_count_4\);

    \UART_460800:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_state_3\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_460800:BUART:rx_state_0\,
            main_2 => \UART_460800:BUART:rx_bitclk_enable\,
            main_3 => \UART_460800:BUART:rx_state_3\,
            main_4 => \UART_460800:BUART:rx_state_2\,
            main_5 => \UART_460800:BUART:rx_count_6\,
            main_6 => \UART_460800:BUART:rx_count_5\,
            main_7 => \UART_460800:BUART:rx_count_4\);

    \UART_460800:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_state_2\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_460800:BUART:rx_state_0\,
            main_2 => \UART_460800:BUART:rx_bitclk_enable\,
            main_3 => \UART_460800:BUART:rx_state_3\,
            main_4 => \UART_460800:BUART:rx_state_2\,
            main_5 => \UART_460800:BUART:rx_count_6\,
            main_6 => \UART_460800:BUART:rx_count_5\,
            main_7 => \UART_460800:BUART:rx_count_4\,
            main_8 => Net_5518,
            main_9 => \UART_460800:BUART:rx_last\);

    \UART_460800:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_bitclk_enable\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:rx_count_2\,
            main_1 => \UART_460800:BUART:rx_count_1\,
            main_2 => \UART_460800:BUART:rx_count_0\);

    \UART_460800:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_460800:BUART:rx_state_0\,
            main_2 => \UART_460800:BUART:rx_state_3\,
            main_3 => \UART_460800:BUART:rx_state_2\);

    \UART_460800:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:pollcount_1\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:rx_count_2\,
            main_1 => \UART_460800:BUART:rx_count_1\,
            main_2 => \UART_460800:BUART:pollcount_1\,
            main_3 => Net_5518,
            main_4 => \UART_460800:BUART:pollcount_0\);

    \UART_460800:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:pollcount_0\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:rx_count_2\,
            main_1 => \UART_460800:BUART:rx_count_1\,
            main_2 => Net_5518,
            main_3 => \UART_460800:BUART:pollcount_0\);

    \UART_460800:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_status_3\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => \UART_460800:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_460800:BUART:rx_state_0\,
            main_2 => \UART_460800:BUART:rx_bitclk_enable\,
            main_3 => \UART_460800:BUART:rx_state_3\,
            main_4 => \UART_460800:BUART:rx_state_2\,
            main_5 => \UART_460800:BUART:pollcount_1\,
            main_6 => Net_5518,
            main_7 => \UART_460800:BUART:pollcount_0\);

    RTest_UART_SIREN_RX(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_5985,
            out => Net_5985_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART_460800:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * !main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_8) + (!main_0 * main_1 * main_2 * main_3 * main_9) + (main_0 * !main_1 * !main_2 * !main_3 * main_10) + (main_0 * !main_1 * !main_2 * main_3 * main_11)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_460800:BUART:rx_last\,
            clock_0 => \UART_460800:Net_9\,
            main_0 => mywire_1_3,
            main_1 => mywire_1_2,
            main_2 => mywire_1_1,
            main_3 => mywire_1_0,
            main_4 => Net_6197,
            main_5 => Net_6198,
            main_6 => Net_6199,
            main_7 => Net_6200,
            main_8 => Net_6201,
            main_9 => Net_6202,
            main_10 => Net_6193,
            main_11 => Net_6203);

END __DEFAULT__;
