#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Apr 09 11:41:07 2019
# Process ID: 12900
# Current directory: C:/FPGA_Dev/Stopwatch/ethernet.runs/design_1_Master_controller_0_0_synth_1
# Command line: vivado.exe -log design_1_Master_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Master_controller_0_0.tcl
# Log file: C:/FPGA_Dev/Stopwatch/ethernet.runs/design_1_Master_controller_0_0_synth_1/design_1_Master_controller_0_0.vds
# Journal file: C:/FPGA_Dev/Stopwatch/ethernet.runs/design_1_Master_controller_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Master_controller_0_0.tcl -notrace
