INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/AND/AND.srcs/sources_1/new/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/AND/AND.srcs/sim_1/new/tb_and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/AND/AND.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
