Fitter report for dds_and_nios_lab
Tue Jun 20 09:18:27 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Jun 20 09:18:27 2023       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; dds_and_nios_lab                            ;
; Top-level Entity Name           ; dds_and_nios_lab                            ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 5,047 / 32,070 ( 16 % )                     ;
; Total registers                 ; 7837                                        ;
; Total pins                      ; 241 / 457 ( 53 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 101,784 / 4,065,280 ( 3 % )                 ;
; Total RAM Blocks                ; 24 / 397 ( 6 % )                            ;
; Total DSP Blocks                ; 2 / 87 ( 2 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Equivalent RAM and MLAB Power Up                                           ; Care                                  ; Auto                                  ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Fast                                  ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.0%      ;
;     Processor 3            ;   5.8%      ;
;     Processor 4            ;   5.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                        ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                        ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Cursor:Cursor_inst|Add3~10                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Cursor:Cursor_inst|LessThan3~3                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|Add3~13                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_ctrl_late_result~1                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_ctrl_shift_rot~1                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_ic_data_rd_addr_nxt[0]~0                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|Add0~22                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM696                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM694                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[2]_OTERM698                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]_OTERM249                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]_OTERM251                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]_OTERM253                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]_OTERM263                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]_OTERM261                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]_OTERM259                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]_OTERM257                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]_OTERM255                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][99]_OTERM247                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~102                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add4~29                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1~0                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~49                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]_OTERM231                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy_OTERM243                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~0                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]_OTERM245                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]_OTERM233                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]_OTERM235                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]_OTERM237                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]_OTERM239                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]_OTERM241                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~0                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~1                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~3                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~4                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~5                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~6                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~8                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0_OTERM287                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1_OTERM289                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1_RTM0291                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1_RTM0291                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2_OTERM281                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2_RTM0283                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2_RTM0283                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3_OTERM279                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4_RTM0282                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4_RTM0290                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[1]                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0_OTERM285                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0_OTERM277                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|Add0~14                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter~2                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|Add0~118                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter~8                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|Selector0~1                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|WideOr0~0                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[14]                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[14]_NEW724_RTM0726                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[14]_OTERM725                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[15]                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[15]_NEW721_RTM0723                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[15]_OTERM722                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[16]                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[16]_OTERM628                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[17]                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[17]_OTERM626                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[19]                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[19]_OTERM630                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20]                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20]_NEW736_RTM0738                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[20]_OTERM737                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[21]                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[21]_NEW733_RTM0735                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[21]_OTERM734                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[22]                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[22]_NEW730_RTM0732                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[22]_OTERM731                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23]                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23]_NEW727_RTM0729                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23]_OTERM728                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop_OTERM227                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop_OTERM229                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~2                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~2_OTERM740                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~2_RTM0742                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~2_RTM0742                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~3                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~3_OTERM744                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~3_RTM0746                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~3_RTM0746                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~4                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~4_RTM0741                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet_nxt~4_RTM0745                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready_reg~0                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|synced_int                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|synced_int_nxt~0                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|synced_int_nxt~0_OTERM265                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~1                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~1_OTERM81                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~1_RTM083                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~1_RTM083                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~5_OTERM77                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~5_RTM079                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~5_RTM079                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~9                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~9_OTERM73                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~9_RTM075                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~9_RTM075                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~13                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~13_OTERM69                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~13_RTM071                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~13_RTM071                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~17                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~17_OTERM65                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~17_RTM067                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~17_RTM067                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~21                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~21_OTERM61                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~21_RTM063                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~21_RTM063                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~25                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~25_OTERM57                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~25_RTM059                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~25_RTM059                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~29                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~29_OTERM53                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~29_RTM055                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~29_RTM055                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~33                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~33_OTERM49                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~33_RTM051                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~33_RTM051                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~37                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~37_OTERM45                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~37_RTM047                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~37_RTM047                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~38                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~41                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~41_OTERM41                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~41_RTM043                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~41_RTM043                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~45                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~45_OTERM37                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~45_RTM039                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~45_RTM039                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~49                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~49_OTERM33                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~49_RTM035                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~49_RTM035                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~53                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~53_OTERM29                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~53_RTM031                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~53_RTM031                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~57                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~57_OTERM25                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~57_RTM027                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~57_RTM027                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~61                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~61_OTERM21                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~61_RTM023                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~61_RTM023                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~65                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~65_OTERM17                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~65_RTM019                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~65_RTM019                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~69                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~69_OTERM13                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~69_RTM015                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~69_RTM015                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~73                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~73_OTERM9                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~73_RTM011                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~73_RTM011                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~77                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~77_OTERM5                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~77_RTM07                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~77_RTM07                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add1~34                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~0                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~0_RTM066                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~0_RTM070                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~0_RTM074                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~1                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~1_RTM078                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~1_RTM082                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~2                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~2_RTM042                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~2_RTM046                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~3                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~3_RTM050                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~3_RTM054                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~4                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~4_RTM034                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~4_RTM038                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~5                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~5_RTM058                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~5_RTM062                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~6                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~6_RTM014                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~6_RTM018                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~6_RTM022                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~7                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~7_RTM026                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~7_RTM030                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~8                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~8_RTM06                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~8_RTM010                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~9                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~10                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~11                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Equal0~12                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|always0~2                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[0]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[1]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[2]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[3]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[4]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[5]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[6]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[7]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[8]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[9]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[10]                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[11]                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[12]                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[13]                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[14]                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[15]                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[16]                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[17]                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[18]                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[23]~1                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[0]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[0]_OTERM145                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[1]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[1]_OTERM143                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[2]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[2]_OTERM141                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[3]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[3]_OTERM139                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[4]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[4]_OTERM137                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[5]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[5]_OTERM135                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[6]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[6]_OTERM147                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[7]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[7]_OTERM133                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[8]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[8]_OTERM131                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[9]                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[9]_OTERM129                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[10]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[10]_OTERM127                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[11]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[11]_OTERM125                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]_OTERM123                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[13]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[13]_OTERM121                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[14]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[14]_OTERM119                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[15]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[15]_OTERM117                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[16]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[16]_OTERM115                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[17]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[17]_OTERM113                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[18]                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[18]_OTERM149                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add0~14                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add1~14                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~9                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~10                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add5~62                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|LessThan0~1                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|LessThan0~1_OTERM491                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|LessThan0~2                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|LessThan0~2_OTERM487                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|LessThan2~0                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|LessThan2~5                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[2]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[2]_OTERM151                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[2]_OTERM381                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[2]_OTERM383                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[3]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[3]_OTERM153                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[3]_OTERM377                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[3]_OTERM379                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[4]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[4]_OTERM155                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[4]_OTERM373                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[4]_OTERM375                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[5]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[5]_OTERM157                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[5]_OTERM369                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[5]_OTERM371                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[6]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[6]_OTERM159                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[6]_OTERM365                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[6]_OTERM367                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[7]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[7]_OTERM161                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[7]_OTERM361                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[7]_OTERM363                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[8]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[8]_OTERM163                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[8]_OTERM357                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[8]_OTERM359                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[9]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[9]_OTERM165                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[9]_OTERM353                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[9]_OTERM355                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[10]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[10]_OTERM167                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[10]_OTERM349                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[10]_OTERM351                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[11]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[11]_OTERM169                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[11]_OTERM409                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[11]_OTERM411                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[12]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[12]_OTERM171                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[12]_OTERM417                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[12]_OTERM419                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[13]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[13]_OTERM173                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[13]_OTERM421                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[13]_OTERM423                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[14]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[14]_OTERM175                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[14]_OTERM425                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[14]_OTERM427                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[15]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[15]_OTERM177                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[15]_OTERM389                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[15]_OTERM391                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[16]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[16]_OTERM179                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[16]_OTERM385                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[16]_OTERM387                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[17]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[17]_OTERM181                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[17]_OTERM393                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[17]_OTERM395                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[18]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[18]_OTERM183                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[18]_OTERM397                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[18]_OTERM399                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[19]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[19]_OTERM185                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[19]_OTERM401                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[19]_OTERM403                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[20]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[20]_OTERM187                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[20]_OTERM405                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[20]_OTERM407                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[21]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[21]_OTERM189                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[21]_OTERM433                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[21]_OTERM435                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[22]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[22]_OTERM191                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[22]_OTERM429                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[22]_OTERM431                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[23]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[23]_OTERM193                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[23]_OTERM437                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[23]_OTERM439                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[24]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[24]_OTERM195                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[24]_OTERM441                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[24]_OTERM443                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[25]                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[25]_OTERM197                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[25]_OTERM413                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[25]_OTERM415                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[0]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[0]_OTERM199                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[0]_OTERM325                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[0]_OTERM327                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[0]_OTERM329                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[0]_OTERM331                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[1]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[1]_OTERM201                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[1]_OTERM337                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[1]_OTERM339                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[2]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[2]_OTERM203                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[2]_OTERM341                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[2]_OTERM343                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[3]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[3]_OTERM205                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[3]_OTERM333                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[3]_OTERM335                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[4]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[4]_OTERM207                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[4]_OTERM345                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[4]_OTERM347                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[5]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[5]_OTERM211                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[5]_OTERM445                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[5]_OTERM447                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[0]                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[0]_OTERM209                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[0]_OTERM449                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[0]_OTERM451                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd_next.len_be[0]~5                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd_next.len_be[1]~2                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd_next.len_be[2]~1                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd_next.len_be[3]~4                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd_next.len_be[4]~3                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd_next.len_be[5]~0                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~1                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~1_OTERM479                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~1_RTM0322                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~5                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~5_OTERM477                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~10                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~10_RTM0323                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~13                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~13_OTERM475                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~17                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~17_OTERM473                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~21                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~21_OTERM471                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~25                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~25_OTERM469                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~29                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~29_OTERM467                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~1                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~1_RTM0111                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~5                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~5_RTM0107                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~9                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~9_RTM0103                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~13                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~13_RTM099                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~17                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~17_RTM095                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~21                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~21_RTM091                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~22                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~25                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add6~25_RTM087                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6]~0                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6]~0_Duplicate_2                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6]~0_OTERM267                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|empty_reg                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~0                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~0_OTERM273                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~0_RTM0110                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~1                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~1_OTERM275                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~1_RTM0106                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~2                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~2_OTERM465                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~2_RTM0102                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~3                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~3_OTERM481                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~3_RTM098                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~4                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~4_OTERM509                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~4_RTM094                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~5                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~5_OTERM269                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~5_RTM090                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~6                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~6_OTERM271                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|new_rdusedw~6_RTM086                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[1]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[2]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[3]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[4]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[5]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[6]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[2]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[3]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[4]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[5]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[6]                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[2]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[2]_OTERM692                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[3]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[3]_OTERM690                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4]_OTERM688                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[5]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[5]_OTERM686                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[6]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[6]_OTERM684                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[7]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[7]_OTERM682                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[8]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[8]_OTERM680                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[9]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[9]_OTERM678                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[10]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[10]_OTERM676                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[11]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[11]_OTERM674                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[12]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[12]_OTERM672                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[13]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[13]_OTERM670                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[14]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[14]_OTERM668                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[15]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[15]_OTERM666                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[16]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[16]_OTERM664                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[17]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[17]_OTERM662                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18]_OTERM660                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[19]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[19]_OTERM658                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[20]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[20]_OTERM656                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[21]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[21]_OTERM654                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[22]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[22]_OTERM652                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[23]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[23]_OTERM650                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[24]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[24]_OTERM648                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[25]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[25]_OTERM646                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0]_OTERM215                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0]_OTERM483                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0]_OTERM485                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]_OTERM217                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]_OTERM489                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]_OTERM219                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]_OTERM495                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]_OTERM221                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]_OTERM493                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]_OTERM223                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]_OTERM505                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]_OTERM225                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]_OTERM507                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int_next~0                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int_next~1                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int_next~2                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int_next~3                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int_next~4                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int_next~5                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|have_active_cmd                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|have_active_cmd_OTERM213                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|have_active_cmd_OTERM453                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|have_active_cmd_OTERM455                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[8]~17                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[9]~18                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[10]~15                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[11]~16                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[12]~13                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[13]~14                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[14]~11                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[15]~12                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[16]~9                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[17]~10                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]_OTERM618                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]_OTERM620                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2]_OTERM622                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]_OTERM624                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]_OTERM612                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]_OTERM614                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]_OTERM642                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]_OTERM644                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_OTERM616                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_OTERM636                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_OTERM638                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_OTERM640                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads_valid_next[0]~3                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[2]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[2]_OTERM720                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[3]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[3]_OTERM718                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[4]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[4]_OTERM716                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[5]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[5]_OTERM714                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[6]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[6]_OTERM712                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[7]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[7]_NEW521_RTM0523                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[7]_OTERM522                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[8]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[8]_NEW518_RTM0520                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[8]_OTERM519                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[9]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[9]_NEW515_RTM0517                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[9]_OTERM516                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]_NEW512_RTM0514                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]_OTERM513                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[11]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[11]_NEW542_RTM0544                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[11]_OTERM543                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[12]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[12]_NEW548_RTM0550                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[12]_OTERM549                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[13]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[13]_NEW551_RTM0553                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[13]_OTERM552                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[14]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[14]_NEW554_RTM0556                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[14]_OTERM555                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[15]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[15]_NEW527_RTM0529                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[15]_OTERM528                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[16]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[16]_NEW524_RTM0526                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[16]_OTERM525                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]_NEW530_RTM0532                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]_OTERM531                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[18]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[18]_NEW533_RTM0535                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[18]_OTERM534                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[19]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[19]_NEW536_RTM0538                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[19]_OTERM537                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[20]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[20]_NEW539_RTM0541                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[20]_OTERM540                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[21]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[21]_NEW560_RTM0562                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[21]_OTERM561                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]_NEW557_RTM0559                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]_OTERM558                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]_NEW563_RTM0565                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]_OTERM564                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[24]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[24]_NEW566_RTM0568                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[24]_OTERM567                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[25]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[25]_NEW545_RTM0547                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[25]_OTERM546                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[0]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[0]_OTERM704                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[1]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[1]_OTERM702                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[2]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[2]_OTERM706                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[3]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[3]_OTERM708                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[4]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[4]_OTERM710                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[5]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[5]_NEW608_RTM0610                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[5]_OTERM609                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]_NEW596_RTM0598                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]_OTERM597                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[7]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[7]_NEW593_RTM0595                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[7]_OTERM594                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]_NEW572_RTM0574                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]_OTERM573                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]_NEW569_RTM0571                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]_OTERM570                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]_NEW578_RTM0580                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]_OTERM579                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]_NEW575_RTM0577                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]_OTERM576                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[12]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[12]_NEW584_RTM0586                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[12]_OTERM585                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[13]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[13]_NEW581_RTM0583                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[13]_OTERM582                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]_NEW590_RTM0592                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]_OTERM591                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]_NEW587_RTM0589                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]_OTERM588                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]_NEW602_RTM0604                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]_OTERM603                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]_NEW599_RTM0601                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]_OTERM600                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]_NEW605_RTM0607                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]_OTERM606                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.mode[0]                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.mode[0]_OTERM700                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid~0                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid~0_OTERM632                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read~0                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read~0_OTERM634                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~0                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~0_OTERM1                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~0_RTM03                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~0_RTM03                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~1                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~1_OTERM457                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~1_RTM02                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|Equal5~0                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|Equal5~0_OTERM459                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|Equal5~0_RTM0461                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|Equal5~0_RTM0461                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_valid~0                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_valid~0_OTERM463                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_valid~1                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|control_valid~1_RTM0460                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~0                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~1                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~2                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~3                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~4                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~5                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~6                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg~0                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph1|Add1~21                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph1|Add1~22                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph1|Add2~29                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph1|Add2~30                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph1|LessThan1~1                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph1|PendienteFX~2                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph1|PendienteFX~9                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph1|PendienteFX~13                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph2|Add1~25                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph2|Add1~26                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph2|Add2~33                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph2|Add2~34                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph2|LessThan1~2                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph2|PendienteFX~1                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph2|PendienteFX~9                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; plot_graph:plot_graph2|PendienteFX~13                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; AY               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                        ; RESULTA          ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht|altsyncram:the_altsyncram|altsyncram_09t1:auto_generated|q_b[0]                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht|altsyncram:the_altsyncram|altsyncram_09t1:auto_generated|q_b[1]                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|q_b[0]                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|q_b[1]                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|q_b[2]                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|q_b[3]                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|q_b[4]                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|q_b[5]                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|q_b[6]                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|q_b[7]                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; Cursor:Cursor_inst|cur_X[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|cur_X[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Cursor:Cursor_inst|cur_X[4]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|cur_X[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Cursor:Cursor_inst|cur_Y[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|cur_Y[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Cursor:Cursor_inst|cur_Y[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|cur_Y[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Cursor:Cursor_inst|cur_Y[5]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|cur_Y[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Cursor:Cursor_inst|cur_Y[6]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|cur_Y[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Cursor:Cursor_inst|cur_Y[7]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|cur_Y[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Cursor:Cursor_inst|cur_Y[9]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|cur_Y[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Cursor:Cursor_inst|debounce[13]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|debounce[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Cursor:Cursor_inst|debounce[19]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|debounce[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Cursor:Cursor_inst|oRGB[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|oRGB[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Cursor:Cursor_inst|pos_of_cursor[3]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Cursor:Cursor_inst|pos_of_cursor[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_want_fill                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_want_fill~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wb_rd_data_first~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_rd_addr_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dst_regnum_from_M[2]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dst_regnum_from_M[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_estatus_reg_pie                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_estatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_ienable_reg_irq3                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_ienable_reg_irq3~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_inst_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_inst_result[19]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_inst_result[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_inst_result[22]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_inst_result[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_ld_align_byte1_fill~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mem_baddr[5]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mem_baddr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mem_baddr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[0]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[3]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[4]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[7]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[11]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[12]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[16]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[18]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[21]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[23]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[24]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[29]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|address[1]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|address[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|address[4]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|address[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|address[6]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|address[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|read                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|read~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_br_taken_waddr_partial[7]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_br_taken_waddr_partial[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_ic_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[18]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_bht_data[1]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_bht_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_ctrl_alu_subtract~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_pcb[4]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_pcb[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_pcb[22]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_pcb[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_pcb[27]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_pcb[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2_reg[14]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[16]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[17]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_br_cond_taken_history[3]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_br_cond_taken_history[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_ctrl_st                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_ctrl_st~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_iw[8]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_rot_pass0                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_rot_pass0~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_rot_sel_fill0                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_rot_sel_fill0~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_sel_data_master                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_sel_data_master~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[6]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[17]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[18]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_valid_from_E                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_valid_from_E~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|W_wr_data[10]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|W_wr_data[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|W_wr_data[12]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|W_wr_data[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_address_offset_field[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_address_offset_field[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_address_tag_field[11]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_address_tag_field[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_address_tag_field[13]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_address_tag_field[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_readdata_d1[31]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_readdata_d1[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_readdatavalid_d1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_write~reg0                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_write~reg0DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_tag[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|ien_AF~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|saved_grant[2]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|saved_grant[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_empty_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_empty_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_full_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_full_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_used_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_used_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_data_audio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_data_audio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_pause_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_pause_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_pause_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_pause_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_stop_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_stop_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_stop_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_stop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_wrclk_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_wrclk_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:signal_selector_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:signal_selector_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[125]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[125]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[138]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[138]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state[1]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state[1]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state[2]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state[2]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[4]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[5]                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[21]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[21]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[23]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[23]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register_lint[2]                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register_lint[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register_lint[6]                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|end_begintransfer                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0_OTERM287                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~0_OTERM287DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1_OTERM289                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1_OTERM289DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0_OTERM277                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0_OTERM277DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|av_readdata_pre[28]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_data_audio_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_data_audio_s1_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_data_audio_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_data_audio_s1_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_data_audio_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_data_audio_s1_translator|av_readdata_pre[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_pause_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_pause_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_stop_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_stop_s1_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_stop_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_stop_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_stop_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_stop_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_sel_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_sel_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_sel_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_sel_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_wrclk_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_wrclk_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_pos_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_pos_s1_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_pos_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_pos_s1_translator|av_readdata_pre[12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_pos_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_pos_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:signal_selector_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:signal_selector_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[31]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[31]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[33]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[33]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[34]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[34]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[35]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[35]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[40]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[40]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[41]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[41]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[42]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[42]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[37]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[37]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|active_addr[11]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|active_addr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|active_addr[12]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|active_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|active_addr[23]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|active_addr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state[0]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state[2]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next[7]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[1]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[2]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[4]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[5]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[8]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[2]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[11]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|refresh_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|counter_is_running                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|counter_is_running~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[10]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[11]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[12]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[13]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[16]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[21]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[25]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[29]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_h_register[7]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_h_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_h_register[8]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_h_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_h_register[14]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_h_register[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[13]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_register[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int[1]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int[2]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a2                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a3                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a4                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a5                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a1                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a2                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a3                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a4                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a5                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a6                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a7                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a10                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|rdptr_g[6]                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|rdptr_g[6]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|rdptr_g[9]                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|rdptr_g[9]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_reg                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][14]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][5]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][2]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][1]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][2]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][4]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][5]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][6]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][9]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][10]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][14]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][15]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][16]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][19]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][23]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][24]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][1]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][3]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][5]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][12]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][1]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|interrupt_register[1]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|interrupt_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready_reg                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready_reg~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][0]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~1_OTERM81                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|Add0~1_OTERM81DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[4]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[4]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[6]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[6]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[7]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[7]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[6]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[7]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[8]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[8]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[9]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[9]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[10]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~1_OTERM479                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~1_OTERM479DUPLICATE                                                                             ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~17_OTERM473                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|Add5~17_OTERM473DUPLICATE                                                                            ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[5]                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[5]~DUPLICATE                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[3]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[3]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]~DUPLICATE                                                                           ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]~DUPLICATE ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[0]                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[0]~DUPLICATE                                  ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[24]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[24]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0]_OTERM485                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0]_OTERM485~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[9]                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[9]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[16]                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[16]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[18]                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[18]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[23]                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[23]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[18]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[18]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[7]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[7]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[13]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[13]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[14]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[14]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[16]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[16]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[19]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[19]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[2]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[2]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[3]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[3]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read~0_OTERM634                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read~0_OTERM634DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[0]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[2]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[3]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[3]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[1]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state[0]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[3]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[6]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[11]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[12]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[16]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[22]                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; HOLDING_LEFT_ARROW                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HOLDING_LEFT_ARROW~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; HOLDING_SPACE                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; HOLDING_SPACE~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[1]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[3]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Keyboard_Controller:kc0|ScanByteCntr[0]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Keyboard_Controller:kc0|ScanByteCntr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Keyboard_Controller:kc0|ScanBytes[0][4]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Keyboard_Controller:kc0|ScanBytes[0][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; doublesync_no_reset:sync_HOLDING_M|sync_srl16_inferred[1]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; doublesync_no_reset:sync_HOLDING_M|sync_srl16_inferred[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[1]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[2]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[5]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[6]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[8]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[10]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[1]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; plot_graph:plot_graph1|SDRAM_OUT_ANT[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[3]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; plot_graph:plot_graph1|SDRAM_OUT_ANT[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[6]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; plot_graph:plot_graph1|SDRAM_OUT_ANT[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[8]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[17]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[17]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE                                                                                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                                                                                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                                                                                                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                                                                                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                                                                                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                                                                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                                                                    ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                         ;
+-----------------------------+---------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Name                        ; Ignored Entity            ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source             ;
+-----------------------------+---------------------------+--------------+---------------------+---------------------------------+----------------------------+
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[0]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[10]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[11]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[12]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[13]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[14]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[15]~reg0    ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[1]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[2]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[3]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[4]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[5]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[6]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[7]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[8]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE1_SoC_QSYS_sdram        ;              ; za_data[9]~reg0     ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[0]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[10]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[11]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[12]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[13]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[14]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[15]          ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[1]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[2]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[3]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[4]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[5]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[6]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[7]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[8]           ; ON                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE1_SoC_QSYS_sdram        ;              ; m_data[9]           ; ON                              ; Compiler or HDL Assignment ;
; Synchronizer Identification ; alt_vipitc131_common_sync ;              ; data_out_sync0[1]   ; FORCED_IF_ASYNCHRONOUS          ; Compiler or HDL Assignment ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_KEY             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; dds_and_nios_lab          ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment             ;
+-----------------------------+---------------------------+--------------+---------------------+---------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 15941 ) ; 0.00 % ( 0 / 15941 )       ; 0.00 % ( 0 / 15941 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 15941 ) ; 0.00 % ( 0 / 15941 )       ; 0.00 % ( 0 / 15941 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                            ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                      ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                               ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                 ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                              ;
; var_clk_div32:Div_Clk          ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 15519 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 226 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; var_clk_div32:Div_Clk          ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 30 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,047 / 32,070        ; 16 %  ;
; ALMs needed [=A-B+C]                                        ; 5,047                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,357 / 32,070        ; 20 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,868                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,780                 ;       ;
;         [c] ALMs used for registers                         ; 1,709                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,337 / 32,070        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 27 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 3                     ;       ;
;         [c] Due to LAB input limits                         ; 24                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 792 / 3,207           ; 25 %  ;
;     -- Logic LABs                                           ; 792                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,779                 ;       ;
;     -- 7 input functions                                    ; 73                    ;       ;
;     -- 6 input functions                                    ; 1,794                 ;       ;
;     -- 5 input functions                                    ; 1,396                 ;       ;
;     -- 4 input functions                                    ; 1,473                 ;       ;
;     -- <=3 input functions                                  ; 3,043                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,776                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,768                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 7,152 / 64,140        ; 11 %  ;
;         -- Secondary logic registers                        ; 616 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,308                 ;       ;
;         -- Routing optimization registers                   ; 460                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 241 / 457             ; 53 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 24 / 397              ; 6 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 101,784 / 4,065,280   ; 3 %   ;
; Total block memory implementation bits                      ; 245,760 / 4,065,280   ; 6 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 87                ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 6                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 5.2% / 5.4% / 4.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 27.6% / 29.3% / 23.1% ;       ;
; Maximum fan-out                                             ; 3403                  ;       ;
; Highest non-global fan-out                                  ; 1652                  ;       ;
; Total fan-out                                               ; 64619                 ;       ;
; Average fan-out                                             ; 3.59                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; var_clk_div32:Div_Clk ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4902 / 32070 ( 15 % ) ; 61 / 32070 ( < 1 % ) ; 84 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 4902                  ; 61                   ; 84                   ; 0                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6188 / 32070 ( 19 % ) ; 77 / 32070 ( < 1 % ) ; 92 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1827                  ; 10                   ; 31                   ; 0                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2693                  ; 41                   ; 46                   ; 0                     ; 0                              ;
;         [c] ALMs used for registers                         ; 1668                  ; 26                   ; 15                   ; 0                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1313 / 32070 ( 4 % )  ; 16 / 32070 ( < 1 % ) ; 9 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 27 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 1 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 3                     ; 0                    ; 1                    ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 24                    ; 0                    ; 0                    ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                  ; Low                   ; Low                            ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 767 / 3207 ( 24 % )   ; 13 / 3207 ( < 1 % )  ; 15 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )      ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 767                   ; 13                   ; 15                   ; 0                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 7550                  ; 94                   ; 135                  ; 0                     ; 0                              ;
;     -- 7 input functions                                    ; 70                    ; 3                    ; 0                    ; 0                     ; 0                              ;
;     -- 6 input functions                                    ; 1748                  ; 13                   ; 33                   ; 0                     ; 0                              ;
;     -- 5 input functions                                    ; 1357                  ; 15                   ; 24                   ; 0                     ; 0                              ;
;     -- 4 input functions                                    ; 1441                  ; 18                   ; 14                   ; 0                     ; 0                              ;
;     -- <=3 input functions                                  ; 2934                  ; 45                   ; 64                   ; 0                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1731                  ; 38                   ; 7                    ; 0                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                      ;                       ;                                ;
;         -- Primary logic registers                          ; 6989 / 64140 ( 11 % ) ; 72 / 64140 ( < 1 % ) ; 91 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )     ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 599 / 64140 ( < 1 % ) ; 7 / 64140 ( < 1 % )  ; 10 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )     ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                       ;                                ;
;         -- Design implementation registers                  ; 7145                  ; 72                   ; 91                   ; 0                     ; 0                              ;
;         -- Routing optimization registers                   ; 443                   ; 7                    ; 10                   ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 238                   ; 0                    ; 0                    ; 0                     ; 3                              ;
; I/O registers                                               ; 69                    ; 0                    ; 0                    ; 0                     ; 0                              ;
; Total block memory bits                                     ; 101784                ; 0                    ; 0                    ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 245760                ; 0                    ; 0                    ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 24 / 397 ( 6 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 2 / 87 ( 2 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 5 / 116 ( 4 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Connections                                                 ;                       ;                      ;                      ;                       ;                                ;
;     -- Input Connections                                    ; 7968                  ; 68                   ; 158                  ; 0                     ; 1                              ;
;     -- Registered Input Connections                         ; 7640                  ; 33                   ; 110                  ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 106                   ; 6                    ; 234                  ; 0                     ; 7849                           ;
;     -- Registered Output Connections                        ; 7                     ; 3                    ; 234                  ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                       ;                                ;
;     -- Total Connections                                    ; 63374                 ; 596                  ; 1095                 ; 0                     ; 7954                           ;
;     -- Registered Connections                               ; 36592                 ; 357                  ; 812                  ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                       ;                                ;
;     -- Top                                                  ; 192                   ; 1                    ; 209                  ; 0                     ; 7672                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 38                   ; 0                     ; 35                             ;
;     -- sld_hub:auto_hub                                     ; 209                   ; 38                   ; 2                    ; 0                     ; 143                            ;
;     -- var_clk_div32:Div_Clk                                ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 7672                  ; 35                   ; 143                  ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Partition Interface                                         ;                       ;                      ;                      ;                       ;                                ;
;     -- Input Ports                                          ; 84                    ; 11                   ; 87                   ; 0                     ; 5                              ;
;     -- Output Ports                                         ; 120                   ; 4                    ; 104                  ; 0                     ; 15                             ;
;     -- Bidir Ports                                          ; 96                    ; 0                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Registered Ports                                            ;                       ;                      ;                      ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                    ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 60                   ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                       ;                                ;
; Port Connectivity                                           ;                       ;                      ;                      ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 3                    ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 29                   ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 68                   ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 73                   ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 73                   ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT   ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50  ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50  ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50  ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 3351                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD   ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27   ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0] ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1] ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2] ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3] ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4] ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5] ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6] ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7] ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_HS      ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_VS      ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN       ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK      ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL      ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD      ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N    ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK       ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                       ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------+
; AUD_ADCLRCK   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; AUD_BCLK      ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; AUD_DACLRCK   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; DRAM_DQ[0]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe               ;
; DRAM_DQ[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[1]    ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[3]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]    ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_9  ;
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[0]     ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[10]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[11]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[12]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[13]    ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[14]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[15]    ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[16]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[17]    ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[18]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[19]    ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[1]     ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[20]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[21]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[22]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[23]    ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[24]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[25]    ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[26]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[27]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[28]    ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[29]    ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[2]     ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[30]    ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[31]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[32]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[33]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[34]    ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[35]    ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[3]     ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[4]     ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[5]     ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[6]     ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[7]     ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[8]     ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_0[9]     ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[0]     ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[10]    ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[11]    ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[12]    ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[13]    ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[14]    ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[15]    ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[16]    ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[17]    ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[18]    ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[19]    ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[1]     ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[20]    ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[21]    ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[22]    ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[23]    ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[24]    ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[25]    ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[26]    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[27]    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[28]    ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[29]    ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[2]     ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[30]    ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[31]    ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[32]    ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[33]    ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[34]    ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[35]    ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[3]     ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[4]     ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[5]     ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[6]     ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[7]     ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[8]     ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; GPIO_1[9]     ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; PS2_CLK       ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; PS2_CLK2      ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; PS2_DAT       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
; PS2_DAT2      ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 15 / 32 ( 47 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 1.2V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 1.2V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                        ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage   ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; FAN_CTRL                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD                        ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;           ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DRAM_CLK      ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; VGA_B[4]      ; Missing drive strength and slew rate ;
; VGA_B[5]      ; Missing drive strength and slew rate ;
; VGA_B[6]      ; Missing drive strength and slew rate ;
; VGA_B[7]      ; Missing drive strength and slew rate ;
; VGA_CLK       ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_G[4]      ; Missing drive strength and slew rate ;
; VGA_G[5]      ; Missing drive strength and slew rate ;
; VGA_G[6]      ; Missing drive strength and slew rate ;
; VGA_G[7]      ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_R[4]      ; Missing drive strength and slew rate ;
; VGA_R[5]      ; Missing drive strength and slew rate ;
; VGA_R[6]      ; Missing drive strength and slew rate ;
; VGA_R[7]      ; Missing drive strength and slew rate ;
; VGA_BLANK_N   ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; VGA_SYNC_N    ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; ADC_DIN       ; Missing drive strength and slew rate ;
; ADC_SCLK      ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; FAN_CTRL      ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; IRDA_TXD      ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; TD_RESET_N    ; Missing drive strength and slew rate ;
; PS2_CLK       ; Missing drive strength and slew rate ;
; PS2_DAT       ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; AUD_ADCLRCK   ; Missing drive strength and slew rate ;
; AUD_BCLK      ; Missing drive strength and slew rate ;
; AUD_DACLRCK   ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT ; Missing drive strength and slew rate ;
; GPIO_0[0]     ; Missing drive strength and slew rate ;
; GPIO_0[1]     ; Missing drive strength and slew rate ;
; GPIO_0[2]     ; Missing drive strength and slew rate ;
; GPIO_0[3]     ; Missing drive strength and slew rate ;
; GPIO_0[4]     ; Missing drive strength and slew rate ;
; GPIO_0[5]     ; Missing drive strength and slew rate ;
; GPIO_0[6]     ; Missing drive strength and slew rate ;
; GPIO_0[7]     ; Missing drive strength and slew rate ;
; GPIO_0[8]     ; Missing drive strength and slew rate ;
; GPIO_0[9]     ; Missing drive strength and slew rate ;
; GPIO_0[10]    ; Missing drive strength and slew rate ;
; GPIO_0[11]    ; Missing drive strength and slew rate ;
; GPIO_0[12]    ; Missing drive strength and slew rate ;
; GPIO_0[13]    ; Missing drive strength and slew rate ;
; GPIO_0[14]    ; Missing drive strength and slew rate ;
; GPIO_0[15]    ; Missing drive strength and slew rate ;
; GPIO_0[16]    ; Missing drive strength and slew rate ;
; GPIO_0[17]    ; Missing drive strength and slew rate ;
; GPIO_0[18]    ; Missing drive strength and slew rate ;
; GPIO_0[19]    ; Missing drive strength and slew rate ;
; GPIO_0[20]    ; Missing drive strength and slew rate ;
; GPIO_0[21]    ; Missing drive strength and slew rate ;
; GPIO_0[22]    ; Missing drive strength and slew rate ;
; GPIO_0[23]    ; Missing drive strength and slew rate ;
; GPIO_0[24]    ; Missing drive strength and slew rate ;
; GPIO_0[25]    ; Missing drive strength and slew rate ;
; GPIO_0[26]    ; Missing drive strength and slew rate ;
; GPIO_0[27]    ; Missing drive strength and slew rate ;
; GPIO_0[28]    ; Missing drive strength and slew rate ;
; GPIO_0[29]    ; Missing drive strength and slew rate ;
; GPIO_0[30]    ; Missing drive strength and slew rate ;
; GPIO_0[31]    ; Missing drive strength and slew rate ;
; GPIO_0[32]    ; Missing drive strength and slew rate ;
; GPIO_0[33]    ; Missing drive strength and slew rate ;
; GPIO_0[34]    ; Missing drive strength and slew rate ;
; GPIO_0[35]    ; Missing drive strength and slew rate ;
; GPIO_1[0]     ; Missing drive strength and slew rate ;
; GPIO_1[1]     ; Missing drive strength and slew rate ;
; GPIO_1[2]     ; Missing drive strength and slew rate ;
; GPIO_1[3]     ; Missing drive strength and slew rate ;
; GPIO_1[4]     ; Missing drive strength and slew rate ;
; GPIO_1[5]     ; Missing drive strength and slew rate ;
; GPIO_1[6]     ; Missing drive strength and slew rate ;
; GPIO_1[7]     ; Missing drive strength and slew rate ;
; GPIO_1[8]     ; Missing drive strength and slew rate ;
; GPIO_1[9]     ; Missing drive strength and slew rate ;
; GPIO_1[10]    ; Missing drive strength and slew rate ;
; GPIO_1[11]    ; Missing drive strength and slew rate ;
; GPIO_1[12]    ; Missing drive strength and slew rate ;
; GPIO_1[13]    ; Missing drive strength and slew rate ;
; GPIO_1[14]    ; Missing drive strength and slew rate ;
; GPIO_1[15]    ; Missing drive strength and slew rate ;
; GPIO_1[16]    ; Missing drive strength and slew rate ;
; GPIO_1[17]    ; Missing drive strength and slew rate ;
; GPIO_1[18]    ; Missing drive strength and slew rate ;
; GPIO_1[19]    ; Missing drive strength and slew rate ;
; GPIO_1[20]    ; Missing drive strength and slew rate ;
; GPIO_1[21]    ; Missing drive strength and slew rate ;
; GPIO_1[22]    ; Missing drive strength and slew rate ;
; GPIO_1[23]    ; Missing drive strength and slew rate ;
; GPIO_1[24]    ; Missing drive strength and slew rate ;
; GPIO_1[25]    ; Missing drive strength and slew rate ;
; GPIO_1[26]    ; Missing drive strength and slew rate ;
; GPIO_1[27]    ; Missing drive strength and slew rate ;
; GPIO_1[28]    ; Missing drive strength and slew rate ;
; GPIO_1[29]    ; Missing drive strength and slew rate ;
; GPIO_1[30]    ; Missing drive strength and slew rate ;
; GPIO_1[31]    ; Missing drive strength and slew rate ;
; GPIO_1[32]    ; Missing drive strength and slew rate ;
; GPIO_1[33]    ; Missing drive strength and slew rate ;
; GPIO_1[34]    ; Missing drive strength and slew rate ;
; GPIO_1[35]    ; Missing drive strength and slew rate ;
; PS2_CLK2      ; Missing drive strength and slew rate ;
; PS2_DAT2      ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                 ;                            ;
;     -- PLL Type                                                                                                                             ; Integer PLL                ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                              ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 1000.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                   ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 30.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 80.000000 MHz              ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; N/A                        ;
;     -- M Counter                                                                                                                            ; 40                         ;
;     -- N Counter                                                                                                                            ; 2                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                  ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 142.857142 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 7                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;         -- DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                  ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 142.857142 MHz             ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; On                         ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 167.142857 degrees         ;
;             -- C Counter                                                                                                                    ; 7                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 2                          ;
;             -- C Counter PRST                                                                                                               ; 4                          ;
;         -- DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER                                  ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 25.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 40                         ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                             ; Integer PLL                ;
;     -- PLL Location                                                                                                                         ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                              ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                    ; 320.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                    ; 46.875000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                    ; 125.000000 MHz             ;
;     -- PLL Enable                                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                                              ; N/A                        ;
;     -- M Counter                                                                                                                            ; 32                         ;
;     -- N Counter                                                                                                                            ; 5                          ;
;     -- PLL Refclk Select                                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                                   ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                                              ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                                   ;                            ;
;         -- DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                       ; 40.0 MHz                   ;
;             -- Output Clock Location                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                    ; 8                          ;
;             -- C Counter PH Mux PRST                                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                                               ; 1                          ;
;                                                                                                                                             ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |dds_and_nios_lab                                                                                                                       ; 5046.5 (33.2)        ; 6355.5 (36.2)                    ; 1335.5 (3.0)                                      ; 26.5 (0.1)                       ; 0.0 (0.0)            ; 7779 (51)           ; 7768 (43)                 ; 69 (69)       ; 101784            ; 24    ; 2          ; 241  ; 0            ; |dds_and_nios_lab                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; dds_and_nios_lab                                    ; work         ;
;    |Cursor:Cursor_inst|                                                                                                                 ; 1243.9 (90.0)        ; 1279.1 (89.9)                    ; 38.8 (0.0)                                        ; 3.6 (0.1)                        ; 0.0 (0.0)            ; 1905 (131)          ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|Cursor:Cursor_inst                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Cursor                                              ; work         ;
;       |FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst|                                                                                          ; 564.0 (564.0)        ; 574.5 (574.5)                    ; 11.5 (11.5)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 894 (894)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|Cursor:Cursor_inst|FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst                                                                                                                                                                                                                                                                                                                                                                                                ; FFXII_LB_Cursor2                                    ; work         ;
;       |FFXII_LB_Cursor:FFXII_LB_Cursor_inst|                                                                                            ; 589.6 (589.6)        ; 614.7 (614.7)                    ; 27.5 (27.5)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 880 (880)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|Cursor:Cursor_inst|FFXII_LB_Cursor:FFXII_LB_Cursor_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; FFXII_LB_Cursor                                     ; work         ;
;    |DE1_SoC_QSYS:U0|                                                                                                                    ; 3225.1 (0.0)         ; 4448.9 (0.0)                     ; 1243.8 (0.0)                                      ; 20.0 (0.0)                       ; 0.0 (0.0)            ; 4978 (0)            ; 7196 (0)                  ; 0 (0)         ; 92824             ; 22    ; 2          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS                                        ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_audio:audio|                                                                                                        ; 19.8 (0.0)           ; 45.1 (0.0)                       ; 25.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS_audio                                  ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen|                                                                                   ; 9.0 (9.0)            ; 23.0 (23.0)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen                                                                                                                                                                                                                                                                                                                                                                      ; DE1_SoC_QSYS_audio_DATA_FREGEN                      ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_audio_DATA_FREGEN:out_data_audio|                                                                                ; 8.8 (8.8)            ; 18.0 (18.0)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_DATA_FREGEN:out_data_audio                                                                                                                                                                                                                                                                                                                                                                   ; DE1_SoC_QSYS_audio_DATA_FREGEN                      ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause|                                                                                       ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause                                                                                                                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS_audio_OUT_PAUSE                        ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_audio_OUT_PAUSE:out_stop|                                                                                        ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_OUT_PAUSE:out_stop                                                                                                                                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS_audio_OUT_PAUSE                        ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_audio_OUT_PAUSE:wrclk|                                                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_OUT_PAUSE:wrclk                                                                                                                                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS_audio_OUT_PAUSE                        ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_audio_OUT_PAUSE:wrreq|                                                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_OUT_PAUSE:wrreq                                                                                                                                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS_audio_OUT_PAUSE                        ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_audio_sel:audio_sel|                                                                                                ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio_sel:audio_sel                                                                                                                                                                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS_audio_sel                              ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_cpu:cpu|                                                                                                            ; 1064.5 (930.7)       ; 1347.9 (1178.9)                  ; 287.4 (252.2)                                     ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 1548 (1350)         ; 1923 (1640)               ; 0 (0)         ; 64448             ; 13    ; 2          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_cpu                                    ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS_cpu_bht_module                         ; DE1_SoC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                          ; work         ;
;                |altsyncram_09t1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht|altsyncram:the_altsyncram|altsyncram_09t1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_09t1                                     ; work         ;
;          |DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data                                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_cpu_dc_data_module                     ; DE1_SoC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                          ; work         ;
;                |altsyncram_tvo1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_tvo1:auto_generated                                                                                                                                                                                                                                                                                                   ; altsyncram_tvo1                                     ; work         ;
;          |DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS_cpu_dc_tag_module                      ; DE1_SoC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                          ; work         ;
;                |altsyncram_0us1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_0us1:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_0us1                                     ; work         ;
;          |DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                        ; DE1_SoC_QSYS_cpu_dc_victim_module                   ; DE1_SoC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                |altsyncram_4ap1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_4ap1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_4ap1                                     ; work         ;
;          |DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data                                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_cpu_ic_data_module                     ; DE1_SoC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                          ; work         ;
;                |altsyncram_lpp1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_lpp1:auto_generated                                                                                                                                                                                                                                                                                                   ; altsyncram_lpp1                                     ; work         ;
;          |DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS_cpu_ic_tag_module                      ; DE1_SoC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                          ; work         ;
;                |altsyncram_blt1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_blt1:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_blt1                                     ; work         ;
;          |DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|                                                                    ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS_cpu_mult_cell                          ; DE1_SoC_QSYS ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                    ; altera_mult_add                                     ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                                                                                                                                ; altera_mult_add_ujt2                                ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                       ; altera_mult_add_rtl                                 ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                              ; ama_multiplier_function                             ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                    ; altera_mult_add                                     ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                                                                                                                                ; altera_mult_add_0kt2                                ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                       ; altera_mult_add_rtl                                 ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                              ; ama_multiplier_function                             ; work         ;
;          |DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|                                                                    ; 129.8 (29.7)         ; 165.1 (31.2)                     ; 35.3 (1.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 182 (8)             ; 283 (84)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS_cpu_nios2_oci                          ; DE1_SoC_QSYS ;
;             |DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|                                 ; 39.7 (0.0)           ; 59.1 (0.0)                       ; 19.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper          ; DE1_SoC_QSYS ;
;                |DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|                                ; 3.9 (3.8)            ; 20.3 (18.7)                      ; 16.4 (14.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk                                                                                                                                                                         ; DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk           ; DE1_SoC_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                    ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                    ; altera_std_synchronizer                             ; work         ;
;                |DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|                                      ; 34.3 (33.0)          ; 36.9 (35.8)                      ; 2.6 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck                                                                                                                                                                               ; DE1_SoC_QSYS_cpu_jtag_debug_module_tck              ; DE1_SoC_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                          ; altera_std_synchronizer                             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                          ; altera_std_synchronizer                             ; work         ;
;                |sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy|                                                          ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy                                                                                                                                                                                                   ; sld_virtual_jtag_basic                              ; work         ;
;             |DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|                                                   ; 5.3 (5.3)            ; 5.6 (5.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                   ; DE1_SoC_QSYS_cpu_nios2_avalon_reg                   ; DE1_SoC_QSYS ;
;             |DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break|                                                     ; 0.5 (0.5)            ; 13.6 (13.6)                      ; 13.1 (13.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_cpu_nios2_oci_break                    ; DE1_SoC_QSYS ;
;             |DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug|                                                     ; 4.4 (4.3)            ; 6.0 (5.4)                        ; 1.6 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_cpu_nios2_oci_debug                    ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer                             ; work         ;
;             |DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|                                                           ; 49.6 (49.6)          ; 49.6 (49.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (88)             ; 55 (55)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS_cpu_nios2_ocimem                       ; DE1_SoC_QSYS ;
;                |DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram                                                                                                                                                                                                                      ; DE1_SoC_QSYS_cpu_ociram_sp_ram_module               ; DE1_SoC_QSYS ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                                            ; altsyncram                                          ; work         ;
;                      |altsyncram_a1l1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a1l1:auto_generated                                                                                                                                                             ; altsyncram_a1l1                                     ; work         ;
;          |DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_cpu_register_bank_a_module             ; DE1_SoC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                  ; altsyncram                                          ; work         ;
;                |altsyncram_0ns1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_0ns1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_0ns1                                     ; work         ;
;          |DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_cpu_register_bank_b_module             ; DE1_SoC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                  ; altsyncram                                          ; work         ;
;                |altsyncram_1ns1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_1ns1                                     ; work         ;
;       |DE1_SoC_QSYS_div_freq:div_freq|                                                                                                  ; 9.0 (9.0)            ; 23.2 (23.2)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_div_freq:div_freq                                                                                                                                                                                                                                                                                                                                                                                                           ; DE1_SoC_QSYS_div_freq                               ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_jtag_uart:jtag_uart|                                                                                                ; 58.5 (15.4)          ; 75.8 (17.5)                      ; 17.6 (2.3)                                        ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 113 (33)            ; 111 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS_jtag_uart                              ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|                                                          ; 12.0 (0.0)           ; 12.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_jtag_uart_scfifo_r                     ; DE1_SoC_QSYS ;
;             |scfifo:rfifo|                                                                                                              ; 12.0 (0.0)           ; 12.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                        ; scfifo                                              ; work         ;
;                |scfifo_s1f1:auto_generated|                                                                                             ; 12.0 (0.0)           ; 12.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated                                                                                                                                                                                                                                                                                             ; scfifo_s1f1                                         ; work         ;
;                   |a_dpfifo_u6d1:dpfifo|                                                                                                ; 12.0 (0.0)           ; 12.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo                                                                                                                                                                                                                                                                        ; a_dpfifo_u6d1                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.0 (3.0)            ; 6.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                           ; cntr_vg7                                            ; work         ;
;                      |altsyncram_0p42:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram                                                                                                                                                                                                                                                ; altsyncram_0p42                                     ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                  ; cntr_jgb                                            ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                        ; cntr_jgb                                            ; work         ;
;          |DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|                                                          ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_jtag_uart_scfifo_w                     ; DE1_SoC_QSYS ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                        ; scfifo                                              ; work         ;
;                |scfifo_s1f1:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated                                                                                                                                                                                                                                                                                             ; scfifo_s1f1                                         ; work         ;
;                   |a_dpfifo_u6d1:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo                                                                                                                                                                                                                                                                        ; a_dpfifo_u6d1                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                           ; cntr_vg7                                            ; work         ;
;                      |altsyncram_0p42:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram                                                                                                                                                                                                                                                ; altsyncram_0p42                                     ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                  ; cntr_jgb                                            ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                        ; cntr_jgb                                            ; work         ;
;          |alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|                                                                   ; 19.0 (19.0)          ; 33.0 (33.0)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                              ; alt_jtag_atlantic                                   ; work         ;
;       |DE1_SoC_QSYS_key:key|                                                                                                            ; 6.8 (6.8)            ; 11.5 (11.5)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key                                                                                                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_key                                    ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_keyboard_keys:keyboard_keys|                                                                                        ; 8.8 (8.8)            ; 9.8 (9.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_keyboard_keys:keyboard_keys                                                                                                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS_keyboard_keys                          ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                                ; 1017.0 (0.0)         ; 1500.6 (0.0)                     ; 489.8 (0.0)                                       ; 6.3 (0.0)                        ; 0.0 (0.0)            ; 1506 (0)            ; 2721 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS_mm_interconnect_0                      ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                      ; DE1_SoC_QSYS_mm_interconnect_0_cmd_demux            ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_006|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001        ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006|                                                                       ; 16.9 (14.2)          ; 17.7 (15.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006          ; DE1_SoC_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                            ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|                                                                       ; 36.3 (32.1)          ; 37.6 (33.8)                      ; 1.5 (1.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 109 (100)           ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010                                                                                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010          ; DE1_SoC_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.7 (3.5)            ; 3.7 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                            ; DE1_SoC_QSYS ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                       ; altera_merlin_arb_adder                             ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_router:router|                                                                                 ; 25.2 (25.2)          ; 29.3 (29.3)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (57)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS_mm_interconnect_0_router               ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001|                                                                         ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS_mm_interconnect_0_router_001           ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013|                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS_mm_interconnect_0_router_013           ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 78.3 (78.3)          ; 83.2 (83.2)                      ; 5.1 (5.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 233 (233)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                          ; DE1_SoC_QSYS_mm_interconnect_0_rsp_mux              ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 11.4 (11.4)          ; 12.1 (12.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001          ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rdata_fifo|                                                                  ; 18.6 (18.6)          ; 30.7 (30.7)                      ; 12.3 (12.3)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 36 (36)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rsp_fifo|                                                                    ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_empty_s1_agent_rdata_fifo|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_empty_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_empty_s1_agent_rsp_fifo|                                                                          ; 2.3 (2.3)            ; 4.1 (4.1)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_empty_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_fifo_full_s1_agent_rdata_fifo|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_full_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_fifo_full_s1_agent_rsp_fifo|                                                                      ; 2.8 (2.8)            ; 3.7 (3.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_full_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_fifo_used_s1_agent_rdata_fifo|                                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_used_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_fifo_used_s1_agent_rsp_fifo|                                                                      ; 2.7 (2.7)            ; 4.4 (4.4)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_used_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_out_data_audio_s1_agent_rdata_fifo|                                                               ; 18.3 (18.3)          ; 33.2 (33.2)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_data_audio_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_out_data_audio_s1_agent_rsp_fifo|                                                                 ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_data_audio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_out_pause_s1_agent_rdata_fifo|                                                                    ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_pause_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_out_pause_s1_agent_rsp_fifo|                                                                      ; 2.6 (2.6)            ; 3.8 (3.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_pause_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_out_stop_s1_agent_rdata_fifo|                                                                     ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_stop_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_out_stop_s1_agent_rsp_fifo|                                                                       ; 2.6 (2.6)            ; 3.4 (3.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_stop_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_sel_s1_agent_rsp_fifo|                                                                            ; 2.3 (2.3)            ; 2.9 (2.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_sel_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_wrclk_s1_agent_rdata_fifo|                                                                        ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_wrclk_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_wrclk_s1_agent_rsp_fifo|                                                                          ; 2.6 (2.6)            ; 3.5 (3.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_wrclk_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_wrreq_s1_agent_rdata_fifo|                                                                        ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_wrreq_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:audio_wrreq_s1_agent_rsp_fifo|                                                                          ; 2.3 (2.3)            ; 3.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_wrreq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rdata_fifo|                                                                 ; 9.2 (9.2)            ; 9.3 (9.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|                                                                   ; 5.8 (5.8)            ; 6.6 (6.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:div_freq_s1_agent_rsp_fifo|                                                                             ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div_freq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 2.5 (2.5)            ; 3.3 (3.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:keyboard_keys_s1_agent_rdata_fifo|                                                                      ; 11.6 (11.6)          ; 17.5 (17.5)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:keyboard_keys_s1_agent_rsp_fifo|                                                                        ; 3.0 (3.0)            ; 3.6 (3.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:modulation_selector_s1_agent_rsp_fifo|                                                                  ; 2.0 (2.0)            ; 3.3 (3.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modulation_selector_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:mouse_pos_s1_agent_rdata_fifo|                                                                          ; 13.0 (13.0)          ; 21.2 (21.2)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:mouse_pos_s1_agent_rsp_fifo|                                                                            ; 2.7 (2.7)            ; 3.4 (3.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 8.4 (8.4)            ; 10.3 (10.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 13 (13)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                    ; altsyncram                                          ; work         ;
;                |altsyncram_tvs1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated                                                                                                                                                                                                                                                                                     ; altsyncram_tvs1                                     ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 78.8 (78.8)          ; 87.2 (87.2)                      ; 9.3 (9.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 171 (171)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:signal_selector_s1_agent_rsp_fifo|                                                                      ; 2.5 (2.5)            ; 3.4 (3.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:signal_selector_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:vga_to_nios_2_datamaster_agent_rdata_fifo|                                                              ; 17.8 (17.8)          ; 32.0 (32.0)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_sc_fifo:vga_to_nios_2_datamaster_agent_rsp_fifo|                                                                ; 3.0 (3.0)            ; 3.6 (3.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; DE1_SoC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 2.1 (0.0)            ; 36.4 (0.0)                       ; 34.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.1 (1.1)            ; 36.4 (35.3)                      ; 34.3 (34.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 82 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 2.9 (0.0)            ; 6.3 (0.0)                        ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.9 (2.3)            ; 6.3 (5.1)                        ; 3.4 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4.0 (0.0)            ; 7.3 (0.0)                        ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.0 (3.3)            ; 7.3 (5.8)                        ; 3.2 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 2.3 (0.0)            ; 6.3 (0.0)                        ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.3 (1.8)            ; 6.3 (5.3)                        ; 3.9 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 2.9 (0.0)            ; 35.7 (0.0)                       ; 32.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.9 (1.8)            ; 35.7 (34.5)                      ; 32.8 (32.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 80 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 2.9 (0.0)            ; 8.6 (0.0)                        ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.9 (2.1)            ; 8.6 (7.3)                        ; 5.7 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 18 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 3.9 (0.0)            ; 7.9 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3.9 (2.9)            ; 7.9 (6.8)                        ; 4.0 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 19 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 3.8 (0.0)            ; 57.7 (0.0)                       ; 53.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3.8 (2.7)            ; 57.7 (56.2)                      ; 53.8 (53.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 134 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 4.0 (0.0)            ; 7.7 (0.0)                        ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.0 (2.8)            ; 7.7 (5.9)                        ; 3.6 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 17 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 3.2 (0.0)            ; 7.7 (0.0)                        ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3.2 (2.3)            ; 7.7 (6.1)                        ; 4.5 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 16 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 3.3 (0.0)            ; 40.2 (0.0)                       ; 36.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3.3 (2.8)            ; 40.2 (38.8)                      ; 36.9 (36.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 87 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 2.8 (0.0)            ; 8.2 (0.0)                        ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.8 (2.1)            ; 8.2 (7.1)                        ; 5.4 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 18 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 3.5 (0.0)            ; 9.0 (0.0)                        ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3.5 (2.8)            ; 9.0 (7.8)                        ; 5.5 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 19 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 10.3 (0.0)           ; 24.8 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 10.3 (10.0)          ; 24.8 (23.6)                      ; 14.5 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 58 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                         ; 25.9 (0.0)           ; 29.6 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 25.9 (25.4)          ; 29.6 (28.5)                      ; 3.7 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                         ; 1.8 (0.0)            ; 3.9 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 1.8 (1.2)            ; 3.9 (2.6)                        ; 2.2 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                                         ; 0.7 (0.0)            ; 4.8 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 0.7 (0.5)            ; 4.8 (3.4)                        ; 4.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; -0.1 (-0.1)          ; 0.5 (0.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                                         ; 1.9 (0.0)            ; 3.3 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 1.9 (1.3)            ; 3.3 (2.3)                        ; 1.4 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                                         ; 21.0 (0.0)           ; 30.8 (0.0)                       ; 9.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 21.0 (20.9)          ; 30.8 (29.3)                      ; 9.8 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                                         ; 2.2 (0.0)            ; 4.5 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.2 (1.6)            ; 4.5 (3.4)                        ; 2.3 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                                         ; 2.2 (0.0)            ; 3.6 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.2 (1.6)            ; 3.6 (2.6)                        ; 1.4 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                                         ; 7.7 (0.0)            ; 30.5 (0.0)                       ; 22.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.7 (6.5)            ; 30.5 (29.4)                      ; 22.8 (22.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 75 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_022|                                                                         ; 12.5 (0.0)           ; 26.7 (0.0)                       ; 14.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 12.5 (11.4)          ; 26.7 (25.6)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 75 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_023|                                                                         ; 11.0 (0.0)           ; 18.8 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.0 (10.6)          ; 18.8 (17.2)                      ; 7.8 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 46 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_024|                                                                         ; 15.8 (0.0)           ; 20.5 (0.0)                       ; 4.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15.8 (15.3)          ; 20.5 (19.2)                      ; 4.8 (3.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 51 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_025|                                                                         ; 16.1 (0.0)           ; 31.9 (0.0)                       ; 15.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 16.1 (15.6)          ; 31.9 (30.5)                      ; 15.8 (14.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 76 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_026|                                                                         ; 2.0 (0.0)            ; 4.8 (0.0)                        ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.0 (1.2)            ; 4.8 (3.5)                        ; 2.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 13 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_027|                                                                         ; 2.8 (0.0)            ; 4.1 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; DE1_SoC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2.8 (2.3)            ; 4.1 (2.8)                        ; 1.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 13 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; DE1_SoC_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                         ; -0.1 (-0.1)          ; 0.4 (0.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                         ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                            ; altera_std_synchronizer                             ; work         ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 55.7 (0.0)           ; 80.8 (0.0)                       ; 25.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 177 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_pipeline_stage                     ; DE1_SoC_QSYS ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 55.7 (55.7)          ; 80.8 (80.8)                      ; 25.1 (25.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 177 (177)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_pipeline_base                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 8.9 (0.0)            ; 9.1 (0.0)                        ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_pipeline_stage                     ; DE1_SoC_QSYS ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.9 (8.9)            ; 9.1 (9.1)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                                ; altera_avalon_st_pipeline_base                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_002|                                                                         ; 16.3 (0.0)           ; 27.2 (0.0)                       ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_002                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_pipeline_stage                     ; DE1_SoC_QSYS ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 16.3 (16.3)          ; 27.2 (27.2)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                                ; altera_avalon_st_pipeline_base                      ; DE1_SoC_QSYS ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_003|                                                                         ; 9.4 (0.0)            ; 9.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_003                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_pipeline_stage                     ; DE1_SoC_QSYS ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.4 (9.4)            ; 9.4 (9.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                                ; altera_avalon_st_pipeline_base                      ; DE1_SoC_QSYS ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 101.2 (0.0)          ; 104.1 (0.0)                      ; 3.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 189 (0)             ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                         ; DE1_SoC_QSYS ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 101.2 (101.2)        ; 104.1 (104.1)                    ; 3.2 (3.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 189 (189)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                    ; DE1_SoC_QSYS ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; DE1_SoC_QSYS ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                      ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                          ; DE1_SoC_QSYS ;
;          |altera_merlin_master_agent:vga_to_sdram_agent|                                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_to_sdram_agent                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                          ; DE1_SoC_QSYS ;
;          |altera_merlin_master_translator:vga_to_sdram_translator|                                                                      ; 29.0 (29.0)          ; 25.5 (25.5)                      ; 0.0 (0.0)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 48 (48)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                     ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:audio_empty_s1_agent|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_empty_s1_agent                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:audio_fifo_full_s1_agent|                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_fifo_full_s1_agent                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:audio_fifo_used_s1_agent|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_fifo_used_s1_agent                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:audio_out_pause_s1_agent|                                                                           ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_out_pause_s1_agent                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:audio_out_stop_s1_agent|                                                                            ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_out_stop_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:audio_sel_s1_agent|                                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_sel_s1_agent                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:audio_wrclk_s1_agent|                                                                               ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_wrclk_s1_agent                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:audio_wrreq_s1_agent|                                                                               ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_wrreq_s1_agent                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_agent|                                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:keyboard_keys_s1_agent|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keyboard_keys_s1_agent                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:mouse_pos_s1_agent|                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mouse_pos_s1_agent                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 28.8 (3.9)           ; 30.2 (3.9)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (8)              ; 24 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 24.8 (24.8)          ; 26.3 (26.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                    ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_agent:vga_to_nios_2_datamaster_agent|                                                                     ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_to_nios_2_datamaster_agent                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                           ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_data_fregen_s1_translator|                                                               ; 10.9 (10.9)          ; 13.1 (13.1)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_data_fregen_s1_translator                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_empty_s1_translator|                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_empty_s1_translator                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_fifo_full_s1_translator|                                                                 ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_fifo_full_s1_translator                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_fifo_used_s1_translator|                                                                 ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_fifo_used_s1_translator                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_out_data_audio_s1_translator|                                                            ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_data_audio_s1_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_out_pause_s1_translator|                                                                 ; 3.1 (3.1)            ; 4.1 (4.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_pause_s1_translator                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_out_stop_s1_translator|                                                                  ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_out_stop_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_sel_s1_translator|                                                                       ; 3.2 (3.2)            ; 4.3 (4.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_sel_s1_translator                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_wrclk_s1_translator|                                                                     ; 3.3 (3.3)            ; 3.9 (3.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_wrclk_s1_translator                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:audio_wrreq_s1_translator|                                                                     ; 3.4 (3.4)            ; 3.6 (3.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_wrreq_s1_translator                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                              ; 1.2 (1.2)            ; 12.3 (12.3)                      ; 11.1 (11.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:div_freq_s1_translator|                                                                        ; 10.3 (10.3)          ; 11.0 (11.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:div_freq_s1_translator                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.3 (7.3)            ; 7.8 (7.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 2.8 (2.8)            ; 3.4 (3.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:keyboard_keys_s1_translator|                                                                   ; 2.2 (2.2)            ; 9.2 (9.2)                        ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyboard_keys_s1_translator                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:modulation_selector_s1_translator|                                                             ; 3.2 (3.2)            ; 3.9 (3.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modulation_selector_s1_translator                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:mouse_pos_s1_translator|                                                                       ; 0.2 (0.2)            ; 9.5 (9.5)                        ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mouse_pos_s1_translator                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:signal_selector_s1_translator|                                                                 ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:signal_selector_s1_translator                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 6.8 (6.8)            ; 7.9 (7.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator|                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                      ; DE1_SoC_QSYS ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 13.2 (13.2)          ; 16.2 (16.2)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                       ; DE1_SoC_QSYS ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 6.7 (6.7)            ; 7.0 (7.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                       ; DE1_SoC_QSYS ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 24.8 (24.8)          ; 25.4 (25.4)                      ; 1.0 (1.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 29 (29)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                         ; DE1_SoC_QSYS ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 26.5 (26.5)          ; 27.1 (27.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                         ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_modulation_selector:modulation_selector|                                                                            ; 2.2 (2.2)            ; 3.7 (3.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_modulation_selector:modulation_selector                                                                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_modulation_selector                    ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_mouse_pos:mouse_pos|                                                                                                ; 10.2 (10.2)          ; 10.7 (10.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mouse_pos:mouse_pos                                                                                                                                                                                                                                                                                                                                                                                                         ; DE1_SoC_QSYS_mouse_pos                              ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_pll:pll|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_pll                                    ; DE1_SoC_QSYS ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                             ; altera_pll                                          ; work         ;
;       |DE1_SoC_QSYS_sdram:sdram|                                                                                                        ; 144.9 (113.0)        ; 166.7 (114.2)                    ; 21.7 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 244 (189)           ; 221 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS_sdram                                  ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|                                              ; 31.9 (31.9)          ; 52.4 (52.4)                      ; 20.5 (20.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS_sdram_input_efifo_module               ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_signal_selector:signal_selector|                                                                                    ; 4.2 (4.2)            ; 7.1 (7.1)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_signal_selector:signal_selector                                                                                                                                                                                                                                                                                                                                                                                             ; DE1_SoC_QSYS_signal_selector                        ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_timer:timer|                                                                                                        ; 62.0 (62.0)          ; 82.2 (82.2)                      ; 20.2 (20.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (106)           ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE1_SoC_QSYS_timer                                  ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_vga:vga|                                                                                                            ; 813.2 (0.0)          ; 1149.7 (0.0)                     ; 346.0 (0.0)                                       ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 1272 (0)            ; 1878 (0)                  ; 0 (0)         ; 27224             ; 6     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga                                                                                                                                                                                                                                                                                                                                                                                                                     ; DE1_SoC_QSYS_vga                                    ; DE1_SoC_QSYS ;
;          |DE1_SoC_QSYS_vga_vga_clk:vga_clk|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk                                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_QSYS_vga_vga_clk                            ; DE1_SoC_QSYS ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                            ; altera_pll                                          ; work         ;
;          |alt_vipitc131_IS2Vid:alt_vip_itc_0|                                                                                           ; 145.4 (45.7)         ; 185.8 (54.4)                     ; 40.9 (9.0)                                        ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 244 (68)            ; 295 (68)                  ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                                                                                                                                                                                  ; alt_vipitc131_IS2Vid                                ; DE1_SoC_QSYS ;
;             |alt_vipitc131_IS2Vid_statemachine:statemachine|                                                                            ; 21.8 (21.8)          ; 23.1 (23.1)                      ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 34 (34)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine                                                                                                                                                                                                                                                                                                                                   ; alt_vipitc131_IS2Vid_statemachine                   ; DE1_SoC_QSYS ;
;             |alt_vipitc131_common_fifo:input_fifo|                                                                                      ; 62.1 (0.0)           ; 91.8 (0.0)                       ; 29.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 189 (0)                   ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                             ; alt_vipitc131_common_fifo                           ; DE1_SoC_QSYS ;
;                |dcfifo:input_fifo|                                                                                                      ; 62.1 (0.0)           ; 91.8 (0.0)                       ; 29.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 189 (0)                   ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                                                                                                           ; dcfifo                                              ; work         ;
;                   |dcfifo_3o02:auto_generated|                                                                                          ; 62.1 (12.5)          ; 91.8 (27.9)                      ; 29.8 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (22)            ; 189 (60)                  ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated                                                                                                                                                                                                                                                                                                ; dcfifo_3o02                                         ; work         ;
;                      |a_gray2bin_pab:rdptr_g_gray2bin|                                                                                  ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                ; a_gray2bin_pab                                      ; work         ;
;                      |a_gray2bin_pab:rs_dgwp_gray2bin|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                ; a_gray2bin_pab                                      ; work         ;
;                      |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                  ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                ; a_gray2bin_pab                                      ; work         ;
;                      |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                  ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                ; a_gray2bin_pab                                      ; work         ;
;                      |a_graycounter_kdc:wrptr_g1p|                                                                                      ; 9.0 (9.0)            ; 9.3 (9.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                    ; a_graycounter_kdc                                   ; work         ;
;                      |a_graycounter_ov6:rdptr_g1p|                                                                                      ; 10.1 (10.1)          ; 10.2 (10.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                    ; a_graycounter_ov6                                   ; work         ;
;                      |alt_synch_pipe_9pl:rs_dgwp|                                                                                       ; 3.0 (0.0)            ; 7.6 (0.0)                        ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                                                                                     ; alt_synch_pipe_9pl                                  ; work         ;
;                         |dffpipe_qe9:dffpipe15|                                                                                         ; 3.0 (3.0)            ; 7.6 (7.6)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15                                                                                                                                                                                                                                               ; dffpipe_qe9                                         ; work         ;
;                      |alt_synch_pipe_apl:ws_dgrp|                                                                                       ; 1.1 (0.0)            ; 9.7 (0.0)                        ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                                                                                                     ; alt_synch_pipe_apl                                  ; work         ;
;                         |dffpipe_re9:dffpipe18|                                                                                         ; 1.1 (1.1)            ; 9.7 (9.7)                        ; 8.6 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18                                                                                                                                                                                                                                               ; dffpipe_re9                                         ; work         ;
;                      |altsyncram_h8j1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|altsyncram_h8j1:fifo_ram                                                                                                                                                                                                                                                                       ; altsyncram_h8j1                                     ; work         ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                             ; dffpipe_3dc                                         ; work         ;
;                      |dffpipe_pe9:rs_brp|                                                                                               ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                                             ; dffpipe_pe9                                         ; work         ;
;                      |dffpipe_pe9:rs_bwp|                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                                             ; dffpipe_pe9                                         ; work         ;
;                      |dffpipe_pe9:ws_brp|                                                                                               ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                             ; dffpipe_pe9                                         ; work         ;
;                      |dffpipe_pe9:ws_bwp|                                                                                               ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                             ; dffpipe_pe9                                         ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                  ; mux_5r7                                             ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                  ; mux_5r7                                             ; work         ;
;             |alt_vipitc131_common_generic_count:h_counter|                                                                              ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter                                                                                                                                                                                                                                                                                                                                     ; alt_vipitc131_common_generic_count                  ; DE1_SoC_QSYS ;
;             |alt_vipitc131_common_generic_count:v_counter|                                                                              ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter                                                                                                                                                                                                                                                                                                                                     ; alt_vipitc131_common_generic_count                  ; DE1_SoC_QSYS ;
;             |alt_vipitc131_common_sync:enable_sync|                                                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync                                                                                                                                                                                                                                                                                                                                            ; alt_vipitc131_common_sync                           ; DE1_SoC_QSYS ;
;          |alt_vipvfr131_vfr:alt_vip_vfr_0|                                                                                              ; 667.8 (0.0)          ; 962.3 (0.0)                      ; 303.6 (0.0)                                       ; 9.0 (0.0)                        ; 0.0 (0.0)            ; 1027 (0)            ; 1580 (0)                  ; 0 (0)         ; 1624              ; 3     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0                                                                                                                                                                                                                                                                                                                                                                                     ; alt_vipvfr131_vfr                                   ; DE1_SoC_QSYS ;
;             |alt_vipvfr131_common_avalon_mm_slave:slave|                                                                                ; 214.9 (214.9)        ; 377.0 (377.0)                    ; 169.5 (169.5)                                     ; 7.5 (7.5)                        ; 0.0 (0.0)            ; 259 (259)           ; 633 (633)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave                                                                                                                                                                                                                                                                                                                                          ; alt_vipvfr131_common_avalon_mm_slave                ; DE1_SoC_QSYS ;
;             |alt_vipvfr131_common_stream_output:outputter|                                                                              ; 20.5 (20.5)          ; 22.8 (22.8)                      ; 2.8 (2.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 29 (29)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter                                                                                                                                                                                                                                                                                                                                        ; alt_vipvfr131_common_stream_output                  ; DE1_SoC_QSYS ;
;             |alt_vipvfr131_prc:prc|                                                                                                     ; 356.8 (1.3)          ; 465.0 (1.5)                      ; 109.2 (0.3)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 647 (2)             ; 793 (2)                   ; 0 (0)         ; 1624              ; 3     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc                                                                                                                                                                                                                                                                                                                                                               ; alt_vipvfr131_prc                                   ; DE1_SoC_QSYS ;
;                |alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|                                                           ; 9.0 (9.0)            ; 31.3 (31.3)                      ; 22.4 (22.4)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave                                                                                                                                                                                                                                                                                                  ; alt_vipvfr131_common_avalon_mm_slave                ; DE1_SoC_QSYS ;
;                |alt_vipvfr131_prc_core:prc_core|                                                                                        ; 72.5 (72.5)          ; 101.5 (101.5)                    ; 29.0 (29.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (144)           ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core                                                                                                                                                                                                                                                                                                                               ; alt_vipvfr131_prc_core                              ; DE1_SoC_QSYS ;
;                |alt_vipvfr131_prc_read_master:read_master|                                                                              ; 274.0 (0.0)          ; 330.7 (0.0)                      ; 57.6 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 492 (0)             ; 564 (0)                   ; 0 (0)         ; 1624              ; 3     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master                                                                                                                                                                                                                                                                                                                     ; alt_vipvfr131_prc_read_master                       ; DE1_SoC_QSYS ;
;                   |alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|                                                     ; 273.5 (154.2)        ; 316.7 (159.8)                    ; 44.1 (6.1)                                        ; 0.8 (0.5)                        ; 0.0 (0.0)            ; 490 (283)           ; 536 (230)                 ; 0 (0)         ; 1624              ; 3     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo                                                                                                                                                                                                                                                     ; alt_vipvfr131_common_avalon_mm_bursting_master_fifo ; de1_soc_qsys ;
;                      |alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|                                                  ; 50.1 (0.0)           ; 72.3 (0.0)                       ; 22.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 138 (0)                   ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo                                                                                                                                                                                     ; alt_vipvfr131_common_general_fifo                   ; de1_soc_qsys ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                   ; 42.6 (31.3)          ; 64.3 (32.3)                      ; 21.7 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (62)             ; 116 (46)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                         ; alt_vipvfr131_common_fifo_usedw_calculator          ; de1_soc_qsys ;
;                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                               ; 5.3 (5.3)            ; 16.2 (16.2)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                            ; alt_vipvfr131_common_gray_clock_crosser             ; de1_soc_qsys ;
;                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                               ; 5.9 (5.9)            ; 15.7 (15.7)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                            ; alt_vipvfr131_common_gray_clock_crosser             ; de1_soc_qsys ;
;                         |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                               ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 22 (22)                   ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                     ; alt_vipvfr131_common_ram_fifo                       ; de1_soc_qsys ;
;                            |altsyncram:ram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                      ; altsyncram                                          ; work         ;
;                               |altsyncram_1s12:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1536              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated                                                                       ; altsyncram_1s12                                     ; work         ;
;                      |alt_vipvfr131_common_general_fifo:cmd_fifo|                                                                       ; 69.2 (1.8)           ; 84.7 (2.0)                       ; 15.8 (0.3)                                        ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 109 (3)             ; 168 (2)                   ; 0 (0)         ; 88                ; 2     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo                                                                                                                                                                                                          ; alt_vipvfr131_common_general_fifo                   ; de1_soc_qsys ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                   ; 0.6 (1.8)            ; 8.1 (2.6)                        ; 7.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 19 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                                              ; alt_vipvfr131_common_fifo_usedw_calculator          ; de1_soc_qsys ;
;                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                               ; -1.3 (-1.3)          ; 2.2 (2.2)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                                                 ; alt_vipvfr131_common_gray_clock_crosser             ; de1_soc_qsys ;
;                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                               ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                                                 ; alt_vipvfr131_common_gray_clock_crosser             ; de1_soc_qsys ;
;                            |alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer                                                   ; alt_vipvfr131_common_std_logic_vector_delay         ; de1_soc_qsys ;
;                         |alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|              ; 62.9 (61.6)          ; 70.3 (68.8)                      ; 7.4 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (96)             ; 135 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo                                                                                                         ; alt_vipvfr131_common_logic_fifo                     ; de1_soc_qsys ;
;                            |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                             ; alt_vipvfr131_common_fifo_usedw_calculator          ; de1_soc_qsys ;
;                         |alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer                                                                                                 ; alt_vipvfr131_common_one_bit_delay                  ; de1_soc_qsys ;
;                         |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                               ; 3.2 (0.9)            ; 3.2 (0.8)                        ; 0.1 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (2)               ; 9 (2)                     ; 0 (0)         ; 88                ; 2     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                          ; alt_vipvfr131_common_ram_fifo                       ; de1_soc_qsys ;
;                            |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                ; 2.1 (0.8)            ; 2.4 (0.8)                        ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                              ; alt_vipvfr131_common_fifo_usedw_calculator          ; de1_soc_qsys ;
;                               |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                            ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ; alt_vipvfr131_common_gray_clock_crosser             ; de1_soc_qsys ;
;                            |altsyncram:ram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 2     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                           ; altsyncram                                          ; work         ;
;                               |altsyncram_bo12:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 2     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated                                                                                            ; altsyncram_bo12                                     ; work         ;
;                   |alt_vipvfr131_common_pulling_width_adapter:width_adaptor|                                                            ; 0.5 (0.5)            ; 14.0 (14.0)                      ; 13.5 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor                                                                                                                                                                                                                                                            ; alt_vipvfr131_common_pulling_width_adapter          ; de1_soc_qsys ;
;             |alt_vipvfr131_vfr_control_packet_encoder:encoder|                                                                          ; 16.7 (16.7)          ; 32.4 (32.4)                      ; 15.8 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder                                                                                                                                                                                                                                                                                                                                    ; alt_vipvfr131_vfr_control_packet_encoder            ; DE1_SoC_QSYS ;
;             |alt_vipvfr131_vfr_controller:controller|                                                                                   ; 58.9 (58.9)          ; 65.1 (65.1)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller                                                                                                                                                                                                                                                                                                                                             ; alt_vipvfr131_vfr_controller                        ; DE1_SoC_QSYS ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; DE1_SoC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; DE1_SoC_QSYS ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                            ; DE1_SoC_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                      ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                             ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.3 (0.0)            ; 1.1 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                             ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                           ; DE1_SoC_QSYS ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                             ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                           ; DE1_SoC_QSYS ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 3.0 (2.5)            ; 7.5 (4.5)                        ; 4.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                             ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                           ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                           ; DE1_SoC_QSYS ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.0 (0.0)            ; 0.9 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                             ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                           ; DE1_SoC_QSYS ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                             ; DE1_SoC_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                           ; DE1_SoC_QSYS ;
;    |Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|                                                                            ; 23.4 (0.0)           ; 25.3 (0.0)                       ; 2.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk                                                                                                                                                                                                                                                                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32                    ; work         ;
;       |var_clk_div32:Div_Clk|                                                                                                           ; 23.4 (23.4)          ; 25.3 (25.3)                      ; 2.1 (2.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 41 (41)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk                                                                                                                                                                                                                                                                                                                                                                            ; var_clk_div32                                       ; work         ;
;    |Keyboard_Controller:kc0|                                                                                                            ; 250.5 (32.7)         ; 262.5 (31.9)                     ; 14.2 (0.0)                                        ; 2.1 (0.8)                        ; 0.0 (0.0)            ; 374 (20)            ; 114 (77)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|Keyboard_Controller:kc0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Keyboard_Controller                                 ; work         ;
;       |PS2_ScanCodeReader:PS2_SCR|                                                                                                      ; 12.7 (12.7)          ; 16.7 (16.7)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR                                                                                                                                                                                                                                                                                                                                                                                                       ; PS2_ScanCodeReader                                  ; work         ;
;       |ScanCodeToEvent:scte|                                                                                                            ; 204.2 (204.2)        ; 213.8 (213.8)                    ; 11.0 (11.0)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 342 (342)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|Keyboard_Controller:kc0|ScanCodeToEvent:scte                                                                                                                                                                                                                                                                                                                                                                                                             ; ScanCodeToEvent                                     ; work         ;
;    |doublesync_no_reset:sync_HOLDING_DOWN_ARROW|                                                                                        ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|doublesync_no_reset:sync_HOLDING_DOWN_ARROW                                                                                                                                                                                                                                                                                                                                                                                                              ; doublesync_no_reset                                 ; work         ;
;    |doublesync_no_reset:sync_HOLDING_LEFT_ARROW|                                                                                        ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|doublesync_no_reset:sync_HOLDING_LEFT_ARROW                                                                                                                                                                                                                                                                                                                                                                                                              ; doublesync_no_reset                                 ; work         ;
;    |doublesync_no_reset:sync_HOLDING_M|                                                                                                 ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|doublesync_no_reset:sync_HOLDING_M                                                                                                                                                                                                                                                                                                                                                                                                                       ; doublesync_no_reset                                 ; work         ;
;    |doublesync_no_reset:sync_HOLDING_RIGHT_ARROW|                                                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|doublesync_no_reset:sync_HOLDING_RIGHT_ARROW                                                                                                                                                                                                                                                                                                                                                                                                             ; doublesync_no_reset                                 ; work         ;
;    |doublesync_no_reset:sync_HOLDING_SPACE|                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|doublesync_no_reset:sync_HOLDING_SPACE                                                                                                                                                                                                                                                                                                                                                                                                                   ; doublesync_no_reset                                 ; work         ;
;    |doublesync_no_reset:sync_HOLDING_UP_ARROW|                                                                                          ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|doublesync_no_reset:sync_HOLDING_UP_ARROW                                                                                                                                                                                                                                                                                                                                                                                                                ; doublesync_no_reset                                 ; work         ;
;    |doublesync_no_reset:sync_graph_enable_scroll|                                                                                       ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|doublesync_no_reset:sync_graph_enable_scroll                                                                                                                                                                                                                                                                                                                                                                                                             ; doublesync_no_reset                                 ; work         ;
;    |doublesync_no_reset:sync_reset_from_key|                                                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|doublesync_no_reset:sync_reset_from_key                                                                                                                                                                                                                                                                                                                                                                                                                  ; doublesync_no_reset                                 ; work         ;
;    |doublesync_no_reset:sync_reset_from_key_clk_40|                                                                                     ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|doublesync_no_reset:sync_reset_from_key_clk_40                                                                                                                                                                                                                                                                                                                                                                                                           ; doublesync_no_reset                                 ; work         ;
;    |hack_ltm_sincronization:hack_ltm_sincronization_inst|                                                                               ; 14.0 (14.0)          ; 15.7 (15.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|hack_ltm_sincronization:hack_ltm_sincronization_inst                                                                                                                                                                                                                                                                                                                                                                                                     ; hack_ltm_sincronization                             ; work         ;
;    |plot_graph:plot_graph1|                                                                                                             ; 66.3 (66.3)          ; 71.3 (71.3)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (112)           ; 31 (31)                   ; 0 (0)         ; 4480              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|plot_graph:plot_graph1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; plot_graph                                          ; work         ;
;       |sdram1:sdram1_inst|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4480              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; sdram1                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4480              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                          ; work         ;
;             |altsyncram_lqv1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4480              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_lqv1                                     ; work         ;
;    |plot_graph:plot_graph2|                                                                                                             ; 40.5 (40.5)          ; 40.8 (40.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 1 (1)                     ; 0 (0)         ; 4480              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|plot_graph:plot_graph2                                                                                                                                                                                                                                                                                                                                                                                                                                   ; plot_graph                                          ; work         ;
;       |sdram1:sdram1_inst|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4480              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; sdram1                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4480              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                          ; work         ;
;             |altsyncram_lqv1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4480              ; 1     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_lqv1                                     ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.0 (0.0)           ; 76.5 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.0 (6.5)           ; 76.5 (7.5)                       ; 15.5 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 79 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; pzdyqx_impl                                         ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 27.5 (11.5)          ; 34.5 (14.8)                      ; 7.0 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 30 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                 ; GHVD5181                                            ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.0 (16.0)          ; 19.7 (19.7)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                               ; LQYT7093                                            ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                             ; KIFI3548                                            ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 11.0 (11.0)          ; 15.7 (15.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                             ; LQYT7093                                            ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 9.2 (9.2)            ; 12.0 (12.0)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                             ; PUDL0439                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 84.0 (0.5)           ; 91.5 (0.5)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 135 (1)             ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 83.5 (0.0)           ; 91.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 134 (0)             ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 83.5 (0.0)           ; 91.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 134 (0)             ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                      ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 83.5 (2.0)           ; 91.0 (3.2)                       ; 8.0 (1.2)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 134 (1)             ; 101 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 81.5 (0.0)           ; 87.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 133 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 81.5 (58.0)          ; 87.8 (63.0)                      ; 6.8 (5.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 133 (95)            ; 94 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                         ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.5 (12.5)          ; 12.8 (12.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                 ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.0 (11.0)          ; 12.0 (12.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |dds_and_nios_lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                               ; sld_shadow_jsm                                      ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; DRAM_CLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; TD_VS         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_SYNC_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT      ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50     ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50     ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50     ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD      ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_CLK27      ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]    ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]    ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]    ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]    ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]    ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]    ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]    ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]    ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_HS         ; Input    ; --   ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N    ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK       ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT       ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]     ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]    ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2      ; Bidir    ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                  ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; TD_VS                                                                             ;                   ;         ;
; ADC_DOUT                                                                          ;                   ;         ;
; AUD_ADCDAT                                                                        ;                   ;         ;
; CLOCK2_50                                                                         ;                   ;         ;
; CLOCK3_50                                                                         ;                   ;         ;
; CLOCK4_50                                                                         ;                   ;         ;
; IRDA_RXD                                                                          ;                   ;         ;
; SW[2]                                                                             ;                   ;         ;
; SW[3]                                                                             ;                   ;         ;
; SW[4]                                                                             ;                   ;         ;
; SW[5]                                                                             ;                   ;         ;
; SW[6]                                                                             ;                   ;         ;
; SW[7]                                                                             ;                   ;         ;
; SW[8]                                                                             ;                   ;         ;
; SW[9]                                                                             ;                   ;         ;
; TD_CLK27                                                                          ;                   ;         ;
; TD_DATA[0]                                                                        ;                   ;         ;
; TD_DATA[1]                                                                        ;                   ;         ;
; TD_DATA[2]                                                                        ;                   ;         ;
; TD_DATA[3]                                                                        ;                   ;         ;
; TD_DATA[4]                                                                        ;                   ;         ;
; TD_DATA[5]                                                                        ;                   ;         ;
; TD_DATA[6]                                                                        ;                   ;         ;
; TD_DATA[7]                                                                        ;                   ;         ;
; TD_HS                                                                             ;                   ;         ;
; PS2_CLK                                                                           ;                   ;         ;
;      - Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[7]       ; 0                 ; 0       ;
; PS2_DAT                                                                           ;                   ;         ;
;      - Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ReadingChar~0           ; 0                 ; 0       ;
;      - Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[8]              ; 0                 ; 0       ;
; DRAM_DQ[0]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[0]                        ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[1]                        ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[2]                        ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[3]                        ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[4]                        ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[5]                        ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[6]                        ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[7]                        ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[8]                        ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                        ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[9]                        ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                       ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[10]                       ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                       ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[11]                       ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                       ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[12]                       ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                       ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[13]                       ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                       ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[14]                       ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                       ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|za_data[15]                       ; 0                 ; 0       ;
; AUD_ADCLRCK                                                                       ;                   ;         ;
; AUD_BCLK                                                                          ;                   ;         ;
; AUD_DACLRCK                                                                       ;                   ;         ;
; FPGA_I2C_SDAT                                                                     ;                   ;         ;
; GPIO_0[0]                                                                         ;                   ;         ;
; GPIO_0[1]                                                                         ;                   ;         ;
; GPIO_0[2]                                                                         ;                   ;         ;
; GPIO_0[3]                                                                         ;                   ;         ;
; GPIO_0[4]                                                                         ;                   ;         ;
; GPIO_0[5]                                                                         ;                   ;         ;
; GPIO_0[6]                                                                         ;                   ;         ;
; GPIO_0[7]                                                                         ;                   ;         ;
; GPIO_0[8]                                                                         ;                   ;         ;
; GPIO_0[9]                                                                         ;                   ;         ;
; GPIO_0[10]                                                                        ;                   ;         ;
; GPIO_0[11]                                                                        ;                   ;         ;
; GPIO_0[12]                                                                        ;                   ;         ;
; GPIO_0[13]                                                                        ;                   ;         ;
; GPIO_0[14]                                                                        ;                   ;         ;
; GPIO_0[15]                                                                        ;                   ;         ;
; GPIO_0[16]                                                                        ;                   ;         ;
; GPIO_0[17]                                                                        ;                   ;         ;
; GPIO_0[18]                                                                        ;                   ;         ;
; GPIO_0[19]                                                                        ;                   ;         ;
; GPIO_0[20]                                                                        ;                   ;         ;
; GPIO_0[21]                                                                        ;                   ;         ;
; GPIO_0[22]                                                                        ;                   ;         ;
; GPIO_0[23]                                                                        ;                   ;         ;
; GPIO_0[24]                                                                        ;                   ;         ;
; GPIO_0[25]                                                                        ;                   ;         ;
; GPIO_0[26]                                                                        ;                   ;         ;
; GPIO_0[27]                                                                        ;                   ;         ;
; GPIO_0[28]                                                                        ;                   ;         ;
; GPIO_0[29]                                                                        ;                   ;         ;
; GPIO_0[30]                                                                        ;                   ;         ;
; GPIO_0[31]                                                                        ;                   ;         ;
; GPIO_0[32]                                                                        ;                   ;         ;
; GPIO_0[33]                                                                        ;                   ;         ;
; GPIO_0[34]                                                                        ;                   ;         ;
; GPIO_0[35]                                                                        ;                   ;         ;
; GPIO_1[0]                                                                         ;                   ;         ;
; GPIO_1[1]                                                                         ;                   ;         ;
; GPIO_1[2]                                                                         ;                   ;         ;
; GPIO_1[3]                                                                         ;                   ;         ;
; GPIO_1[4]                                                                         ;                   ;         ;
; GPIO_1[5]                                                                         ;                   ;         ;
; GPIO_1[6]                                                                         ;                   ;         ;
; GPIO_1[7]                                                                         ;                   ;         ;
; GPIO_1[8]                                                                         ;                   ;         ;
; GPIO_1[9]                                                                         ;                   ;         ;
; GPIO_1[10]                                                                        ;                   ;         ;
; GPIO_1[11]                                                                        ;                   ;         ;
; GPIO_1[12]                                                                        ;                   ;         ;
; GPIO_1[13]                                                                        ;                   ;         ;
; GPIO_1[14]                                                                        ;                   ;         ;
; GPIO_1[15]                                                                        ;                   ;         ;
; GPIO_1[16]                                                                        ;                   ;         ;
; GPIO_1[17]                                                                        ;                   ;         ;
; GPIO_1[18]                                                                        ;                   ;         ;
; GPIO_1[19]                                                                        ;                   ;         ;
; GPIO_1[20]                                                                        ;                   ;         ;
; GPIO_1[21]                                                                        ;                   ;         ;
; GPIO_1[22]                                                                        ;                   ;         ;
; GPIO_1[23]                                                                        ;                   ;         ;
; GPIO_1[24]                                                                        ;                   ;         ;
; GPIO_1[25]                                                                        ;                   ;         ;
; GPIO_1[26]                                                                        ;                   ;         ;
; GPIO_1[27]                                                                        ;                   ;         ;
; GPIO_1[28]                                                                        ;                   ;         ;
; GPIO_1[29]                                                                        ;                   ;         ;
; GPIO_1[30]                                                                        ;                   ;         ;
; GPIO_1[31]                                                                        ;                   ;         ;
; GPIO_1[32]                                                                        ;                   ;         ;
; GPIO_1[33]                                                                        ;                   ;         ;
; GPIO_1[34]                                                                        ;                   ;         ;
; GPIO_1[35]                                                                        ;                   ;         ;
; PS2_CLK2                                                                          ;                   ;         ;
; PS2_DAT2                                                                          ;                   ;         ;
; CLOCK_50                                                                          ;                   ;         ;
; SW[1]                                                                             ;                   ;         ;
;      - VGA_SYNC_N~output                                                          ; 0                 ; 0       ;
; SW[0]                                                                             ;                   ;         ;
;      - doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[0]~feeder ; 0                 ; 0       ;
; KEY[0]                                                                            ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|d1_data_in[0]                         ; 1                 ; 0       ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|read_mux_out[0]~1                     ; 1                 ; 0       ;
;      - doublesync_no_reset:sync_reset_from_key_clk_40|sync_srl16_inferred[0]~0    ; 1                 ; 0       ;
;      - doublesync_no_reset:sync_reset_from_key|sync_srl16_inferred[0]~0           ; 1                 ; 0       ;
; KEY[3]                                                                            ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|d1_data_in[3]                         ; 0                 ; 0       ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|read_mux_out[3]~2                     ; 0                 ; 0       ;
; KEY[1]                                                                            ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|d1_data_in[1]                         ; 0                 ; 0       ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|read_mux_out[1]~0                     ; 0                 ; 0       ;
; KEY[2]                                                                            ;                   ;         ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|d1_data_in[2]                         ; 1                 ; 0       ;
;      - DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|read_mux_out[2]~3                     ; 1                 ; 0       ;
+-----------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                   ; 3347    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Cursor:Cursor_inst|arrow_on                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y18_N24       ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Cursor:Cursor_inst|cur_X[2]~0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y16_N51        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Cursor:Cursor_inst|cur_Y[9]~0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y16_N36        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Cursor:Cursor_inst|debounce[13]~0                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y16_N48        ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen|always0~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y5_N36         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_DATA_FREGEN:out_data_audio|always0~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y12_N54        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause|always0~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y9_N27         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_OUT_PAUSE:out_stop|always0~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y11_N45       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_OUT_PAUSE:wrclk|always0~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y13_N36       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio:audio|DE1_SoC_QSYS_audio_OUT_PAUSE:wrreq|always0~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y14_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_audio_sel:audio_sel|always0~0                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y11_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_rd_addr_cnt[1]~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y15_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_rd_data_cnt[1]~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y15_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_rd_data_cnt[1]~1                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y15_N42        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wb_rd_en                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y13_N21        ; 6       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_wr_data_cnt[0]~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y14_N54        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                                                                                                                                                                        ; FF_X17_Y13_N20             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                            ; FF_X17_Y13_N50             ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                   ; FF_X15_Y13_N7              ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_ienable_reg_irq0~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y9_N21         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                                                                                           ; FF_X12_Y13_N23             ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_stall                                                                                                                                                                                                                                                                                                                                                                           ; FF_X15_Y10_N14             ; 71      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                                                                        ; FF_X11_Y9_N26              ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y15_N12        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y13_N21        ; 940     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_status_reg_pie~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y9_N54        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                                                                                   ; FF_X3_Y8_N26               ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|Add7~1                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X2_Y13_N27         ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|jxuir                                                                                                                                     ; FF_X4_Y2_N25               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                                                                                    ; LABCELL_X4_Y2_N15          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~2                                                                                                                    ; LABCELL_X11_Y3_N6          ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|take_action_ocimem_b                                                                                                                      ; LABCELL_X11_Y3_N18         ; 36      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                                                                                                         ; FF_X4_Y2_N59               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[1]~5                                                                                                                                         ; MLABCELL_X6_Y2_N42         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[1]~6                                                                                                                                         ; MLABCELL_X8_Y2_N30         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[23]~10                                                                                                                                       ; MLABCELL_X6_Y2_N12         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[23]~9                                                                                                                                        ; MLABCELL_X6_Y2_N24         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[36]~17                                                                                                                                       ; MLABCELL_X6_Y2_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy|virtual_state_uir                                                                                                                                                   ; LABCELL_X4_Y2_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                     ; LABCELL_X16_Y3_N6          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                                                                                ; LABCELL_X16_Y3_N24         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[15]~0                                                                                                                                                                                                                                   ; LABCELL_X4_Y2_N30          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break|break_readreg[15]~1                                                                                                                                                                                                                                   ; LABCELL_X10_Y2_N51         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug|resetrequest                                                                                                                                                                                                                                          ; FF_X10_Y3_N44              ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[26]~15                                                                                                                                                                                                                                              ; LABCELL_X11_Y3_N12         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                                                                                               ; LABCELL_X11_Y3_N9          ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|MonDReg[8]~0                                                                                                                                                                                                                                                ; LABCELL_X10_Y3_N45         ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                                                                              ; LABCELL_X16_Y3_N30         ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                  ; FF_X21_Y4_N44              ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y8_N15         ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                ; FF_X11_Y8_N14              ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y5_N27         ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X1_Y8_N9           ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_hbreak_req                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y9_N21         ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                                                                                                               ; FF_X10_Y11_N29             ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[12]~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y11_N9         ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|E_src2[27]~1                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y11_N51        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|Equal185~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y14_N36       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|Equal299~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X4_Y8_N21          ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_iw~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y8_N21          ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|F_stall                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X4_Y8_N27          ; 190     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y8_N51         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X7_Y8_N57          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_ctrl_mem                                                                                                                                                                                                                                                                                                                                                                            ; FF_X11_Y13_N11             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                                                     ; FF_X12_Y9_N41              ; 35      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                          ; FF_X7_Y8_N38               ; 46      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_pipe_flush_waddr[10]~1                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y6_N39         ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_address_offset_field[0]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y14_N51        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|d_writedata[6]~0                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y14_N9         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y15_N0         ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y12_N3        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y4_N42         ; 1651    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                    ; FF_X17_Y7_N35              ; 7       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y5_N3          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y5_N33         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X13_Y5_N15         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y7_N9          ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y5_N0          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_div_freq:div_freq|always0~1                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y10_N18       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                              ; LABCELL_X17_Y8_N57         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                              ; LABCELL_X18_Y6_N54         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y6_N21         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y4_N33          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y4_N24         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y4_N27         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y8_N18         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                   ; FF_X28_Y7_N53              ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y8_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y6_N27         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                    ; FF_X24_Y8_N38              ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y8_N3          ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_key:key|always1~1                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y9_N51         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y8_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y8_N39        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y3_N48         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y6_N21         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y6_N54         ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_data_fregen_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y5_N54         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_empty_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y10_N39        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_full_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y7_N0          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_fifo_used_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y11_N9         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_data_audio_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y10_N36        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_data_audio_s1_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y10_N33        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_data_audio_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y10_N51       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_pause_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y9_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_out_stop_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y11_N3         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_sel_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y11_N33       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_wrclk_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y13_N18        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_wrreq_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y14_N27        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y7_N42         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:div_freq_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y9_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y9_N15         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y9_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y15_N15        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y15_N27        ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyboard_keys_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y15_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modulation_selector_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y10_N9        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y16_N9         ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y16_N45        ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mouse_pos_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y16_N42        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y8_N45         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y8_N51         ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y6_N3          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y6_N0          ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y6_N36         ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y6_N6          ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y5_N21         ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y5_N45         ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y5_N6          ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                 ; FF_X37_Y6_N11              ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y6_N45         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                 ; FF_X37_Y6_N14              ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                 ; FF_X37_Y6_N20              ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                 ; FF_X36_Y4_N8               ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                 ; FF_X36_Y4_N2               ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                 ; FF_X36_Y4_N5               ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:signal_selector_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y9_N48         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y11_N57        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y9_N57         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y8_N54         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y8_N51         ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y12_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                            ; LABCELL_X33_Y10_N21        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X23_Y12_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                            ; MLABCELL_X39_Y7_N15        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X23_Y12_N39        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                            ; LABCELL_X37_Y11_N33        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X23_Y12_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X23_Y12_N24        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X23_Y12_N45        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X27_Y13_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X22_Y12_N27        ; 65      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                                                            ; LABCELL_X33_Y15_N21        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X27_Y13_N48        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X24_Y13_N0         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; MLABCELL_X39_Y12_N27       ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X24_Y13_N48        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X23_Y12_N57        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                ; LABCELL_X18_Y4_N36         ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X24_Y6_N39         ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X33_Y10_N30        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y7_N30         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X37_Y11_N12        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X35_Y10_N33        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X37_Y9_N24         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X33_Y11_N12        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                              ; LABCELL_X36_Y8_N3          ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                              ; LABCELL_X35_Y8_N42         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X30_Y15_N27        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X30_Y16_N0         ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X51_Y8_N36         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X33_Y13_N24        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                              ; LABCELL_X35_Y14_N18        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                                ; LABCELL_X22_Y5_N45         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                    ; LABCELL_X23_Y12_N54        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X18_Y4_N42         ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X16_Y4_N32              ; 63      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X22_Y12_N42        ; 90      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                                ; FF_X23_Y13_N23             ; 179     ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                ; FF_X22_Y13_N59             ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Equal1~0                                                                                                                                                                                                               ; LABCELL_X33_Y5_N0          ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                     ; LABCELL_X33_Y4_N21         ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                                             ; LABCELL_X33_Y5_N21         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                      ; LABCELL_X33_Y4_N30         ; 88      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                          ; FF_X34_Y2_N35              ; 95      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_to_sdram_agent|av_readdatavalid~1                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y6_N6         ; 21      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[16]~1                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y6_N48        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|always2~0                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y6_N42         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|burst_stalled~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y6_N12        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register_lint~5                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y6_N15        ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                                                 ; LABCELL_X36_Y6_N24         ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                                       ; LABCELL_X36_Y7_N51         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_to_nios_2_datamaster_agent|m0_read~0                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y12_N24        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y13_N0         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y13_N12        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y7_N9          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y4_N12         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y2_N54         ; 48      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                            ; FF_X35_Y3_N29              ; 88      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y7_N39         ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y8_N15         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_modulation_selector:modulation_selector|always0~1                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y10_N42       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 3400    ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 300     ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|Mux2~1                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y2_N21        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|always2~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y5_N24        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y2_N12         ; 51      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y2_N3          ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|Equal1~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y1_N45         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|Mux12~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y1_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|WideOr10                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y2_N57        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|WideOr9~1                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y2_N51        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|active_rnw~1                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y2_N6          ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_cmd[0]~0                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y2_N21        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_refs[0]~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y1_N36         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|i_state[1]                                                                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y1_N2               ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_addr[1]~1                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y2_N30         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_next[4]~0                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y2_N42        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[4]~4                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y2_N12         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ; FF_X24_Y2_N22              ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|m_state[6]                                                                                                                                                                                                                                                                                                                                                                        ; FF_X25_Y2_N25              ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_signal_selector:signal_selector|always0~2                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y9_N36         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|always0~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y13_N12        ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|always0~1                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y13_N3         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y13_N39        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y14_N51        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y14_N45        ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y13_N57        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y5_N1  ; 521     ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|Equal19~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y17_N42        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|a_graycounter_ov6:rdptr_g1p|_~0                                                                                                                                                                                                                                  ; MLABCELL_X39_Y16_N54       ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                    ; FF_X39_Y16_N11             ; 96      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y16_N57        ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]~2                                                                                                                                                                                                                                                                                            ; LABCELL_X36_Y16_N3         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]~2                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y16_N27       ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]~3                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y17_N39       ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]~1                                                                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y17_N48        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                                                                                                                                                                                                                     ; FF_X37_Y17_N53             ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                                                                                                                                                                                                   ; FF_X39_Y16_N47             ; 104     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data_pre_ln~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y16_N3         ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|always32~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y11_N27        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[24]~78                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y11_N24       ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[0]                                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y11_N3        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[10]                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y12_N48        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[11]                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y12_N39        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[12]                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y12_N42        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[13]                                                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y12_N45       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[14]                                                                                                                                                                                                                                                                                           ; LABCELL_X57_Y12_N45        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[15]                                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y12_N51        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[16]                                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y12_N6         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[17]                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y11_N48        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[1]                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y12_N3         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[2]                                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y12_N48       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[3]                                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y12_N30       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[4]                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y12_N57        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[5]                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y12_N15        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[6]                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y12_N6         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[7]                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y12_N27        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[8]                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y12_N30        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[9]                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y12_N33        ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[10]~1                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y12_N30        ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[22]~2                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y14_N21        ; 24      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_valid~0                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y12_N39        ; 24      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y12_N15        ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~1                                                                                                                                                                                                                                                           ; LABCELL_X48_Y11_N45        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~3                                                                                                                                                                                                                                                           ; LABCELL_X48_Y11_N51        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~4                                                                                                                                                                                                                                                           ; LABCELL_X48_Y11_N42        ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~5                                                                                                                                                                                                                                                           ; LABCELL_X48_Y11_N48        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[31]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y10_N0         ; 69      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[1]                                                                                                                                                                                                                                                                        ; FF_X46_Y11_N56             ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[23]~1                                                                                                                                                                                                                                                                              ; LABCELL_X46_Y11_N27        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state[1]                                                                                                                                                                                                                                                                                        ; FF_X46_Y11_N2              ; 37      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6]~0_OTERM267                                                   ; FF_X43_Y12_N29             ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0 ; LABCELL_X45_Y6_N3          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0                                                               ; LABCELL_X45_Y6_N12         ; 45      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1                                                               ; LABCELL_X45_Y6_N6          ; 45      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2                                                               ; LABCELL_X45_Y6_N0          ; 45      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][18]~0                                                   ; LABCELL_X45_Y5_N15         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][23]~31                                                  ; LABCELL_X45_Y5_N0          ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][42]~62                                                  ; LABCELL_X45_Y5_N12         ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_wrreq                                                                                                                                                                                                        ; LABCELL_X46_Y7_N48         ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid~0_OTERM632                                                                                                                                                                                                ; FF_X42_Y5_N8               ; 146     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][23]~0                                                                                                                                                                                                             ; LABCELL_X42_Y11_N48        ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~1_OTERM457                                                                                                                                                                                                                                                                                                                 ; FF_X43_Y12_N56             ; 55      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|Decoder0~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y13_N51        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                                                  ; FF_X48_Y9_N53              ; 67      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read~0                                                                                                                                                                                                                                                                                                ; LABCELL_X48_Y9_N51         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|do_control_packet                                                                                                                                                                                                                                                                                             ; FF_X48_Y12_N41             ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[2]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y9_N30         ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[1]~2                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y9_N33         ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state[2]                                                                                                                                                                                                                                                                                                      ; FF_X48_Y11_N2              ; 18      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; FF_X46_Y6_N56              ; 1588    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                              ; FF_X8_Y5_N14               ; 446     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                                                                                                                                                                     ; FF_X10_Y4_N28              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                                                      ; FF_X10_Y4_N2               ; 990     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                              ; FF_X25_Y15_N14             ; 118     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                              ; FF_X31_Y16_N44             ; 132     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                  ; FF_X30_Y2_N47              ; 1569    ; Async. clear, Async. load                          ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal0~6                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y17_N33       ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync                                                                                                                                                                                                                                                                                                                           ; FF_X24_Y19_N53             ; 40      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3                                                                                                                                                                                                                                                                                                                                  ; FF_X24_Y21_N59             ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[0]~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y19_N51        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[0]~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y19_N30        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[0]~0                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y19_N12        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|ScanBytes[0][1]~1                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y19_N12        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|ScanBytes[1][0]~2                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y19_N15        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|ScanBytes[2][2]~0                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y19_N18       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|ScanBytes[3][0]~3                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y19_N18        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|ScanBytes[4][3]~5                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y19_N36        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|ScanBytes[5][3]~4                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y19_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|ScanBytes[6][0]~7                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y19_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|ScanBytes[7][0]~6                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y19_N39        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Keyboard_Controller:kc0|ScanCodeToEvent:scte|WideNor206                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y19_N21       ; 65      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 220     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; always1~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y18_N24        ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; doublesync_no_reset:sync_HOLDING_SPACE|sync_srl16_inferred[1]                                                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y19_N16             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; doublesync_no_reset:sync_reset_from_key_clk_40|sync_srl16_inferred[1]                                                                                                                                                                                                                                                                                                                                                      ; FF_X19_Y16_N41             ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; doublesync_no_reset:sync_reset_from_key|sync_srl16_inferred[1]                                                                                                                                                                                                                                                                                                                                                             ; FF_X33_Y17_N50             ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|LessThan1~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y17_N54        ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[4]~1                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y18_N48       ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy                                                                                                                                                                                                                                                                                                                                                              ; FF_X23_Y16_N38             ; 11      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; plot_graph:plot_graph1|Dif_SCROLL[4]~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y18_N48        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE~0                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y18_N9        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                        ; LABCELL_X1_Y7_N48          ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                        ; FF_X17_Y27_N47             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                        ; FF_X17_Y27_N50             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                        ; FF_X16_Y27_N8              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                        ; FF_X16_Y27_N5              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                        ; FF_X13_Y27_N8              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                        ; FF_X12_Y27_N38             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                        ; FF_X13_Y27_N50             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                        ; FF_X11_Y25_N8              ; 23      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                     ; FF_X10_Y25_N56             ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y27_N45        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y4_N15          ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y4_N21          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                      ; FF_X2_Y4_N44               ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                     ; FF_X2_Y4_N35               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y4_N18          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y4_N12          ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X2_Y4_N42          ; 5       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X2_Y4_N45          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X2_Y4_N27          ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sampler                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y18_N3        ; 23      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                   ; FF_X2_Y2_N53               ; 69      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4                                                                                      ; LABCELL_X1_Y3_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                        ; LABCELL_X1_Y3_N0           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                           ; MLABCELL_X3_Y2_N18         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                                                                                           ; MLABCELL_X3_Y1_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                                                          ; MLABCELL_X3_Y1_N12         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5                                                                                             ; LABCELL_X2_Y2_N51          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1                                                                              ; MLABCELL_X3_Y3_N15         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3                                                                                                ; MLABCELL_X3_Y3_N48         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                      ; LABCELL_X2_Y2_N15          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                                                    ; MLABCELL_X3_Y1_N18         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                                                                                    ; MLABCELL_X3_Y1_N21         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                                      ; LABCELL_X1_Y2_N36          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                 ; LABCELL_X1_Y2_N54          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; FF_X2_Y3_N44               ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; FF_X3_Y3_N53               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                        ; FF_X3_Y3_N41               ; 46      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; FF_X3_Y2_N32               ; 68      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                 ; MLABCELL_X3_Y3_N45         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                       ; FF_X4_Y3_N14               ; 48      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                     ; MLABCELL_X3_Y2_N24         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ~VCC                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y21_N51        ; 10      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                         ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                     ; PIN_AF14                   ; 3347    ; Global Clock         ; GCLK4            ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0]                                ; FRACTIONALPLL_X0_Y15_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                  ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 3400    ; Global Clock         ; GCLK7            ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]                                  ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 1       ; Global Clock         ; GCLK3            ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]                                  ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 300     ; Global Clock         ; GCLK0            ; --                        ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1  ; 521     ; Global Clock         ; GCLK5            ; --                        ;
+--------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                           ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                         ; 1652    ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1588    ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 1569    ;
; DE1_SoC_QSYS:U0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                          ; 990     ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|A_stall                                                                                                                   ; 940     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+--------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                          ; Location                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+--------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht|altsyncram:the_altsyncram|altsyncram_09t1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; DE1_SoC_QSYS_cpu_bht_ram.mif                 ; M10K_X5_Y8_N0                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_tvo1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                                         ; M10K_X14_Y15_N0, M10K_X14_Y14_N0                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_0us1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216  ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1           ; 0          ; DE1_SoC_QSYS_cpu_dc_tag_ram.mif              ; M10K_X14_Y12_N0                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_4ap1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                                         ; M10K_X14_Y13_N0                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_lpp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                         ; M10K_X5_Y7_N0, M10K_X14_Y7_N0, M10K_X14_Y6_N0, M10K_X5_Y6_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_blt1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072  ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0          ; DE1_SoC_QSYS_cpu_ic_tag_ram.mif              ; M10K_X14_Y5_N0                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a1l1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; DE1_SoC_QSYS_cpu_ociram_default_contents.mif ; M10K_X14_Y3_N0                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_0ns1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; DE1_SoC_QSYS_cpu_rf_ram_a.mif                ; M10K_X5_Y12_N0                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1ns1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; DE1_SoC_QSYS_cpu_rf_ram_b.mif                ; M10K_X5_Y11_N0                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                         ; M10K_X5_Y4_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Power Up Condition Mismatches                                ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|altsyncram_0p42:FIFOram|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                         ; M10K_X14_Y4_N0                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Power Up Condition Mismatches                                ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_tvs1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                         ; M10K_X38_Y8_N0                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting                       ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_3o02:auto_generated|altsyncram_h8j1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 25           ; 1024         ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 25600 ; 1024                        ; 25                          ; 1024                        ; 25                          ; 25600               ; 3           ; 0          ; None                                         ; M10K_X41_Y14_N0, M10K_X38_Y14_N0, M10K_X41_Y13_N0            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 24                          ; 64                          ; 24                          ; 1536                ; 1           ; 0          ; None                                         ; M10K_X41_Y8_N0                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Power Up Condition Mismatches                                ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 52           ; 2            ; 52           ; yes                    ; no                      ; yes                    ; yes                     ; 104   ; 2                           ; 44                          ; 2                           ; 44                          ; 88                  ; 2           ; 0          ; None                                         ; M10K_X49_Y5_N0, M10K_X49_Y7_N0                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                                               ;
; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 640          ; 10           ; 640          ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 6400  ; 640                         ; 7                           ; 640                         ; 7                           ; 4480                ; 1           ; 0          ; None                                         ; M10K_X26_Y17_N0                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 640          ; 10           ; 640          ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 6400  ; 640                         ; 7                           ; 640                         ; 7                           ; 4480                ; 2           ; 0          ; None                                         ; M10K_X26_Y17_N0, M10K_X26_Y18_N0                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+--------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                  ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y10_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 19,603 / 289,320 ( 7 % )  ;
; C12 interconnects                           ; 181 / 13,420 ( 1 % )      ;
; C2 interconnects                            ; 5,584 / 119,108 ( 5 % )   ;
; C4 interconnects                            ; 3,143 / 56,300 ( 6 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 2,052 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,414 / 84,580 ( 5 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 649 / 12,676 ( 5 % )      ;
; R14/C12 interconnect drivers                ; 794 / 20,720 ( 4 % )      ;
; R3 interconnects                            ; 7,858 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 11,721 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 15 / 360 ( 4 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 241          ; 37           ; 241          ; 0            ; 0            ; 245       ; 241          ; 0            ; 245       ; 245       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 80           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 208          ; 4            ; 245          ; 245          ; 0         ; 4            ; 245          ; 0         ; 0         ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 165          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FAN_CTRL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x1            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                                          ; Destination Clock(s)                                                  ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; U0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                            ; U0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk         ; 532.5             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy                                                                                                                                                            ; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 495.3             ;
; CLOCK_50                                                                                                                                                                                                                 ; CLOCK_50                                                              ; 385.9             ;
; altera_reserved_tck                                                                                                                                                                                                      ; altera_reserved_tck                                                   ; 263.0             ;
; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy                                                                                      ; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 254.8             ;
; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                               ; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 124.8             ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                     ; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 100.1             ;
; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy,Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 56.9              ;
; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                    ; U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 56.8              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 9.258             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 9.213             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 9.198             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 9.076             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 9.047             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 8.994             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 8.977             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 8.918             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 8.829             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 8.811             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10]                                                                                                                                                                                                                                                                                    ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 8.715             ;
; plot_graph:plot_graph1|Dif_SCROLL[8]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.361             ;
; plot_graph:plot_graph1|Dif_SCROLL[0]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.358             ;
; plot_graph:plot_graph1|Dif_SCROLL[5]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.340             ;
; plot_graph:plot_graph1|Dif_SCROLL[6]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.339             ;
; plot_graph:plot_graph1|Dif_SCROLL[2]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.338             ;
; plot_graph:plot_graph1|Dif_SCROLL[7]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.337             ;
; plot_graph:plot_graph1|Dif_SCROLL[4]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.335             ;
; plot_graph:plot_graph1|Dif_SCROLL[1]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.335             ;
; plot_graph:plot_graph1|Dif_SCROLL[3]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.334             ;
; plot_graph:plot_graph1|Dif_SCROLL[9]                                                                                                                                                                                                                                                                                                                ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                 ; 8.143             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.834             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.780             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                                                                                                                                                                  ; 7.577             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.514             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.469             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[8]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.458             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.455             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.428             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.417             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.398             ;
; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                                                                                                                                                                                                                                                                                                           ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.378             ;
; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[1]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.186             ;
; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[3]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.186             ;
; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[2]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.186             ;
; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[5]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.170             ;
; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[4]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.170             ;
; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[6]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.076             ;
; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[7]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.076             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[10]                                                                                                                                                                                                                                                                                    ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 7.015             ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[5]                                                                                                                                                                                                                                                                                                             ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.991             ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[4]                                                                                                                                                                                                                                                                                                             ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.991             ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[3]                                                                                                                                                                                                                                                                                                             ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.991             ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[2]                                                                                                                                                                                                                                                                                                             ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.991             ;
; plot_graph:plot_graph2|SDRAM_OUT_ANT[7]                                                                                                                                                                                                                                                                                                             ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.953             ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[6]                                                                                                                                                                                                                                                                                                             ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.953             ;
; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[5]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.936             ;
; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[4]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.936             ;
; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[3]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.936             ;
; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[2]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.936             ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[7]                                                                                                                                                                                                                                                                                                             ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.916             ;
; plot_graph:plot_graph1|SDRAM_OUT_ANT[1]                                                                                                                                                                                                                                                                                                             ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.896             ;
; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[1]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.884             ;
; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[7]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.843             ;
; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|q_b[6]                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.843             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[0]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.456             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[1]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.163             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[2]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.027             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[3]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 6.006             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[4]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 5.859             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[6]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 5.809             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[5]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 5.809             ;
; Cursor:Cursor_inst|cur_Y[5]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 5.803             ;
; Cursor:Cursor_inst|cur_Y[4]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 5.803             ;
; Cursor:Cursor_inst|cur_Y[7]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 5.783             ;
; Cursor:Cursor_inst|cur_Y[6]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 5.783             ;
; Cursor:Cursor_inst|cur_Y[2]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 5.782             ;
; Cursor:Cursor_inst|cur_Y[3]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 5.782             ;
; Cursor:Cursor_inst|cur_Y[1]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 5.703             ;
; Cursor:Cursor_inst|cur_Y[0]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 5.703             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[8]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 5.654             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[7]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 5.654             ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_x[9]                                                                                                                                                                                                                                                                                     ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 5.381             ;
; Cursor:Cursor_inst|cur_Y[9]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 5.006             ;
; Cursor:Cursor_inst|cur_Y[8]                                                                                                                                                                                                                                                                                                                         ; Cursor:Cursor_inst|arrow                                                                                                                                                                                                                                                                                                                                 ; 4.952             ;
; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1]                                                                                                                                                                                                                                                                                 ; video_g_out[1]                                                                                                                                                                                                                                                                                                                                           ; 4.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[19]                                                                        ; 2.607             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 2.232             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.993             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck|sr[19]                                                                        ; 1.950             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                                              ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                    ; 1.948             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                  ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                    ; 1.844             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int[0]                                                                                                                                                                                                                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                                                                                                                                                             ; 1.735             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int[2]                                                                                                                                                                                                                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                                                                                                                                                             ; 1.642             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                                            ; 1.635             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                                                                                                                                                       ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                                                                                                                                     ; 1.612             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                                                                                                                                               ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                                                                                                                                                             ; 1.601             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_s1f1:auto_generated|a_dpfifo_u6d1:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                    ; 1.597             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[10]                                                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_tvo1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                   ; 1.474             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[11]                                                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_tvo1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                   ; 1.429             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[12]                                                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_tvo1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                   ; 1.428             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[8]                                                                                                                                                                                                                                                                                                   ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_tvo1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                    ; 1.426             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                                                                                                                                                      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                                                                                                                                     ; 1.407             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                                                                                                                                                       ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                                                                                                                                     ; 1.407             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|M_st_data[15]                                                                                                                                                                                                                                                                                                  ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_tvo1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                   ; 1.397             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                                                                                                                                                       ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                                                                                                                                     ; 1.377             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int[3]                                                                                                                                                                                                                 ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                                                                                                                                     ; 1.309             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                                                                                                                                                            ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                                                                                                                                     ; 1.309             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                                                                                                                                                      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                                                                                                                                     ; 1.309             ;
; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                                                                                                                                                      ; DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                                                                                                                                                     ; 1.309             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "dds_and_nios_lab"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: e:/quartus/quartus_prime/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: e:/quartus/quartus_prime/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (11114): Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 5 clocks (5 global)
    Info (11162): DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3336 fanout uses global clock CLKCTRL_G7
    Info (11162): DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3
    Info (11162): DE1_SoC_QSYS:U0|DE1_SoC_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 278 fanout uses global clock CLKCTRL_G0
    Info (11162): DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|DE1_SoC_QSYS_vga_vga_clk:vga_clk|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 505 fanout uses global clock CLKCTRL_G5
    Info (11162): CLOCK_50~inputCLKENA0 with 3465 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vipitc131_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_3o02
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332104): Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance U0|vga|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(64): U0|vga|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2 File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 65
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1 File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 65
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*|is_mode_match[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_mode_match[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*|is_interlaced[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_interlaced[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*|is_serial_output[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_serial_output[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sample_count[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_blank[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_blank[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_blank[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_ap_line[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*|is_standard[*][* could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_standard[*][*}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_sample[*][*}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_subsample[*][*}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_line[*][*}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][*}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*|is_anc_line[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_anc_line[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_anc_line[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_valid_mode[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*|dirty_mode[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|dirty_mode[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
Info (332104): Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc'
Info (332104): Reading SDC File: 'dds_and_nios_lab.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at dds_and_nios_lab.sdc(21): *AudioDacDeltaStereo:AudioDacDeltaStereo_inst|frecGen:frecGen_inst|out_tmp* could not be matched with a register File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.sdc Line: 21
Warning (332049): Ignored create_clock at dds_and_nios_lab.sdc(21): Argument <targets> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.sdc Line: 21
    Info (332050): create_clock -name freqgen_audio_dac  -period 1000 [get_registers {*AudioDacDeltaStereo:AudioDacDeltaStereo_inst|frecGen:frecGen_inst|out_tmp*}]  File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.sdc Line: 21
Warning (332174): Ignored filter at dds_and_nios_lab.sdc(22): *frecGen:frecGen_plots|out_tmp* could not be matched with a register File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.sdc Line: 22
Warning (332049): Ignored create_clock at dds_and_nios_lab.sdc(22): Argument <targets> is an empty collection File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.sdc Line: 22
    Info (332050): create_clock -name freqgen_plots -period 1000 [get_registers {*frecGen:frecGen_plots|out_tmp*}] File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.sdc Line: 22
Warning (332174): Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332055): Command remove_from_collection failed
    Warning (332089): Positional argument collection_obj_2 with value freqgen_audio_dac could not match any element of the following types: ( clk )
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              } File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/sdc_scripts.tcl Line: 10
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 20 -duty_cycle 50.00 -name {U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {U0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 7 -duty_cycle 50.00 -name {U0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {U0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {U0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 7 -phase -192.86 -duty_cycle 50.00 -name {U0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {U0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {U0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 40 -duty_cycle 50.00 -name {U0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {U0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {U0|vga|vga_clk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name {U0|vga|vga_clk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {U0|vga|vga_clk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: ==================================================================================================
Info: timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred[0]*, max_delay = 40.0  min_delay = -15
Info: ==================================================================================================
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy
    Info (332105): create_clock -period 39.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U0|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: U0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U0|vga|vga_clk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 13 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):   39.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332111):   39.000 hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy
    Info (332111):    1.000 U0|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    7.000 U0|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    7.000 U0|pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   40.000 U0|pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.125 U0|vga|vga_clk|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   25.000 U0|vga|vga_clk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance U0|vga|alt_vip_itc_0
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==================================================================================================
Info: timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred[0]*, max_delay = 40.0  min_delay = -15
Info: ==================================================================================================
Info (176235): Finished register packing
    Extra Info (176218): Packed 26 registers into blocks of type Block RAM
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 34 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance U0|vga|alt_vip_itc_0
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==================================================================================================
Info: timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred[0]*, max_delay = 40.0  min_delay = -15
Info: ==================================================================================================
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 188 ps
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance U0|vga|alt_vip_itc_0
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==================================================================================================
Info: timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred[0]*, max_delay = 40.0  min_delay = -15
Info: ==================================================================================================
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:18
Info (176233): Starting register packing
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance U0|vga|alt_vip_itc_0
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==================================================================================================
Info: timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred[0]*, max_delay = 40.0  min_delay = -15
Info: ==================================================================================================
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:50
Info (170189): Fitter placement preparation operations beginning
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance U0|vga|alt_vip_itc_0
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==================================================================================================
Info: timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred[0]*, max_delay = 40.0  min_delay = -15
Info: ==================================================================================================
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:34
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:30
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance U0|vga|alt_vip_itc_0
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==================================================================================================
Info: timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred[0]*, max_delay = 40.0  min_delay = -15
Info: ==================================================================================================
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:02:02
Info (11888): Total time spent on timing analysis during the Fitter is 46.96 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance U0|vga|alt_vip_itc_0
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks
Info: ==========================================================================
Info: ==================================================================================================
Info: timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred[0]*, max_delay = 40.0  min_delay = -15
Info: ==================================================================================================
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:37
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 142
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 144
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 14
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 15
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 17
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 50
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 53
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 54
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 143
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.v Line: 145
Info (144001): Generated suppressed messages file D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 7057 megabytes
    Info: Processing ended: Tue Jun 20 09:18:32 2023
    Info: Elapsed time: 00:05:56
    Info: Total CPU time (on all processors): 00:06:59


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Study/UBC study materials/UBC Fourth Year - Summer Term/CPEN 311/Labs/Lab_5/Lab5_template_de1soc/dds_and_nios_lab.fit.smsg.


