Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Sat Mar 19 04:53:23 2022
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.42
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      0.59
  Total Negative Slack:         -0.56
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.66
  Critical Path Slack:          -0.01
  Critical Path Clk Period:      1.22
  Total Negative Slack:         -0.08
  No. of Violating Paths:        9.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          0.99
  Critical Path Slack:           0.05
  Critical Path Clk Period:      1.22
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          0.96
  Critical Path Slack:           0.05
  Critical Path Clk Period:      1.18
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.03
  Total Hold Violation:         -0.25
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                389
  Buf/Inv Cell Count:              73
  Buf Cell Count:                   9
  Inv Cell Count:                  64
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       285
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180550.221768
  Noncombinational Area:
                        120833.592340
  Buf/Inv Area:            118.431104
  Total Buffer Area:            34.31
  Total Inverter Area:          84.12
  Macro/Black Box Area:  69436.171875
  Net Area:                986.846330
  -----------------------------------
  Cell Area:            370819.985982
  Design Area:          371806.832313


  Design Rules
  -----------------------------------
  Total Number of Nets:           531
  Nets With Violations:            10
  Max Trans Violations:            10
  Max Cap Violations:               0
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  0.62
  Mapping Optimization:                3.10
  -----------------------------------------
  Overall Compile Time:                9.23
  Overall Compile Wall Clock Time:    10.00

  --------------------------------------------------------------------

  Design  WNS: 0.07  TNS: 0.64  Number of Violating Paths: 19


  Design (Hold)  WNS: 0.03  TNS: 0.25  Number of Violating Paths: 8

  --------------------------------------------------------------------


1
