Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Thu Sep 29 19:37:24 2016
| Host             : DESKTOP-HIKKS0C running 64-bit major release  (build 9200)
| Command          : report_power -file designWrapper_power_routed.rpt -pb designWrapper_power_summary_routed.pb -rpx designWrapper_power_routed.rpx
| Design           : designWrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.062 |
| Dynamic (W)              | 0.001 |
| Device Static (W)        | 0.062 |
| Effective TJA (C/W)      | 4.8   |
| Max Ambient (C)          | 99.7  |
| Junction Temperature (C) | 25.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        7 |       --- |             --- |
| Slice Logic    |    <0.001 |      223 |       --- |             --- |
|   LUT as Logic |    <0.001 |       71 |     20800 |            0.34 |
|   CARRY4       |    <0.001 |        8 |      8150 |            0.10 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Register     |    <0.001 |      125 |     41600 |            0.30 |
|   Others       |     0.000 |        9 |       --- |             --- |
| Signals        |    <0.001 |      209 |       --- |             --- |
| I/O            |    <0.001 |        6 |       210 |            2.86 |
| Static Power   |     0.062 |          |           |                 |
| Total          |     0.062 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.007 |       0.001 |      0.006 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+---------------------+-----------------+
| Clock                     | Domain              | Constraint (ns) |
+---------------------------+---------------------+-----------------+
| slowClk                   | slowClk             |          1000.0 |
| spi/ctrlUnit/ctrlState[0] | spi/ctrlUnit/out[0] |          2000.0 |
| spi/ctrlUnit/ctrlState[1] | spi/ctrlUnit/out[1] |          4000.0 |
| spi/ctrlUnit/ctrlState[2] | spi/ctrlUnit/out[2] |          8000.0 |
| sys_clk_pin               | CLK100MHZ           |            10.0 |
+---------------------------+---------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------+-----------+
| Name          | Power (W) |
+---------------+-----------+
| designWrapper |    <0.001 |
|   regFile     |    <0.001 |
|   spi         |    <0.001 |
|     ctrlUnit  |    <0.001 |
|     sr        |    <0.001 |
+---------------+-----------+


