// Seed: 734926062
module module_0;
  reg id_1;
  reg id_2;
  reg id_3;
  assign id_2 = id_1;
  supply0 id_4;
  tri0 id_5 = (1);
  always @(posedge 1) begin
    id_4 = 1;
    id_2 <= 1;
    id_3 = id_1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output logic id_2,
    input tri id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wor id_6,
    input wor id_7,
    input supply1 id_8
);
  assign id_2 = 1;
  always id_2 = #1  ~(1);
  and (id_1, id_3, id_6, id_7, id_8);
  module_0();
endmodule
