<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml VPX_BRD_SP3AN_CTRL.twx VPX_BRD_SP3AN_CTRL.ncd -o
VPX_BRD_SP3AN_CTRL.twr VPX_BRD_SP3AN_CTRL.pcf -ucf VPX_BRD_SP3AN_CTRL.ucf

</twCmdLine><twDesign>VPX_BRD_SP3AN_CTRL.ncd</twDesign><twDesignPath>VPX_BRD_SP3AN_CTRL.ncd</twDesignPath><twPCF>VPX_BRD_SP3AN_CTRL.pcf</twPCF><twPcfPath>VPX_BRD_SP3AN_CTRL.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fgg400"><twDevName>xc3s400an</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2012-10-12</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X42Y56.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.534</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.878</twDel><twSUTime>0.656</twSUTime><twTotPathDel>4.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X38Y49.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y56.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y56.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.252</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>4.534</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>71.7</twPctLog><twPctRoute>28.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X38Y48.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.326</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.046</twDel><twSUTime>0.280</twSUTime><twTotPathDel>2.326</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X38Y49.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y48.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.516</twLogDel><twRouteDel>0.810</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X40Y48.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.720</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.049</twDel><twSUTime>0.671</twSUTime><twTotPathDel>1.720</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X38Y49.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.291</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>1.720</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X40Y48.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.289</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.839</twDel><twSUTime>-0.450</twSUTime><twTotPathDel>1.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X38Y49.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y48.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.289</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X38Y48.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>1.773</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.636</twDel><twSUTime>-0.137</twSUTime><twTotPathDel>1.773</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X38Y49.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y48.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.126</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>1.773</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X42Y56.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>3.541</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.103</twDel><twSUTime>-0.438</twSUTime><twTotPathDel>3.541</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X38Y49.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.017</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y56.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y56.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>2.515</twLogDel><twRouteDel>1.026</twRouteDel><twTotDel>3.541</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>71.0</twPctLog><twPctRoute>29.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X38Y49.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.912</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.912</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.366</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.673</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>3.912</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.767</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.767</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X38Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>1.939</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.697</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.697</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.G2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>1.941</twRouteDel><twTotDel>3.697</twTotDel><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="29" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.303</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y78.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>13.697</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.303</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>0.427</twRouteDel><twTotDel>1.303</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>67.2</twPctLog><twPctRoute>32.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y78.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="32"><twSlack>0.955</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.955</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_SP3AN_GCLK = PERIOD &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;" ScopeName="">TS_SP3AN_GCLK = PERIOD TIMEGRP &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.800</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_SP3AN_GCLK = PERIOD TIMEGRP &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/U1_CLKIN_IBUFG_OUT"/><twPinLimit anchorID="36" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/U1_CLKIN_IBUFG_OUT"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tdcmpc" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST1/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/U1_CLKIN_IBUFG_OUT"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_SP3AN_GCLK = PERIOD &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;" ScopeName="">TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF = PERIOD TIMEGRP         &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF&quot; TS_SP3AN_GCLK * 16         HIGH 50%;</twConstName><twItemCnt>23527</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>941</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>50.000</twMinPer></twConstHead><twPathRptBanner iPaths="83" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/PW_c_21 (SLICE_X38Y61.G3), 83 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>149.873</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/PW_c_21</twDest><twTotPathDel>10.017</twTotPathDel><twClkSkew dest = "0.554" src = "0.664">0.110</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/PW_c_21</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X22Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y71.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N43</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_N0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1124</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1209</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;20&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;2&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_21</twBEL></twPathDel><twLogDel>4.920</twLogDel><twRouteDel>5.097</twRouteDel><twTotDel>10.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>149.918</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/PW_c_21</twDest><twTotPathDel>9.972</twTotPathDel><twClkSkew dest = "0.554" src = "0.664">0.110</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/PW_c_21</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X22Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y70.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N43</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_N0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1124</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1209</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;20&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;2&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_21</twBEL></twPathDel><twLogDel>4.920</twLogDel><twRouteDel>5.052</twRouteDel><twTotDel>9.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>150.643</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/PW_c_21</twDest><twTotPathDel>9.275</twTotPathDel><twClkSkew dest = "0.415" src = "0.497">0.082</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/PW_c_21</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X32Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N43</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_N0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1124</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1209</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;20&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;2&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_21</twBEL></twPathDel><twLogDel>4.845</twLogDel><twRouteDel>4.430</twRouteDel><twTotDel>9.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="83" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/PW_c_22 (SLICE_X38Y60.F1), 83 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>150.037</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/PW_c_22</twDest><twTotPathDel>9.853</twTotPathDel><twClkSkew dest = "0.554" src = "0.664">0.110</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/PW_c_22</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X22Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y71.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg1_d&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N43</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_N0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1124</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1209</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y60.F1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y60.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;22&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;1&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_22</twBEL></twPathDel><twLogDel>4.905</twLogDel><twRouteDel>4.948</twRouteDel><twTotDel>9.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>150.082</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/PW_c_22</twDest><twTotPathDel>9.808</twTotPathDel><twClkSkew dest = "0.554" src = "0.664">0.110</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/PW_c_22</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X22Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y70.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_ucd9222_pg2_d&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N43</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_N0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1124</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1209</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y60.F1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y60.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;22&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;1&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_22</twBEL></twPathDel><twLogDel>4.905</twLogDel><twRouteDel>4.903</twRouteDel><twTotDel>9.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>150.807</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/PW_c_22</twDest><twTotPathDel>9.111</twTotPathDel><twClkSkew dest = "0.415" src = "0.497">0.082</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/PW_c_22</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X32Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/dspb_pgucd9222_d&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N43</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_N0</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1124</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;178</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1152</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1194</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;0&gt;1209</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y60.F1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y60.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_c&lt;22&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_c_mux0000&lt;1&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/PW_c_22</twBEL></twPathDel><twLogDel>4.830</twLogDel><twRouteDel>4.281</twRouteDel><twTotDel>9.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="159" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20 (SLICE_X28Y71.F1), 159 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>150.200</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20</twDest><twTotPathDel>9.747</twTotPathDel><twClkSkew dest = "0.424" src = "0.477">0.053</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N53</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In510</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>dspb_resetfullz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_resetfullz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>dspb_resetfullz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y71.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter&lt;20&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;3&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20</twBEL></twPathDel><twLogDel>4.337</twLogDel><twRouteDel>5.410</twRouteDel><twTotDel>9.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>150.213</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20</twDest><twTotPathDel>9.734</twTotPathDel><twClkSkew dest = "0.424" src = "0.477">0.053</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N53</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In510</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>dspb_resetfullz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_resetfullz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>dspb_resetfullz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157_F</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y71.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter&lt;20&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;3&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20</twBEL></twPathDel><twLogDel>4.337</twLogDel><twRouteDel>5.397</twRouteDel><twTotDel>9.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>150.322</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd2</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20</twDest><twTotPathDel>9.620</twTotPathDel><twClkSkew dest = "0.424" src = "0.482">0.058</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd2</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N53</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_FFd4-In510</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>dspb_resetfullz_o</twComp><twBEL>Inst_vpx_brd_ctrl_core/dspb_resetfullz_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>dspb_resetfullz_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;155</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;155</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y59.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;155</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y59.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157_G</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;157</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;0&gt;170</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y71.F1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y71.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter&lt;20&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_mux0000&lt;3&gt;1</twBEL><twBEL>Inst_vpx_brd_ctrl_core/Inst_reset_req_ctrl_b/delay_timing_counter_20</twBEL></twPathDel><twLogDel>4.337</twLogDel><twRouteDel>5.283</twRouteDel><twTotDel>9.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF = PERIOD TIMEGRP
        &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF&quot; TS_SP3AN_GCLK * 16
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/rst_r_2 (SLICE_X45Y45.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.793</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/rst_r_1</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/rst_r_2</twDest><twTotPathDel>0.798</twTotPathDel><twClkSkew dest = "0.032" src = "0.027">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/rst_r_1</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/rst_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y44.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/rst_r&lt;1&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/rst_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/rst_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/rst_r&lt;2&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/rst_r_2</twBEL></twPathDel><twLogDel>0.479</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/resetfull_req_n (SLICE_X28Y45.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/fullreset_n_50s2</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/resetfull_req_n</twDest><twTotPathDel>0.869</twTotPathDel><twClkSkew dest = "0.302" src = "0.229">-0.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/fullreset_n_50s2</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/resetfull_req_n</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y45.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/fullreset_n_50s2</twComp><twBEL>Inst_vpx_brd_ctrl_core/fullreset_n_50s2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/fullreset_n_50s2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/resetfull_req_n</twComp><twBEL>Inst_vpx_brd_ctrl_core/resetfull_req_n</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/wr_cng_2t_a (SLICE_X16Y46.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.796</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/wr_cng_1t_a</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/wr_cng_2t_a</twDest><twTotPathDel>0.803</twTotPathDel><twClkSkew dest = "0.022" src = "0.015">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/wr_cng_1t_a</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/wr_cng_2t_a</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.419</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/wr_cng_1t_a</twComp><twBEL>Inst_vpx_brd_ctrl_core/wr_cng_1t_a</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y46.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/wr_cng_1t_a</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.102</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/wr_cng_2t_a</twComp><twBEL>Inst_vpx_brd_ctrl_core/wr_cng_2t_a</twBEL></twPathDel><twLogDel>0.521</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twDestClk><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF = PERIOD TIMEGRP
        &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF&quot; TS_SP3AN_GCLK * 16
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MAXPERIOD" name="Tdcmpc" slack="40.000" period="160.000" constraintValue="160.000" deviceLimit="200.000" freqLimit="5.000" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_vpx_brd_ctrl_core/main_50mhz_clk"/><twPinLimit anchorID="65" type="MAXPERIOD" name="Tdcmpco" slack="40.000" period="160.000" constraintValue="160.000" deviceLimit="200.000" freqLimit="5.000" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLK0" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/U2_CLK0_BUF"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Tdcmpw_CLKIN_1_10" slack="110.000" period="160.000" constraintValue="80.000" deviceLimit="25.000" physResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" logResource="Inst_vpx_brd_ctrl_core/Inst_CLK_DCM/DCM_SP_INST2/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_vpx_brd_ctrl_core/main_50mhz_clk"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF = PERIOD TIMEGRP         &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF&quot;         TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF * 16 HIGH 50%;</twConstName><twItemCnt>7507</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1963</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>190.928</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4 (SLICE_X25Y17.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>148.067</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/Inst_i_reset/fpga_reset_n</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4</twDest><twTotPathDel>11.848</twTotPathDel><twClkSkew dest = "0.836" src = "0.921">0.085</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_i_reset/fpga_reset_n</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2400.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila0_trig0&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_i_reset/fpga_reset_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>198</twFanCnt><twDelInfo twEdge="twRising">5.404</twDelInfo><twComp>ila0_trig0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst_not0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_Acst_FSM_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.F4</twSite><twDelType>net</twDelType><twFanCnt>272</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst_not0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst_not0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/rst_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst_not0000</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ila0_trig0&lt;27&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4</twBEL></twPathDel><twLogDel>2.439</twLogDel><twRouteDel>9.409</twRouteDel><twTotDel>11.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2555.250</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4</twDest><twTotPathDel>4.664</twTotPathDel><twClkSkew dest = "0.584" src = "0.670">0.086</twClkSkew><twDelConst>2560.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.711</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ila0_trig0&lt;27&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>3.352</twRouteDel><twTotDel>4.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2555.282</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4</twDest><twTotPathDel>4.624</twTotPathDel><twClkSkew dest = "0.584" src = "0.678">0.094</twClkSkew><twDelConst>2560.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ila0_trig0&lt;27&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_4</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>3.413</twRouteDel><twTotDel>4.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7 (SLICE_X10Y14.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>148.395</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/Inst_i_reset/fpga_reset_n</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7</twDest><twTotPathDel>11.490</twTotPathDel><twClkSkew dest = "0.806" src = "0.921">0.115</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_i_reset/fpga_reset_n</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2400.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila0_trig0&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_i_reset/fpga_reset_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>198</twFanCnt><twDelInfo twEdge="twRising">5.404</twDelInfo><twComp>ila0_trig0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst_not0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_Acst_FSM_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.F4</twSite><twDelType>net</twDelType><twFanCnt>272</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst_not0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst_not0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/rst_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst_not0000</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ila0_trig0&lt;30&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7</twBEL></twPathDel><twLogDel>2.439</twLogDel><twRouteDel>9.051</twRouteDel><twTotDel>11.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2555.602</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7</twDest><twTotPathDel>4.306</twTotPathDel><twClkSkew dest = "0.415" src = "0.507">0.092</twClkSkew><twDelConst>2560.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.711</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ila0_trig0&lt;30&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.994</twRouteDel><twTotDel>4.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2555.634</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7</twDest><twTotPathDel>4.266</twTotPathDel><twClkSkew dest = "0.415" src = "0.515">0.100</twClkSkew><twDelConst>2560.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ila0_trig0&lt;30&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_7</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>3.055</twRouteDel><twTotDel>4.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1 (SLICE_X20Y12.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>148.514</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/Inst_i_reset/fpga_reset_n</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1</twDest><twTotPathDel>11.383</twTotPathDel><twClkSkew dest = "0.818" src = "0.921">0.103</twClkSkew><twDelConst>160.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/Inst_i_reset/fpga_reset_n</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2400.000">Inst_vpx_brd_ctrl_core/main_50mhz_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila0_trig0&lt;0&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/Inst_i_reset/fpga_reset_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>198</twFanCnt><twDelInfo twEdge="twRising">5.404</twDelInfo><twComp>ila0_trig0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst_not0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/PW_SM_FSM_Acst_FSM_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.F4</twSite><twDelType>net</twDelType><twFanCnt>272</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst_not0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst_not0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/rst_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst_not0000</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ila0_trig0&lt;24&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1</twBEL></twPathDel><twLogDel>2.439</twLogDel><twRouteDel>8.944</twRouteDel><twTotDel>11.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2555.721</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1</twDest><twTotPathDel>4.199</twTotPathDel><twClkSkew dest = "0.427" src = "0.507">0.080</twClkSkew><twDelConst>2560.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.G4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.711</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/main_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ila0_trig0&lt;24&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>2.887</twRouteDel><twTotDel>4.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2555.753</twSlack><twSrc BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twSrc><twDest BELType="FF">Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1</twDest><twTotPathDel>4.159</twTotPathDel><twClkSkew dest = "0.427" src = "0.515">0.088</twClkSkew><twDelConst>2560.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twSrc><twDest BELType='FF'>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/ff</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ila0_trig0&lt;24&gt;</twComp><twBEL>Inst_vpx_brd_ctrl_core/CPS1432_eeprom_init_inst/i2c_wr_inst/data_out_1</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>2.948</twRouteDel><twTotDel>4.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF = PERIOD TIMEGRP
        &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF&quot;
        TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF * 16 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X26Y11.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.580</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[54].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.579</twTotPathDel><twClkSkew dest = "0.005" src = "0.006">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[54].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;54&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[54].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;54&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y11.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;54&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.266</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X4Y21.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.644</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[48].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.688</twTotPathDel><twClkSkew dest = "0.248" src = "0.204">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[48].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;48&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[48].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y21.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;48&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y21.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.130</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;48&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR (SLICE_X24Y34.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.733</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR</twDest><twTotPathDel>0.876</twTotPathDel><twClkSkew dest = "0.417" src = "0.274">-0.143</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y34.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.102</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR</twBEL></twPathDel><twLogDel>0.579</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2560.000">ila0_clk</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF = PERIOD TIMEGRP
        &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF&quot;
        TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF * 16 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKB" slack="2557.237" period="2560.000" constraintValue="2560.000" deviceLimit="2.763" freqLimit="361.925" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X0Y5.CLKB" clockNet="ila0_clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKB" slack="2557.237" period="2560.000" constraintValue="2560.000" deviceLimit="2.763" freqLimit="361.925" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X0Y3.CLKB" clockNet="ila0_clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKB" slack="2557.237" period="2560.000" constraintValue="2560.000" deviceLimit="2.763" freqLimit="361.925" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X1Y1.CLKB" clockNet="ila0_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="6" anchorID="96"><twConstRollup name="TS_SP3AN_GCLK" fullName="TS_SP3AN_GCLK = PERIOD TIMEGRP &quot;SP3AN_GCLK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.800" actualRollup="3.125" errors="0" errorRollup="0" items="0" itemsRollup="31034"/><twConstRollup name="TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF" fullName="TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF = PERIOD TIMEGRP         &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF&quot; TS_SP3AN_GCLK * 16         HIGH 50%;" type="child" depth="1" requirement="160.000" prefType="period" actual="50.000" actualRollup="11.933" errors="0" errorRollup="0" items="23527" itemsRollup="7507"/><twConstRollup name="TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF" fullName="TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF = PERIOD TIMEGRP         &quot;Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U2_CLKDV_BUF&quot;         TS_Inst_vpx_brd_ctrl_core_Inst_CLK_DCM_U1_CLKDV_BUF * 16 HIGH 50%;" type="child" depth="2" requirement="2560.000" prefType="period" actual="190.928" actualRollup="N/A" errors="0" errorRollup="0" items="7507" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="10"><twDest>SP3AN_GCLK</twDest><twClk2SU><twSrc>SP3AN_GCLK</twSrc><twRiseRise>11.933</twRiseRise><twFallRise>5.689</twFallRise><twFallFall>1.512</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>31049</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>6519</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>190.928</twMinPer><twFootnote number="1" /><twMaxFreq>5.238</twMaxFreq><twMaxFromToDel>1.303</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue May 17 17:02:28 2016 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 216 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
