{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 21:58:44 2013 " "Info: Processing started: Sat Oct 05 21:58:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw4a -c hw4a --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw4a -c hw4a --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register temp\[0\] temp\[1\] 380.08 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 380.08 MHz between source register \"temp\[0\]\" and destination register \"temp\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.124 ns + Longest register register " "Info: + Longest register to register delay is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[0\] 1 REG LCFF_X11_Y18_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 4; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[0] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.322 ns) 0.701 ns first~0 2 COMB LCCOMB_X11_Y18_N22 4 " "Info: 2: + IC(0.379 ns) + CELL(0.322 ns) = 0.701 ns; Loc. = LCCOMB_X11_Y18_N22; Fanout = 4; COMB Node = 'first~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { temp[0] first~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.178 ns) 1.195 ns temp~2 3 COMB LCCOMB_X11_Y18_N18 1 " "Info: 3: + IC(0.316 ns) + CELL(0.178 ns) = 1.195 ns; Loc. = LCCOMB_X11_Y18_N18; Fanout = 1; COMB Node = 'temp~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { first~0 temp~2 } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.521 ns) 2.028 ns temp~4 4 COMB LCCOMB_X11_Y18_N26 1 " "Info: 4: + IC(0.312 ns) + CELL(0.521 ns) = 2.028 ns; Loc. = LCCOMB_X11_Y18_N26; Fanout = 1; COMB Node = 'temp~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { temp~2 temp~4 } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.124 ns temp\[1\] 5 REG LCFF_X11_Y18_N27 6 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.124 ns; Loc. = LCFF_X11_Y18_N27; Fanout = 6; REG Node = 'temp\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { temp~4 temp[1] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 52.59 % ) " "Info: Total cell delay = 1.117 ns ( 52.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 47.41 % ) " "Info: Total interconnect delay = 1.007 ns ( 47.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { temp[0] first~0 temp~2 temp~4 temp[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { temp[0] {} first~0 {} temp~2 {} temp~4 {} temp[1] {} } { 0.000ns 0.379ns 0.316ns 0.312ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.828 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.828 ns temp\[1\] 3 REG LCFF_X11_Y18_N27 6 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N27; Fanout = 6; REG Node = 'temp\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl temp[1] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.51 % ) " "Info: Total cell delay = 1.598 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[1] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.828 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.828 ns temp\[0\] 3 REG LCFF_X11_Y18_N21 4 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 4; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl temp[0] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.51 % ) " "Info: Total cell delay = 1.598 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[1] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { temp[0] first~0 temp~2 temp~4 temp[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { temp[0] {} first~0 {} temp~2 {} temp~4 {} temp[1] {} } { 0.000ns 0.379ns 0.316ns 0.312ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.521ns 0.096ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[1] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { temp[1] {} } {  } {  } "" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp\[3\] DATA_D clk 7.513 ns register " "Info: tsu for register \"temp\[3\]\" (data pin = \"DATA_D\", clock pin = \"clk\") is 7.513 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.379 ns + Longest pin register " "Info: + Longest pin to register delay is 10.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns DATA_D 1 PIN PIN_P12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_P12; Fanout = 1; PIN Node = 'DATA_D'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_D } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.241 ns) + CELL(0.545 ns) 7.629 ns d~1 2 COMB LCCOMB_X23_Y11_N4 2 " "Info: 2: + IC(6.241 ns) + CELL(0.545 ns) = 7.629 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'd~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { DATA_D d~1 } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.109 ns) + CELL(0.545 ns) 10.283 ns temp~9 3 COMB LCCOMB_X11_Y18_N6 1 " "Info: 3: + IC(2.109 ns) + CELL(0.545 ns) = 10.283 ns; Loc. = LCCOMB_X11_Y18_N6; Fanout = 1; COMB Node = 'temp~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { d~1 temp~9 } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.379 ns temp\[3\] 4 REG LCFF_X11_Y18_N7 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 10.379 ns; Loc. = LCFF_X11_Y18_N7; Fanout = 4; REG Node = 'temp\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { temp~9 temp[3] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 19.55 % ) " "Info: Total cell delay = 2.029 ns ( 19.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.350 ns ( 80.45 % ) " "Info: Total interconnect delay = 8.350 ns ( 80.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.379 ns" { DATA_D d~1 temp~9 temp[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.379 ns" { DATA_D {} DATA_D~combout {} d~1 {} temp~9 {} temp[3] {} } { 0.000ns 0.000ns 6.241ns 2.109ns 0.000ns } { 0.000ns 0.843ns 0.545ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.828 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.828 ns temp\[3\] 3 REG LCFF_X11_Y18_N7 4 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N7; Fanout = 4; REG Node = 'temp\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl temp[3] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.51 % ) " "Info: Total cell delay = 1.598 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[3] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.379 ns" { DATA_D d~1 temp~9 temp[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.379 ns" { DATA_D {} DATA_D~combout {} d~1 {} temp~9 {} temp[3] {} } { 0.000ns 0.000ns 6.241ns 2.109ns 0.000ns } { 0.000ns 0.843ns 0.545ns 0.545ns 0.096ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[3] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk RC0 temp\[3\] 10.125 ns register " "Info: tco from clock \"clk\" to destination pin \"RC0\" through register \"temp\[3\]\" is 10.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.828 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.828 ns temp\[3\] 3 REG LCFF_X11_Y18_N7 4 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N7; Fanout = 4; REG Node = 'temp\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl temp[3] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.51 % ) " "Info: Total cell delay = 1.598 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[3] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.020 ns + Longest register pin " "Info: + Longest register to pin delay is 7.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[3\] 1 REG LCFF_X11_Y18_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y18_N7; Fanout = 4; REG Node = 'temp\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[3] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.512 ns) 0.907 ns comb~0 2 COMB LCCOMB_X11_Y18_N0 1 " "Info: 2: + IC(0.395 ns) + CELL(0.512 ns) = 0.907 ns; Loc. = LCCOMB_X11_Y18_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { temp[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.491 ns) 2.792 ns comb~1 3 COMB LCCOMB_X5_Y19_N16 1 " "Info: 3: + IC(1.394 ns) + CELL(0.491 ns) = 2.792 ns; Loc. = LCCOMB_X5_Y19_N16; Fanout = 1; COMB Node = 'comb~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { comb~0 comb~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(2.820 ns) 7.020 ns RC0 4 PIN PIN_L1 0 " "Info: 4: + IC(1.408 ns) + CELL(2.820 ns) = 7.020 ns; Loc. = PIN_L1; Fanout = 0; PIN Node = 'RC0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.228 ns" { comb~1 RC0 } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.823 ns ( 54.46 % ) " "Info: Total cell delay = 3.823 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.197 ns ( 45.54 % ) " "Info: Total interconnect delay = 3.197 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { temp[3] comb~0 comb~1 RC0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { temp[3] {} comb~0 {} comb~1 {} RC0 {} } { 0.000ns 0.395ns 1.394ns 1.408ns } { 0.000ns 0.512ns 0.491ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[3] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { temp[3] comb~0 comb~1 RC0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { temp[3] {} comb~0 {} comb~1 {} RC0 {} } { 0.000ns 0.395ns 1.394ns 1.408ns } { 0.000ns 0.512ns 0.491ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ENT RC0 7.544 ns Longest " "Info: Longest tpd from source pin \"ENT\" to destination pin \"RC0\" is 7.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns ENT 1 PIN PIN_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_N9; Fanout = 4; PIN Node = 'ENT'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENT } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.178 ns) 3.316 ns comb~1 2 COMB LCCOMB_X5_Y19_N16 1 " "Info: 2: + IC(2.142 ns) + CELL(0.178 ns) = 3.316 ns; Loc. = LCCOMB_X5_Y19_N16; Fanout = 1; COMB Node = 'comb~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { ENT comb~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(2.820 ns) 7.544 ns RC0 3 PIN PIN_L1 0 " "Info: 3: + IC(1.408 ns) + CELL(2.820 ns) = 7.544 ns; Loc. = PIN_L1; Fanout = 0; PIN Node = 'RC0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.228 ns" { comb~1 RC0 } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.994 ns ( 52.94 % ) " "Info: Total cell delay = 3.994 ns ( 52.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.550 ns ( 47.06 % ) " "Info: Total interconnect delay = 3.550 ns ( 47.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.544 ns" { ENT comb~1 RC0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.544 ns" { ENT {} ENT~combout {} comb~1 {} RC0 {} } { 0.000ns 0.000ns 2.142ns 1.408ns } { 0.000ns 0.996ns 0.178ns 2.820ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp\[0\] ENT clk -1.007 ns register " "Info: th for register \"temp\[0\]\" (data pin = \"ENT\", clock pin = \"clk\") is -1.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.828 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.828 ns temp\[0\] 3 REG LCFF_X11_Y18_N21 4 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 4; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl temp[0] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.51 % ) " "Info: Total cell delay = 1.598 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.121 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns ENT 1 PIN PIN_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_N9; Fanout = 4; PIN Node = 'ENT'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENT } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.322 ns) 3.204 ns temp~5 2 COMB LCCOMB_X11_Y18_N14 1 " "Info: 2: + IC(1.886 ns) + CELL(0.322 ns) = 3.204 ns; Loc. = LCCOMB_X11_Y18_N14; Fanout = 1; COMB Node = 'temp~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { ENT temp~5 } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 4.025 ns temp~7 3 COMB LCCOMB_X11_Y18_N20 1 " "Info: 3: + IC(0.300 ns) + CELL(0.521 ns) = 4.025 ns; Loc. = LCCOMB_X11_Y18_N20; Fanout = 1; COMB Node = 'temp~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { temp~5 temp~7 } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.121 ns temp\[0\] 4 REG LCFF_X11_Y18_N21 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.121 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 4; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { temp~7 temp[0] } "NODE_NAME" } } { "hw4a.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/2013 Fall/Classes/Emb Sys Design/Assignments/HW4/hw4a/hw4a.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 46.95 % ) " "Info: Total cell delay = 1.935 ns ( 46.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.186 ns ( 53.05 % ) " "Info: Total interconnect delay = 2.186 ns ( 53.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { ENT temp~5 temp~7 temp[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { ENT {} ENT~combout {} temp~5 {} temp~7 {} temp[0] {} } { 0.000ns 0.000ns 1.886ns 0.300ns 0.000ns } { 0.000ns 0.996ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl temp[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { ENT temp~5 temp~7 temp[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { ENT {} ENT~combout {} temp~5 {} temp~7 {} temp[0] {} } { 0.000ns 0.000ns 1.886ns 0.300ns 0.000ns } { 0.000ns 0.996ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 21:58:45 2013 " "Info: Processing ended: Sat Oct 05 21:58:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
