--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise
D:/laborator_6_partea_comuna_II/reg4_I/reg4_I.ise -intstyle ise -e 3 -s 4 -xml
reg4_I reg4_I.ncd -o reg4_I.twr reg4_I.pcf

Design file:              reg4_i.ncd
Physical constraint file: reg4_i.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2007-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iClk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
iData1      |    4.589(R)|   -2.572(R)|iClk_BUFGP        |   0.000|
iData2      |    4.435(R)|   -2.449(R)|iClk_BUFGP        |   0.000|
iSelect     |    4.448(R)|   -2.459(R)|iClk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock iClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
oQ          |    7.382(R)|iClk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock iClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iClk           |    3.789|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 10 15:19:55 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



