// SPDX-License-Identifier: MIT
// SPDX-FileCopyrightText: 2024-2025 sean galloway
//
// RTL Design Sherpa - Industry-Standard RTL Design and Verification
// https://github.com/sean-galloway/RTLDesignSherpa
//
// Module: datapath
// Purpose: STREAM Datapath Integration - Complete data transfer pipeline
//
// Description:
//   Top-level datapath wrapper integrating:
//   - AXI read engine (memory → SRAM)
//   - AXI write engine (SRAM → memory)
//   - SRAM controller (multi-channel segmentation)
//   - Simple SRAM (dual-port buffer)
//   - AXI4 master monitors (read + write transaction monitoring)
//
//   This module provides a complete data path for testing performance,
//   verifying data integrity, and monitoring transaction flow.
//
// Key Features:
//   - Streaming pipeline design (NO FSM)
//   - Per-channel SRAM segmentation
//   - Pre-allocation flow control
//   - AXI transaction monitoring
//   - MonBus packet aggregation
//
// Documentation: projects/components/stream/docs/stream_spec/
// Subsystem: stream_macro
//
// Author: sean galloway
// Created: 2025-10-19

`timescale 1ns / 1ps

// Import STREAM and monitor packages
`include "stream_imports.svh"

module datapath #(
    parameter int NUM_CHANNELS = 8,
    parameter int ADDR_WIDTH = 64,
    parameter int DATA_WIDTH = 512,
    parameter int ID_WIDTH = 8,
    parameter int MAX_BURST_LEN = 16,
    parameter int SRAM_DEPTH = 4096,
    parameter int SRAM_ADDR_WIDTH = $clog2(SRAM_DEPTH),
    // Monitor Parameters
    parameter int RD_MON_AGENT_ID = 32,     // 0x20 - Read Monitor
    parameter int WR_MON_AGENT_ID = 64,     // 0x40 - Write Monitor
    parameter int MON_UNIT_ID = 2,          // 0x2 - Datapath unit
    parameter int MAX_TRANSACTIONS = 16
) (
    // Clock and Reset
    input  logic                        clk,
    input  logic                        rst_n,

    // AXI Read Monitor Configuration
    input  logic                        cfg_rdmon_err_enable,      // Enable error detection
    input  logic                        cfg_rdmon_compl_enable,    // Enable completion packets
    input  logic                        cfg_rdmon_timeout_enable,  // Enable timeout detection
    input  logic                        cfg_rdmon_perf_enable,     // Enable performance packets
    input  logic                        cfg_rdmon_debug_enable,    // Enable debug packets
    input  logic [15:0]                 cfg_rdmon_timeout_cycles,  // Timeout threshold

    // AXI Write Monitor Configuration
    input  logic                        cfg_wrmon_err_enable,      // Enable error detection
    input  logic                        cfg_wrmon_compl_enable,    // Enable completion packets
    input  logic                        cfg_wrmon_timeout_enable,  // Enable timeout detection
    input  logic                        cfg_wrmon_perf_enable,     // Enable performance packets
    input  logic                        cfg_wrmon_debug_enable,    // Enable debug packets
    input  logic [15:0]                 cfg_wrmon_timeout_cycles,  // Timeout threshold

    // Data Read Interface (from Scheduler Group via Arbiter)
    input  logic                        datard_valid,
    output logic                        datard_ready,
    input  logic [ADDR_WIDTH-1:0]       datard_addr,
    input  logic [31:0]                 datard_beats_remaining,
    input  logic [7:0]                  datard_burst_len,
    input  logic [3:0]                  datard_channel_id,

    // Data Write Interface (from Scheduler Group via Arbiter)
    input  logic                        datawr_valid,
    output logic                        datawr_ready,
    input  logic [ADDR_WIDTH-1:0]       datawr_addr,
    input  logic [31:0]                 datawr_beats_remaining,
    input  logic [7:0]                  datawr_burst_len,
    input  logic [3:0]                  datawr_channel_id,

    // Completion Strobes (back to Scheduler Group)
    output logic                        datard_done_strobe,
    output logic [31:0]                 datard_beats_done,
    output logic                        datawr_done_strobe,
    output logic [31:0]                 datawr_beats_done,

    // Error Signals
    output logic                        datard_error,
    output logic [1:0]                  datard_error_resp,
    output logic                        datawr_error,
    output logic [1:0]                  datawr_error_resp,

    // AXI4 Read Master Interface (to external memory)
    output logic [ID_WIDTH-1:0]         m_axi_rd_arid,
    output logic [ADDR_WIDTH-1:0]       m_axi_rd_araddr,
    output logic [7:0]                  m_axi_rd_arlen,
    output logic [2:0]                  m_axi_rd_arsize,
    output logic [1:0]                  m_axi_rd_arburst,
    output logic                        m_axi_rd_arvalid,
    input  logic                        m_axi_rd_arready,
    input  logic [ID_WIDTH-1:0]         m_axi_rd_rid,
    input  logic [DATA_WIDTH-1:0]       m_axi_rd_rdata,
    input  logic [1:0]                  m_axi_rd_rresp,
    input  logic                        m_axi_rd_rlast,
    input  logic                        m_axi_rd_rvalid,
    output logic                        m_axi_rd_rready,

    // AXI4 Write Master Interface (to external memory)
    output logic [ID_WIDTH-1:0]         m_axi_wr_awid,
    output logic [ADDR_WIDTH-1:0]       m_axi_wr_awaddr,
    output logic [7:0]                  m_axi_wr_awlen,
    output logic [2:0]                  m_axi_wr_awsize,
    output logic [1:0]                  m_axi_wr_awburst,
    output logic                        m_axi_wr_awvalid,
    input  logic                        m_axi_wr_awready,
    output logic [DATA_WIDTH-1:0]       m_axi_wr_wdata,
    output logic [(DATA_WIDTH/8)-1:0]   m_axi_wr_wstrb,
    output logic                        m_axi_wr_wlast,
    output logic                        m_axi_wr_wvalid,
    input  logic                        m_axi_wr_wready,
    input  logic [ID_WIDTH-1:0]         m_axi_wr_bid,
    input  logic [1:0]                  m_axi_wr_bresp,
    input  logic                        m_axi_wr_bvalid,
    output logic                        m_axi_wr_bready,

    // Unified Monitor Bus Interface
    output logic                        mon_valid,
    input  logic                        mon_ready,
    output logic [63:0]                 mon_packet
);

    //=========================================================================
    // Local Parameters
    //=========================================================================

    localparam int SEGMENT_SIZE = SRAM_DEPTH / NUM_CHANNELS;
    localparam int SEG_PTR_WIDTH = $clog2(SEGMENT_SIZE);
    localparam int SEG_COUNT_WIDTH = $clog2(SEGMENT_SIZE) + 1;

    //=========================================================================
    // Internal Signals - AXI Read Engine to SRAM Controller
    //=========================================================================

    // AXI Read Engine outputs (unused SRAM write interface - using AXI R data instead)
    logic                        rd_eng_sram_wr_en;
    logic [SRAM_ADDR_WIDTH-1:0]  rd_eng_sram_wr_addr;
    logic [DATA_WIDTH-1:0]       rd_eng_sram_wr_data;
    logic                        rd_eng_sram_wr_ready;

    //=========================================================================
    // Internal Signals - SRAM Controller to AXI Write Engine
    //=========================================================================

    logic [NUM_CHANNELS-1:0]     axi_wr_sram_req;
    logic [NUM_CHANNELS-1:0]     axi_wr_sram_ack;
    logic [NUM_CHANNELS-1:0][DATA_WIDTH-1:0] axi_wr_sram_data;
    logic [NUM_CHANNELS-1:0]     sram_rd_valid;
    logic [NUM_CHANNELS-1:0][SEG_COUNT_WIDTH-1:0] sram_rd_count;

    // AXI Write Engine outputs (unused SRAM read interface - using controller instead)
    logic                        wr_eng_sram_rd_en;
    logic [SRAM_ADDR_WIDTH-1:0]  wr_eng_sram_rd_addr;
    logic [DATA_WIDTH-1:0]       wr_eng_sram_rd_data;
    logic                        wr_eng_sram_rd_valid;

    //=========================================================================
    // Internal Signals - SRAM Controller Physical Interface
    //=========================================================================

    logic                        sram_wr_en;
    logic [SRAM_ADDR_WIDTH-1:0]  sram_wr_addr;
    logic [DATA_WIDTH-1:0]       sram_wr_data;
    logic                        sram_rd_en;
    logic [SRAM_ADDR_WIDTH-1:0]  sram_rd_addr;
    logic [DATA_WIDTH-1:0]       sram_rd_data;
    logic                        sram_rd_data_valid;

    //=========================================================================
    // Internal Signals - Pre-Allocation Interface
    //=========================================================================

    logic [NUM_CHANNELS-1:0]     rd_space_req;
    logic [NUM_CHANNELS-1:0][7:0] rd_xfer_count;
    logic [NUM_CHANNELS-1:0]     rd_space_grant;
    logic [NUM_CHANNELS-1:0]     rd_space_valid;

    //=========================================================================
    // Internal Signals - Monitor Bus
    //=========================================================================

    logic                        rd_mon_valid;
    logic                        rd_mon_ready;
    logic [63:0]                 rd_mon_packet;

    logic                        wr_mon_valid;
    logic                        wr_mon_ready;
    logic [63:0]                 wr_mon_packet;

    //=========================================================================
    // Component Instantiations
    //=========================================================================

    // AXI Read Engine Instance
    axi_read_engine #(
        .ADDR_WIDTH             (ADDR_WIDTH),
        .DATA_WIDTH             (DATA_WIDTH),
        .ID_WIDTH               (ID_WIDTH),
        .MAX_BURST_LEN          (MAX_BURST_LEN),
        .SRAM_DEPTH             (SRAM_DEPTH),
        .SRAM_ADDR_WIDTH        (SRAM_ADDR_WIDTH)
    ) u_axi_read_engine (
        .clk                    (clk),
        .rst_n                  (rst_n),

        // Data Read Interface (from Scheduler)
        .datard_valid           (datard_valid),
        .datard_ready           (datard_ready),
        .datard_addr            (datard_addr),
        .datard_beats_remaining (datard_beats_remaining),
        .datard_burst_len       (datard_burst_len),
        .datard_channel_id      (datard_channel_id),

        // Completion Strobes
        .datard_done_strobe     (datard_done_strobe),
        .datard_beats_done      (datard_beats_done),

        // Error Signals
        .datard_error           (datard_error),
        .datard_error_resp      (datard_error_resp),

        // AXI4 AR/R Channels
        .m_axi_arid             (m_axi_rd_arid),
        .m_axi_araddr           (m_axi_rd_araddr),
        .m_axi_arlen            (m_axi_rd_arlen),
        .m_axi_arsize           (m_axi_rd_arsize),
        .m_axi_arburst          (m_axi_rd_arburst),
        .m_axi_arvalid          (m_axi_rd_arvalid),
        .m_axi_arready          (m_axi_rd_arready),
        .m_axi_rid              (m_axi_rd_rid),
        .m_axi_rdata            (m_axi_rd_rdata),
        .m_axi_rresp            (m_axi_rd_rresp),
        .m_axi_rlast            (m_axi_rd_rlast),
        .m_axi_rvalid           (m_axi_rd_rvalid),
        .m_axi_rready           (m_axi_rd_rready),

        // SRAM Write Interface (unused - using SRAM controller instead)
        .sram_wr_en             (rd_eng_sram_wr_en),
        .sram_wr_addr           (rd_eng_sram_wr_addr),
        .sram_wr_data           (rd_eng_sram_wr_data),
        .sram_wr_ready          (rd_eng_sram_wr_ready)
    );

    // Connect read engine's AXI R data to SRAM controller (not using engine's SRAM outputs)
    assign rd_eng_sram_wr_ready = 1'b1;  // Unused interface

    // AXI Write Engine Instance
    axi_write_engine #(
        .ADDR_WIDTH             (ADDR_WIDTH),
        .DATA_WIDTH             (DATA_WIDTH),
        .ID_WIDTH               (ID_WIDTH),
        .MAX_BURST_LEN          (MAX_BURST_LEN),
        .SRAM_DEPTH             (SRAM_DEPTH),
        .SRAM_ADDR_WIDTH        (SRAM_ADDR_WIDTH)
    ) u_axi_write_engine (
        .clk                    (clk),
        .rst_n                  (rst_n),

        // Data Write Interface (from Scheduler)
        .datawr_valid           (datawr_valid),
        .datawr_ready           (datawr_ready),
        .datawr_addr            (datawr_addr),
        .datawr_beats_remaining (datawr_beats_remaining),
        .datawr_burst_len       (datawr_burst_len),
        .datawr_channel_id      (datawr_channel_id),

        // Completion Strobes
        .datawr_done_strobe     (datawr_done_strobe),
        .datawr_beats_done      (datawr_beats_done),

        // Error Signals
        .datawr_error           (datawr_error),
        .datawr_error_resp      (datawr_error_resp),

        // AXI4 AW/W/B Channels
        .m_axi_awid             (m_axi_wr_awid),
        .m_axi_awaddr           (m_axi_wr_awaddr),
        .m_axi_awlen            (m_axi_wr_awlen),
        .m_axi_awsize           (m_axi_wr_awsize),
        .m_axi_awburst          (m_axi_wr_awburst),
        .m_axi_awvalid          (m_axi_wr_awvalid),
        .m_axi_awready          (m_axi_wr_awready),
        .m_axi_wdata            (m_axi_wr_wdata),
        .m_axi_wstrb            (m_axi_wr_wstrb),
        .m_axi_wlast            (m_axi_wr_wlast),
        .m_axi_wvalid           (m_axi_wr_wvalid),
        .m_axi_wready           (m_axi_wr_wready),
        .m_axi_bid              (m_axi_wr_bid),
        .m_axi_bresp            (m_axi_wr_bresp),
        .m_axi_bvalid           (m_axi_wr_bvalid),
        .m_axi_bready           (m_axi_wr_bready),

        // SRAM Read Interface (unused - using SRAM controller instead)
        .sram_rd_en             (wr_eng_sram_rd_en),
        .sram_rd_addr           (wr_eng_sram_rd_addr),
        .sram_rd_data           (wr_eng_sram_rd_data),
        .sram_rd_valid          (wr_eng_sram_rd_valid)
    );

    // Connect write engine to SRAM controller data
    assign wr_eng_sram_rd_data = sram_rd_data;  // Placeholder - actual connection via controller
    assign wr_eng_sram_rd_valid = sram_rd_data_valid;  // Placeholder

    // SRAM Controller Instance
    sram_controller #(
        .NUM_CHANNELS           (NUM_CHANNELS),
        .SRAM_DEPTH             (SRAM_DEPTH),
        .SRAM_ADDR_WIDTH        (SRAM_ADDR_WIDTH),
        .DATA_WIDTH             (DATA_WIDTH),
        .ID_WIDTH               (ID_WIDTH),
        .SEGMENT_SIZE           (SEGMENT_SIZE),
        .SEG_PTR_WIDTH          (SEG_PTR_WIDTH),
        .SEG_COUNT_WIDTH        (SEG_COUNT_WIDTH),
        .MIN_SPACE_THRESHOLD    (8)
    ) u_sram_controller (
        .clk                    (clk),
        .rst_n                  (rst_n),

        // AXI Read Data Interface (Write to SRAM)
        .axi_rd_data_valid      (m_axi_rd_rvalid && m_axi_rd_rready),
        .axi_rd_data_id         (m_axi_rd_rid),
        .axi_rd_data            (m_axi_rd_rdata),
        .axi_rd_data_ready      (/* Connected via rready logic */),

        // Pre-allocation interface
        .rd_space_req           (rd_space_req),
        .rd_xfer_count          (rd_xfer_count),
        .rd_space_grant         (rd_space_grant),
        .rd_space_valid         (rd_space_valid),

        // AXI Write Data Interface (Read from SRAM)
        .axi_wr_sram_req        (axi_wr_sram_req),
        .axi_wr_sram_ack        (axi_wr_sram_ack),
        .axi_wr_sram_data       (axi_wr_sram_data),

        // Flow control signals
        .sram_rd_valid          (sram_rd_valid),
        .sram_rd_count          (sram_rd_count),

        // SRAM Physical Interface
        .sram_wr_en             (sram_wr_en),
        .sram_wr_addr           (sram_wr_addr),
        .sram_wr_data           (sram_wr_data),
        .sram_rd_en             (sram_rd_en),
        .sram_rd_addr           (sram_rd_addr),
        .sram_rd_data           (sram_rd_data),
        .sram_rd_data_valid     (sram_rd_data_valid)
    );

    // Simple SRAM Instance (Dual-Port)
    simple_sram #(
        .ADDR_WIDTH             (SRAM_ADDR_WIDTH),
        .DATA_WIDTH             (DATA_WIDTH),
        .DEPTH                  (SRAM_DEPTH),
        .NUM_CHUNKS             (1)  // No chunk enables
    ) u_simple_sram (
        .clk                    (clk),

        // Write port (from SRAM controller)
        .wr_en                  (sram_wr_en),
        .wr_addr                (sram_wr_addr),
        .wr_data                (sram_wr_data),
        .wr_chunk_en            (1'b1),  // Always enabled

        // Read port (to SRAM controller)
        .rd_en                  (sram_rd_en),
        .rd_addr                (sram_rd_addr),
        .rd_data                (sram_rd_data)
    );

    // SRAM read data valid (1-cycle latency)
    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            sram_rd_data_valid <= 1'b0;
        end else begin
            sram_rd_data_valid <= sram_rd_en;
        end
    end

    //=========================================================================
    // AXI4 Master Read Monitor Instance
    //=========================================================================

    axi4_master_rd_mon #(
        .AXI_ID_WIDTH           (ID_WIDTH),
        .AXI_ADDR_WIDTH         (ADDR_WIDTH),
        .AXI_DATA_WIDTH         (DATA_WIDTH),
        .UNIT_ID                (MON_UNIT_ID[3:0]),
        .AGENT_ID               (RD_MON_AGENT_ID[7:0]),
        .MAX_TRANSACTIONS       (MAX_TRANSACTIONS),
        .ENABLE_FILTERING       (1)
    ) u_axi4_master_rd_mon (
        .aclk                   (clk),
        .aresetn                (rst_n),

        // AXI4 AR Channel
        .axi_arid               (m_axi_rd_arid),
        .axi_araddr             (m_axi_rd_araddr),
        .axi_arlen              (m_axi_rd_arlen),
        .axi_arsize             (m_axi_rd_arsize),
        .axi_arburst            (m_axi_rd_arburst),
        .axi_arlock             (1'b0),  // Normal access
        .axi_arcache            (4'h0),  // Non-cacheable
        .axi_arprot             (3'h0),  // Unprivileged, secure, data
        .axi_arqos              (4'h0),  // No QoS
        .axi_arregion           (4'h0),  // Default region
        .axi_arvalid            (m_axi_rd_arvalid),
        .axi_arready            (m_axi_rd_arready),

        // AXI4 R Channel
        .axi_rid                (m_axi_rd_rid),
        .axi_rdata              (m_axi_rd_rdata),
        .axi_rresp              (m_axi_rd_rresp),
        .axi_rlast              (m_axi_rd_rlast),
        .axi_rvalid             (m_axi_rd_rvalid),
        .axi_rready             (m_axi_rd_rready),

        // Monitor Configuration
        .cfg_error_enable       (cfg_rdmon_err_enable),
        .cfg_compl_enable       (cfg_rdmon_compl_enable),
        .cfg_timeout_enable     (cfg_rdmon_timeout_enable),
        .cfg_perf_enable        (cfg_rdmon_perf_enable),
        .cfg_debug_enable       (cfg_rdmon_debug_enable),
        .cfg_timeout_cycles     (cfg_rdmon_timeout_cycles),

        // Monitor Bus Output
        .monbus_pkt_valid       (rd_mon_valid),
        .monbus_pkt_ready       (rd_mon_ready),
        .monbus_pkt_data        (rd_mon_packet)
    );

    //=========================================================================
    // AXI4 Master Write Monitor Instance
    //=========================================================================

    axi4_master_wr_mon #(
        .AXI_ID_WIDTH           (ID_WIDTH),
        .AXI_ADDR_WIDTH         (ADDR_WIDTH),
        .AXI_DATA_WIDTH         (DATA_WIDTH),
        .UNIT_ID                (MON_UNIT_ID[3:0]),
        .AGENT_ID               (WR_MON_AGENT_ID[7:0]),
        .MAX_TRANSACTIONS       (MAX_TRANSACTIONS),
        .ENABLE_FILTERING       (1)
    ) u_axi4_master_wr_mon (
        .aclk                   (clk),
        .aresetn                (rst_n),

        // AXI4 AW Channel
        .axi_awid               (m_axi_wr_awid),
        .axi_awaddr             (m_axi_wr_awaddr),
        .axi_awlen              (m_axi_wr_awlen),
        .axi_awsize             (m_axi_wr_awsize),
        .axi_awburst            (m_axi_wr_awburst),
        .axi_awlock             (1'b0),
        .axi_awcache            (4'h0),
        .axi_awprot             (3'h0),
        .axi_awqos              (4'h0),
        .axi_awregion           (4'h0),
        .axi_awvalid            (m_axi_wr_awvalid),
        .axi_awready            (m_axi_wr_awready),

        // AXI4 W Channel
        .axi_wdata              (m_axi_wr_wdata),
        .axi_wstrb              (m_axi_wr_wstrb),
        .axi_wlast              (m_axi_wr_wlast),
        .axi_wvalid             (m_axi_wr_wvalid),
        .axi_wready             (m_axi_wr_wready),

        // AXI4 B Channel
        .axi_bid                (m_axi_wr_bid),
        .axi_bresp              (m_axi_wr_bresp),
        .axi_bvalid             (m_axi_wr_bvalid),
        .axi_bready             (m_axi_wr_bready),

        // Monitor Configuration
        .cfg_error_enable       (cfg_wrmon_err_enable),
        .cfg_compl_enable       (cfg_wrmon_compl_enable),
        .cfg_timeout_enable     (cfg_wrmon_timeout_enable),
        .cfg_perf_enable        (cfg_wrmon_perf_enable),
        .cfg_debug_enable       (cfg_wrmon_debug_enable),
        .cfg_timeout_cycles     (cfg_wrmon_timeout_cycles),

        // Monitor Bus Output
        .monbus_pkt_valid       (wr_mon_valid),
        .monbus_pkt_ready       (wr_mon_ready),
        .monbus_pkt_data        (wr_mon_packet)
    );

    //=========================================================================
    // Monitor Bus Arbiter Instance (2 sources: rd_mon, wr_mon)
    //=========================================================================

    monbus_arbiter #(
        .CLIENTS                (2),
        .INPUT_SKID_ENABLE      (1),
        .OUTPUT_SKID_ENABLE     (1),
        .INPUT_SKID_DEPTH       (2),
        .OUTPUT_SKID_DEPTH      (2)
    ) u_monbus_aggregator (
        .axi_aclk               (clk),
        .axi_aresetn            (rst_n),
        .block_arb              (1'b0),
        // Direct connection to individual signals (2 sources only)
        .monbus_valid_in        ('{rd_mon_valid, wr_mon_valid}),
        .monbus_ready_in        ('{rd_mon_ready, wr_mon_ready}),
        .monbus_packet_in       ('{rd_mon_packet, wr_mon_packet}),
        .monbus_valid           (mon_valid),
        .monbus_ready           (mon_ready),
        .monbus_packet          (mon_packet),
        .grant_valid            (/* UNUSED */),
        .grant                  (/* UNUSED */),
        .grant_id               (/* UNUSED */),
        .last_grant             (/* UNUSED */)
    );

    //=========================================================================
    // Pre-Allocation Logic Placeholder
    //=========================================================================
    // TODO: Connect to scheduler group for proper pre-allocation handshake
    // For now, tie off to allow basic operation

    assign rd_space_req = '0;
    assign rd_xfer_count = '0;

    //=========================================================================
    // Assertions for Verification
    //=========================================================================

    `ifdef FORMAL
    // Monitor bus connectivity
    property monitor_bus_connected;
        @(posedge clk) disable iff (!rst_n)
        (rd_mon_valid || wr_mon_valid) |-> ##[1:10] mon_valid;
    endproperty
    assert property (monitor_bus_connected);

    // AXI read data flows to SRAM
    property read_data_to_sram;
        @(posedge clk) disable iff (!rst_n)
        (m_axi_rd_rvalid && m_axi_rd_rready) |-> ##1 sram_wr_en;
    endproperty
    assert property (read_data_to_sram);

    // SRAM read data flows to AXI write
    property sram_to_write_data;
        @(posedge clk) disable iff (!rst_n)
        sram_rd_en |-> ##2 m_axi_wr_wvalid;
    endproperty
    assert property (sram_to_write_data);
    `endif

endmodule : datapath
