<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.0.38.1" title="FPGA_TP4" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="FPGA_TP4">
    <Options/>
    <Implementation title="FPGA_TP4" dir="FPGA_TP4" description="FPGA_TP4" synthesis="lse" default_strategy="Strategy1">
        <Options/>
        <Source name="../../../../../../../A�o 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/FPGA_TP4/source/FPGA_TP4/FPGA_TP4.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="../../../../../../../A�o 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/FPGA_TP4/source/FPGA_TP4/FPGA_TP4.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="FPGA_TP41.sty"/>
</RadiantProject>
