<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/VPX_BRD_SP3AN_CTRL.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/VPX_BRD_SP3AN_CTRL.v</arg>&quot; Line <arg fmt="%d" index="2">25</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/params.v&apos; in file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/VPX_BRD_SP3AN_CTRL.v&quot; line 25
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/ad9516_a.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/ad9516_b.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/debouncer.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/debouncer.v</arg>&quot; Line <arg fmt="%d" index="2">24</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/params.v&apos; in file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/debouncer.v&quot; line 24
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/dsp_spi.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/fpga_internal_reset.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/fpga_internal_reset.v</arg>&quot; Line <arg fmt="%d" index="2">24</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/params.v&apos; in file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/fpga_internal_reset.v&quot; line 24
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/reset_req_s.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/reset_req_s.v</arg>&quot; Line <arg fmt="%d" index="2">25</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/params.v&apos; in file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/reset_req_s.v&quot; line 25
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/vpx_brd_ctrl_core.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/vpx_brd_ctrl_core.v</arg>&quot; Line <arg fmt="%d" index="2">24</arg>. <arg fmt="%s" index="3">Include file found: &apos;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/params.v&apos; in file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/vpx_brd_ctrl_core.v&quot; line 24
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/lrh_workspace/projects/simulator_new/backup/VPX_BRD_SP3AN_CTRL/vpx_brd_ctrl_pad.v&quot; into library work</arg>
</msg>

</messages>

