[submodule "litex/data/cpu/vexriscv/verilog/ext/VexRiscv"]
	path = litex/data/cpu/vexriscv/verilog/ext/VexRiscv
	url = https://github.com/SpinalHDL/VexRiscv.git
